
PomiarPoziomuCieczy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057a0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08005930  08005930  00015930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a08  08005a08  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  08005a08  08005a08  00015a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a10  08005a10  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a10  08005a10  00015a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a14  08005a14  00015a14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08005a18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f4  200000a8  08005ac0  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000039c  08005ac0  0002039c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014e56  00000000  00000000  0002011b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f57  00000000  00000000  00034f71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012c0  00000000  00000000  00037ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e87  00000000  00000000  00039188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000285de  00000000  00000000  0003a00f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000175c7  00000000  00000000  000625ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f92fa  00000000  00000000  00079bb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005348  00000000  00000000  00172eb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  001781f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a8 	.word	0x200000a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005918 	.word	0x08005918

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	08005918 	.word	0x08005918

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b088      	sub	sp, #32
 8000580:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000582:	f107 030c 	add.w	r3, r7, #12
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
 800058a:	605a      	str	r2, [r3, #4]
 800058c:	609a      	str	r2, [r3, #8]
 800058e:	60da      	str	r2, [r3, #12]
 8000590:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000592:	4b30      	ldr	r3, [pc, #192]	; (8000654 <MX_GPIO_Init+0xd8>)
 8000594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000596:	4a2f      	ldr	r2, [pc, #188]	; (8000654 <MX_GPIO_Init+0xd8>)
 8000598:	f043 0304 	orr.w	r3, r3, #4
 800059c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800059e:	4b2d      	ldr	r3, [pc, #180]	; (8000654 <MX_GPIO_Init+0xd8>)
 80005a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a2:	f003 0304 	and.w	r3, r3, #4
 80005a6:	60bb      	str	r3, [r7, #8]
 80005a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005aa:	4b2a      	ldr	r3, [pc, #168]	; (8000654 <MX_GPIO_Init+0xd8>)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ae:	4a29      	ldr	r2, [pc, #164]	; (8000654 <MX_GPIO_Init+0xd8>)
 80005b0:	f043 0301 	orr.w	r3, r3, #1
 80005b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005b6:	4b27      	ldr	r3, [pc, #156]	; (8000654 <MX_GPIO_Init+0xd8>)
 80005b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ba:	f003 0301 	and.w	r3, r3, #1
 80005be:	607b      	str	r3, [r7, #4]
 80005c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TRANSISTOR_Pin|MEAS_TRIG_Pin, GPIO_PIN_RESET);
 80005c2:	2200      	movs	r2, #0
 80005c4:	f44f 6181 	mov.w	r1, #1032	; 0x408
 80005c8:	4823      	ldr	r0, [pc, #140]	; (8000658 <MX_GPIO_Init+0xdc>)
 80005ca:	f001 f86f 	bl	80016ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80005ce:	2200      	movs	r2, #0
 80005d0:	2120      	movs	r1, #32
 80005d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005d6:	f001 f869 	bl	80016ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80005da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005e0:	2300      	movs	r3, #0
 80005e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005e4:	2301      	movs	r3, #1
 80005e6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80005e8:	f107 030c 	add.w	r3, r7, #12
 80005ec:	4619      	mov	r1, r3
 80005ee:	481a      	ldr	r0, [pc, #104]	; (8000658 <MX_GPIO_Init+0xdc>)
 80005f0:	f000 fe9a 	bl	8001328 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = TRANSISTOR_Pin|MEAS_TRIG_Pin;
 80005f4:	f44f 6381 	mov.w	r3, #1032	; 0x408
 80005f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005fa:	2301      	movs	r3, #1
 80005fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fe:	2300      	movs	r3, #0
 8000600:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000602:	2300      	movs	r3, #0
 8000604:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000606:	f107 030c 	add.w	r3, r7, #12
 800060a:	4619      	mov	r1, r3
 800060c:	4812      	ldr	r0, [pc, #72]	; (8000658 <MX_GPIO_Init+0xdc>)
 800060e:	f000 fe8b 	bl	8001328 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000612:	2320      	movs	r3, #32
 8000614:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000616:	2301      	movs	r3, #1
 8000618:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061a:	2300      	movs	r3, #0
 800061c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061e:	2300      	movs	r3, #0
 8000620:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000622:	f107 030c 	add.w	r3, r7, #12
 8000626:	4619      	mov	r1, r3
 8000628:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800062c:	f000 fe7c 	bl	8001328 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEAS_ECHO_Pin;
 8000630:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000634:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000636:	2300      	movs	r3, #0
 8000638:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800063a:	2302      	movs	r3, #2
 800063c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MEAS_ECHO_GPIO_Port, &GPIO_InitStruct);
 800063e:	f107 030c 	add.w	r3, r7, #12
 8000642:	4619      	mov	r1, r3
 8000644:	4804      	ldr	r0, [pc, #16]	; (8000658 <MX_GPIO_Init+0xdc>)
 8000646:	f000 fe6f 	bl	8001328 <HAL_GPIO_Init>

}
 800064a:	bf00      	nop
 800064c:	3720      	adds	r7, #32
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	40021000 	.word	0x40021000
 8000658:	48000800 	.word	0x48000800

0800065c <MEAS_meas_cm>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint16_t MEAS_meas_cm()
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MEAS_TRIG_GPIO_Port, MEAS_TRIG_Pin, GPIO_PIN_SET);
 8000662:	2201      	movs	r2, #1
 8000664:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000668:	4821      	ldr	r0, [pc, #132]	; (80006f0 <MEAS_meas_cm+0x94>)
 800066a:	f001 f81f 	bl	80016ac <HAL_GPIO_WritePin>
	HAL_TIM_Base_Start(&htim6);
 800066e:	4821      	ldr	r0, [pc, #132]	; (80006f4 <MEAS_meas_cm+0x98>)
 8000670:	f002 fdc8 	bl	8003204 <HAL_TIM_Base_Start>
	while(htim6.Instance->CNT < 10){} //MEAS_TRIG_Pin is HIGH for 10 us
 8000674:	bf00      	nop
 8000676:	4b1f      	ldr	r3, [pc, #124]	; (80006f4 <MEAS_meas_cm+0x98>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800067c:	2b09      	cmp	r3, #9
 800067e:	d9fa      	bls.n	8000676 <MEAS_meas_cm+0x1a>
	HAL_TIM_Base_Stop(&htim6);
 8000680:	481c      	ldr	r0, [pc, #112]	; (80006f4 <MEAS_meas_cm+0x98>)
 8000682:	f002 fe27 	bl	80032d4 <HAL_TIM_Base_Stop>
	htim6.Instance->CNT = 0;
 8000686:	4b1b      	ldr	r3, [pc, #108]	; (80006f4 <MEAS_meas_cm+0x98>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	2200      	movs	r2, #0
 800068c:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_GPIO_WritePin(MEAS_TRIG_GPIO_Port, MEAS_TRIG_Pin, GPIO_PIN_RESET); //MEAS_TRIG_Pin is LOW
 800068e:	2200      	movs	r2, #0
 8000690:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000694:	4816      	ldr	r0, [pc, #88]	; (80006f0 <MEAS_meas_cm+0x94>)
 8000696:	f001 f809 	bl	80016ac <HAL_GPIO_WritePin>
	while(HAL_GPIO_ReadPin(MEAS_ECHO_GPIO_Port, MEAS_ECHO_Pin) == GPIO_PIN_RESET){} //Wait for ECHO_pin LOW
 800069a:	bf00      	nop
 800069c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006a0:	4813      	ldr	r0, [pc, #76]	; (80006f0 <MEAS_meas_cm+0x94>)
 80006a2:	f000 ffeb 	bl	800167c <HAL_GPIO_ReadPin>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d0f7      	beq.n	800069c <MEAS_meas_cm+0x40>
	HAL_TIM_Base_Start(&htim6);
 80006ac:	4811      	ldr	r0, [pc, #68]	; (80006f4 <MEAS_meas_cm+0x98>)
 80006ae:	f002 fda9 	bl	8003204 <HAL_TIM_Base_Start>
	while(HAL_GPIO_ReadPin(MEAS_ECHO_GPIO_Port, MEAS_ECHO_Pin) == GPIO_PIN_SET){} //Wait for ECHO_pin is HIGH
 80006b2:	bf00      	nop
 80006b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006b8:	480d      	ldr	r0, [pc, #52]	; (80006f0 <MEAS_meas_cm+0x94>)
 80006ba:	f000 ffdf 	bl	800167c <HAL_GPIO_ReadPin>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d0f7      	beq.n	80006b4 <MEAS_meas_cm+0x58>
	uint16_t measTime_us = htim6.Instance->CNT; //get time value
 80006c4:	4b0b      	ldr	r3, [pc, #44]	; (80006f4 <MEAS_meas_cm+0x98>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006ca:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Stop(&htim6);
 80006cc:	4809      	ldr	r0, [pc, #36]	; (80006f4 <MEAS_meas_cm+0x98>)
 80006ce:	f002 fe01 	bl	80032d4 <HAL_TIM_Base_Stop>
	htim6.Instance->CNT = 0;
 80006d2:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <MEAS_meas_cm+0x98>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	2200      	movs	r2, #0
 80006d8:	625a      	str	r2, [r3, #36]	; 0x24
	uint16_t distance_cm = measTime_us / 58; //count distance
 80006da:	88fb      	ldrh	r3, [r7, #6]
 80006dc:	4a06      	ldr	r2, [pc, #24]	; (80006f8 <MEAS_meas_cm+0x9c>)
 80006de:	fba2 2303 	umull	r2, r3, r2, r3
 80006e2:	095b      	lsrs	r3, r3, #5
 80006e4:	80bb      	strh	r3, [r7, #4]
	return distance_cm;
 80006e6:	88bb      	ldrh	r3, [r7, #4]
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	3708      	adds	r7, #8
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	48000800 	.word	0x48000800
 80006f4:	200000f4 	.word	0x200000f4
 80006f8:	8d3dcb09 	.word	0x8d3dcb09

080006fc <MEAS_calculateAsPercent>:

float MEAS_calculateAsPercent(uint16_t cmVal)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	80fb      	strh	r3, [r7, #6]
	return 100*((MIN_DISTANCE_FROM_PROBE_CM - MAX_DISTANCE_FROM_PROBE_CM) - (cmVal - MAX_DISTANCE_FROM_PROBE_CM))/(MIN_DISTANCE_FROM_PROBE_CM - MAX_DISTANCE_FROM_PROBE_CM);
 8000706:	4b0d      	ldr	r3, [pc, #52]	; (800073c <MEAS_calculateAsPercent+0x40>)
 8000708:	881b      	ldrh	r3, [r3, #0]
 800070a:	461a      	mov	r2, r3
 800070c:	88fb      	ldrh	r3, [r7, #6]
 800070e:	1ad3      	subs	r3, r2, r3
 8000710:	2264      	movs	r2, #100	; 0x64
 8000712:	fb03 f202 	mul.w	r2, r3, r2
 8000716:	4b09      	ldr	r3, [pc, #36]	; (800073c <MEAS_calculateAsPercent+0x40>)
 8000718:	881b      	ldrh	r3, [r3, #0]
 800071a:	4619      	mov	r1, r3
 800071c:	4b08      	ldr	r3, [pc, #32]	; (8000740 <MEAS_calculateAsPercent+0x44>)
 800071e:	881b      	ldrh	r3, [r3, #0]
 8000720:	1acb      	subs	r3, r1, r3
 8000722:	fb92 f3f3 	sdiv	r3, r2, r3
 8000726:	ee07 3a90 	vmov	s15, r3
 800072a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800072e:	eeb0 0a67 	vmov.f32	s0, s15
 8000732:	370c      	adds	r7, #12
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr
 800073c:	200000c6 	.word	0x200000c6
 8000740:	200000c4 	.word	0x200000c4

08000744 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b0b8      	sub	sp, #224	; 0xe0
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800074a:	f000 fbc4 	bl	8000ed6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800074e:	f000 f89d 	bl	800088c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000752:	f7ff ff13 	bl	800057c <MX_GPIO_Init>
  MX_TIM6_Init();
 8000756:	f000 fa35 	bl	8000bc4 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 800075a:	f000 fab9 	bl	8000cd0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800075e:	f000 fa87 	bl	8000c70 <MX_USART1_UART_Init>
  MX_RTC_Init();
 8000762:	f000 f917 	bl	8000994 <MX_RTC_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t resToSent;
  MIN_DISTANCE_FROM_PROBE_CM = 20;
 8000766:	4b3f      	ldr	r3, [pc, #252]	; (8000864 <main+0x120>)
 8000768:	2214      	movs	r2, #20
 800076a:	801a      	strh	r2, [r3, #0]
  MAX_DISTANCE_FROM_PROBE_CM = 300;
 800076c:	4b3e      	ldr	r3, [pc, #248]	; (8000868 <main+0x124>)
 800076e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000772:	801a      	strh	r2, [r3, #0]
  uint8_t buttonPressed;
  HAL_Delay(1000);
 8000774:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000778:	f000 fc22 	bl	8000fc0 <HAL_Delay>
  HAL_UART_Receive_IT(&huart1, &LoRaBufRX, 1);
 800077c:	2201      	movs	r2, #1
 800077e:	493b      	ldr	r1, [pc, #236]	; (800086c <main+0x128>)
 8000780:	483b      	ldr	r0, [pc, #236]	; (8000870 <main+0x12c>)
 8000782:	f003 f827 	bl	80037d4 <HAL_UART_Receive_IT>
  HAL_UART_Transmit_IT(&huart1, (uint8_t*)"AT+MODE=TEST\r\n", 14);
 8000786:	220e      	movs	r2, #14
 8000788:	493a      	ldr	r1, [pc, #232]	; (8000874 <main+0x130>)
 800078a:	4839      	ldr	r0, [pc, #228]	; (8000870 <main+0x12c>)
 800078c:	f002 ffc4 	bl	8003718 <HAL_UART_Transmit_IT>
  HAL_Delay(1000);
 8000790:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000794:	f000 fc14 	bl	8000fc0 <HAL_Delay>
  HAL_UART_Transmit_IT(&huart1, (uint8_t*)"AT+TEST=?\r\n", 11);
 8000798:	220b      	movs	r2, #11
 800079a:	4937      	ldr	r1, [pc, #220]	; (8000878 <main+0x134>)
 800079c:	4834      	ldr	r0, [pc, #208]	; (8000870 <main+0x12c>)
 800079e:	f002 ffbb 	bl	8003718 <HAL_UART_Transmit_IT>
  HAL_Delay(1000);
 80007a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007a6:	f000 fc0b 	bl	8000fc0 <HAL_Delay>
  HAL_UART_Transmit_IT(&huart1, LORA_TEST_Conf, strlen(LORA_TEST_Conf));
 80007aa:	4834      	ldr	r0, [pc, #208]	; (800087c <main+0x138>)
 80007ac:	f7ff fd10 	bl	80001d0 <strlen>
 80007b0:	4603      	mov	r3, r0
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	461a      	mov	r2, r3
 80007b6:	4931      	ldr	r1, [pc, #196]	; (800087c <main+0x138>)
 80007b8:	482d      	ldr	r0, [pc, #180]	; (8000870 <main+0x12c>)
 80007ba:	f002 ffad 	bl	8003718 <HAL_UART_Transmit_IT>
  //HAL_Delay(1000);
  //HAL_UART_Transmit_IT(&huart1, "AT+TEST=RXLRPKT\r\n", 17);
  HAL_Delay(1000);
 80007be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007c2:	f000 fbfd 	bl	8000fc0 <HAL_Delay>
  HAL_UART_Transmit_IT(&huart1, LORA_TEST_RX, strlen(LORA_TEST_RX));
 80007c6:	482e      	ldr	r0, [pc, #184]	; (8000880 <main+0x13c>)
 80007c8:	f7ff fd02 	bl	80001d0 <strlen>
 80007cc:	4603      	mov	r3, r0
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	461a      	mov	r2, r3
 80007d2:	492b      	ldr	r1, [pc, #172]	; (8000880 <main+0x13c>)
 80007d4:	4826      	ldr	r0, [pc, #152]	; (8000870 <main+0x12c>)
 80007d6:	f002 ff9f 	bl	8003718 <HAL_UART_Transmit_IT>
  HAL_GPIO_WritePin(TRANSISTOR_GPIO_Port, TRANSISTOR_Pin, 1);
 80007da:	2201      	movs	r2, #1
 80007dc:	2108      	movs	r1, #8
 80007de:	4829      	ldr	r0, [pc, #164]	; (8000884 <main+0x140>)
 80007e0:	f000 ff64 	bl	80016ac <HAL_GPIO_WritePin>
  while (1)
  {
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 80007e4:	2201      	movs	r2, #1
 80007e6:	2120      	movs	r1, #32
 80007e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007ec:	f000 ff5e 	bl	80016ac <HAL_GPIO_WritePin>
	  uint8_t res = MEAS_calculateAsPercent(MEAS_meas_cm());
 80007f0:	f7ff ff34 	bl	800065c <MEAS_meas_cm>
 80007f4:	4603      	mov	r3, r0
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff ff80 	bl	80006fc <MEAS_calculateAsPercent>
 80007fc:	eef0 7a40 	vmov.f32	s15, s0
 8000800:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000804:	edc7 7a01 	vstr	s15, [r7, #4]
 8000808:	793b      	ldrb	r3, [r7, #4]
 800080a:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
	  char *res_char;
	  itoa(res, res_char, 10);
 800080e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8000812:	220a      	movs	r2, #10
 8000814:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8000818:	4618      	mov	r0, r3
 800081a:	f004 fb95 	bl	8004f48 <itoa>
	  //HAL_UART_Transmit_IT(&huart1, "AT+TEST=TXLRPKT, \"00 AA 11 BB 22 CC\"\r\n", strlen("AT+TEST=TXLRPKT, \"00 AA 11 BB 22 CC\"\r\n"));
	  HAL_Delay(100);
 800081e:	2064      	movs	r0, #100	; 0x64
 8000820:	f000 fbce 	bl	8000fc0 <HAL_Delay>
	  char LoRaFrame[200];
	  uint8_t len = sprintf(LoRaFrame, "AT+TEST=TXLRSTR,\"val: %i\"\r\n", (int)res);
 8000824:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 8000828:	f107 030c 	add.w	r3, r7, #12
 800082c:	4916      	ldr	r1, [pc, #88]	; (8000888 <main+0x144>)
 800082e:	4618      	mov	r0, r3
 8000830:	f004 fbce 	bl	8004fd0 <siprintf>
 8000834:	4603      	mov	r3, r0
 8000836:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
	  HAL_UART_Transmit_IT(&huart1, (uint8_t*)LoRaFrame, len);
 800083a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 800083e:	b29a      	uxth	r2, r3
 8000840:	f107 030c 	add.w	r3, r7, #12
 8000844:	4619      	mov	r1, r3
 8000846:	480a      	ldr	r0, [pc, #40]	; (8000870 <main+0x12c>)
 8000848:	f002 ff66 	bl	8003718 <HAL_UART_Transmit_IT>
	  HAL_Delay(100);
 800084c:	2064      	movs	r0, #100	; 0x64
 800084e:	f000 fbb7 	bl	8000fc0 <HAL_Delay>
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8000852:	2200      	movs	r2, #0
 8000854:	2120      	movs	r1, #32
 8000856:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800085a:	f000 ff27 	bl	80016ac <HAL_GPIO_WritePin>
	  HAL_PWR_EnterSTANDBYMode();
 800085e:	f000 ff4d 	bl	80016fc <HAL_PWR_EnterSTANDBYMode>
  {
 8000862:	e7bf      	b.n	80007e4 <main+0xa0>
 8000864:	200000c6 	.word	0x200000c6
 8000868:	200000c4 	.word	0x200000c4
 800086c:	200000c8 	.word	0x200000c8
 8000870:	20000140 	.word	0x20000140
 8000874:	08005930 	.word	0x08005930
 8000878:	08005940 	.word	0x08005940
 800087c:	20000000 	.word	0x20000000
 8000880:	20000038 	.word	0x20000038
 8000884:	48000800 	.word	0x48000800
 8000888:	0800594c 	.word	0x0800594c

0800088c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b096      	sub	sp, #88	; 0x58
 8000890:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	2244      	movs	r2, #68	; 0x44
 8000898:	2100      	movs	r1, #0
 800089a:	4618      	mov	r0, r3
 800089c:	f004 fbb8 	bl	8005010 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a0:	463b      	mov	r3, r7
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
 80008a6:	605a      	str	r2, [r3, #4]
 80008a8:	609a      	str	r2, [r3, #8]
 80008aa:	60da      	str	r2, [r3, #12]
 80008ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008ae:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008b2:	f000 ff4b 	bl	800174c <HAL_PWREx_ControlVoltageScaling>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008bc:	f000 f864 	bl	8000988 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80008c0:	f000 ff0c 	bl	80016dc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80008c4:	4b1b      	ldr	r3, [pc, #108]	; (8000934 <SystemClock_Config+0xa8>)
 80008c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80008ca:	4a1a      	ldr	r2, [pc, #104]	; (8000934 <SystemClock_Config+0xa8>)
 80008cc:	f023 0318 	bic.w	r3, r3, #24
 80008d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80008d4:	2314      	movs	r3, #20
 80008d6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80008d8:	2301      	movs	r3, #1
 80008da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008dc:	2301      	movs	r3, #1
 80008de:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80008e4:	2360      	movs	r3, #96	; 0x60
 80008e6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008e8:	2300      	movs	r3, #0
 80008ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ec:	f107 0314 	add.w	r3, r7, #20
 80008f0:	4618      	mov	r0, r3
 80008f2:	f000 ff81 	bl	80017f8 <HAL_RCC_OscConfig>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80008fc:	f000 f844 	bl	8000988 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000900:	230f      	movs	r3, #15
 8000902:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000904:	2300      	movs	r3, #0
 8000906:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000908:	2300      	movs	r3, #0
 800090a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800090c:	2300      	movs	r3, #0
 800090e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000910:	2300      	movs	r3, #0
 8000912:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000914:	463b      	mov	r3, r7
 8000916:	2100      	movs	r1, #0
 8000918:	4618      	mov	r0, r3
 800091a:	f001 fb49 	bl	8001fb0 <HAL_RCC_ClockConfig>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000924:	f000 f830 	bl	8000988 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000928:	f002 f850 	bl	80029cc <HAL_RCCEx_EnableMSIPLLMode>
}
 800092c:	bf00      	nop
 800092e:	3758      	adds	r7, #88	; 0x58
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	40021000 	.word	0x40021000

08000938 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]

}
 8000940:	bf00      	nop
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
	if(UartHandle == &huart1)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	4a09      	ldr	r2, [pc, #36]	; (800097c <HAL_UART_RxCpltCallback+0x30>)
 8000958:	4293      	cmp	r3, r2
 800095a:	d10b      	bne.n	8000974 <HAL_UART_RxCpltCallback+0x28>
	{
		//LoRaBufLongRX[LoRaBufPosRX++] = LoRaBufRX;
		HAL_UART_Receive_IT(&huart1, &LoRaBufRX, 1);
 800095c:	2201      	movs	r2, #1
 800095e:	4908      	ldr	r1, [pc, #32]	; (8000980 <HAL_UART_RxCpltCallback+0x34>)
 8000960:	4806      	ldr	r0, [pc, #24]	; (800097c <HAL_UART_RxCpltCallback+0x30>)
 8000962:	f002 ff37 	bl	80037d4 <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart2, &LoRaBufRX, 1, HAL_MAX_DELAY);
 8000966:	f04f 33ff 	mov.w	r3, #4294967295
 800096a:	2201      	movs	r2, #1
 800096c:	4904      	ldr	r1, [pc, #16]	; (8000980 <HAL_UART_RxCpltCallback+0x34>)
 800096e:	4805      	ldr	r0, [pc, #20]	; (8000984 <HAL_UART_RxCpltCallback+0x38>)
 8000970:	f002 fe48 	bl	8003604 <HAL_UART_Transmit>
		//HAL_UART_Transmit(&huart2, "\r\n", 2, HAL_MAX_DELAY);
	}
}
 8000974:	bf00      	nop
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000140 	.word	0x20000140
 8000980:	200000c8 	.word	0x200000c8
 8000984:	200001c8 	.word	0x200001c8

08000988 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800098c:	b672      	cpsid	i
}
 800098e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000990:	e7fe      	b.n	8000990 <Error_Handler+0x8>
	...

08000994 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000998:	4b16      	ldr	r3, [pc, #88]	; (80009f4 <MX_RTC_Init+0x60>)
 800099a:	4a17      	ldr	r2, [pc, #92]	; (80009f8 <MX_RTC_Init+0x64>)
 800099c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800099e:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <MX_RTC_Init+0x60>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80009a4:	4b13      	ldr	r3, [pc, #76]	; (80009f4 <MX_RTC_Init+0x60>)
 80009a6:	227f      	movs	r2, #127	; 0x7f
 80009a8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80009aa:	4b12      	ldr	r3, [pc, #72]	; (80009f4 <MX_RTC_Init+0x60>)
 80009ac:	22ff      	movs	r2, #255	; 0xff
 80009ae:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80009b0:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <MX_RTC_Init+0x60>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80009b6:	4b0f      	ldr	r3, [pc, #60]	; (80009f4 <MX_RTC_Init+0x60>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80009bc:	4b0d      	ldr	r3, [pc, #52]	; (80009f4 <MX_RTC_Init+0x60>)
 80009be:	2200      	movs	r2, #0
 80009c0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80009c2:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <MX_RTC_Init+0x60>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80009c8:	480a      	ldr	r0, [pc, #40]	; (80009f4 <MX_RTC_Init+0x60>)
 80009ca:	f002 f9e1 	bl	8002d90 <HAL_RTC_Init>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80009d4:	f7ff ffd8 	bl	8000988 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 20479, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 80009d8:	2200      	movs	r2, #0
 80009da:	f644 71ff 	movw	r1, #20479	; 0x4fff
 80009de:	4805      	ldr	r0, [pc, #20]	; (80009f4 <MX_RTC_Init+0x60>)
 80009e0:	f002 faf4 	bl	8002fcc <HAL_RTCEx_SetWakeUpTimer_IT>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 80009ea:	f7ff ffcd 	bl	8000988 <Error_Handler>
  }
  /* USER CODE END RTC_Init 2 */

}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	200000cc 	.word	0x200000cc
 80009f8:	40002800 	.word	0x40002800

080009fc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b0a4      	sub	sp, #144	; 0x90
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a04:	f107 0308 	add.w	r3, r7, #8
 8000a08:	2288      	movs	r2, #136	; 0x88
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f004 faff 	bl	8005010 <memset>
  if(rtcHandle->Instance==RTC)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	4a14      	ldr	r2, [pc, #80]	; (8000a68 <HAL_RTC_MspInit+0x6c>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d120      	bne.n	8000a5e <HAL_RTC_MspInit+0x62>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000a1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a20:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000a22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a26:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a2a:	f107 0308 	add.w	r3, r7, #8
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f001 fce2 	bl	80023f8 <HAL_RCCEx_PeriphCLKConfig>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000a3a:	f7ff ffa5 	bl	8000988 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	; (8000a6c <HAL_RTC_MspInit+0x70>)
 8000a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000a44:	4a09      	ldr	r2, [pc, #36]	; (8000a6c <HAL_RTC_MspInit+0x70>)
 8000a46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2100      	movs	r1, #0
 8000a52:	2003      	movs	r0, #3
 8000a54:	f000 fbb3 	bl	80011be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8000a58:	2003      	movs	r0, #3
 8000a5a:	f000 fbcc 	bl	80011f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000a5e:	bf00      	nop
 8000a60:	3790      	adds	r7, #144	; 0x90
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	40002800 	.word	0x40002800
 8000a6c:	40021000 	.word	0x40021000

08000a70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a76:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <HAL_MspInit+0x44>)
 8000a78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a7a:	4a0e      	ldr	r2, [pc, #56]	; (8000ab4 <HAL_MspInit+0x44>)
 8000a7c:	f043 0301 	orr.w	r3, r3, #1
 8000a80:	6613      	str	r3, [r2, #96]	; 0x60
 8000a82:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <HAL_MspInit+0x44>)
 8000a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a86:	f003 0301 	and.w	r3, r3, #1
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a8e:	4b09      	ldr	r3, [pc, #36]	; (8000ab4 <HAL_MspInit+0x44>)
 8000a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a92:	4a08      	ldr	r2, [pc, #32]	; (8000ab4 <HAL_MspInit+0x44>)
 8000a94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a98:	6593      	str	r3, [r2, #88]	; 0x58
 8000a9a:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <HAL_MspInit+0x44>)
 8000a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aa2:	603b      	str	r3, [r7, #0]
 8000aa4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	40021000 	.word	0x40021000

08000ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000abc:	e7fe      	b.n	8000abc <NMI_Handler+0x4>

08000abe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000abe:	b480      	push	{r7}
 8000ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ac2:	e7fe      	b.n	8000ac2 <HardFault_Handler+0x4>

08000ac4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac8:	e7fe      	b.n	8000ac8 <MemManage_Handler+0x4>

08000aca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aca:	b480      	push	{r7}
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ace:	e7fe      	b.n	8000ace <BusFault_Handler+0x4>

08000ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ad4:	e7fe      	b.n	8000ad4 <UsageFault_Handler+0x4>

08000ad6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ada:	bf00      	nop
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr

08000ae4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr

08000af2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000af2:	b480      	push	{r7}
 8000af4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000af6:	bf00      	nop
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr

08000b00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b04:	f000 fa3c 	bl	8000f80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b08:	bf00      	nop
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000b10:	4802      	ldr	r0, [pc, #8]	; (8000b1c <RTC_WKUP_IRQHandler+0x10>)
 8000b12:	f002 faef 	bl	80030f4 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	200000cc 	.word	0x200000cc

08000b20 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b24:	4802      	ldr	r0, [pc, #8]	; (8000b30 <USART1_IRQHandler+0x10>)
 8000b26:	f002 fea1 	bl	800386c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000140 	.word	0x20000140

08000b34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b086      	sub	sp, #24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b3c:	4a14      	ldr	r2, [pc, #80]	; (8000b90 <_sbrk+0x5c>)
 8000b3e:	4b15      	ldr	r3, [pc, #84]	; (8000b94 <_sbrk+0x60>)
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b48:	4b13      	ldr	r3, [pc, #76]	; (8000b98 <_sbrk+0x64>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d102      	bne.n	8000b56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b50:	4b11      	ldr	r3, [pc, #68]	; (8000b98 <_sbrk+0x64>)
 8000b52:	4a12      	ldr	r2, [pc, #72]	; (8000b9c <_sbrk+0x68>)
 8000b54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b56:	4b10      	ldr	r3, [pc, #64]	; (8000b98 <_sbrk+0x64>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d207      	bcs.n	8000b74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b64:	f004 fa5c 	bl	8005020 <__errno>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b72:	e009      	b.n	8000b88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b74:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <_sbrk+0x64>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b7a:	4b07      	ldr	r3, [pc, #28]	; (8000b98 <_sbrk+0x64>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4413      	add	r3, r2
 8000b82:	4a05      	ldr	r2, [pc, #20]	; (8000b98 <_sbrk+0x64>)
 8000b84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b86:	68fb      	ldr	r3, [r7, #12]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3718      	adds	r7, #24
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20018000 	.word	0x20018000
 8000b94:	00000400 	.word	0x00000400
 8000b98:	200000f0 	.word	0x200000f0
 8000b9c:	200003a0 	.word	0x200003a0

08000ba0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ba4:	4b06      	ldr	r3, [pc, #24]	; (8000bc0 <SystemInit+0x20>)
 8000ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000baa:	4a05      	ldr	r2, [pc, #20]	; (8000bc0 <SystemInit+0x20>)
 8000bac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	e000ed00 	.word	0xe000ed00

08000bc4 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000bd4:	4b14      	ldr	r3, [pc, #80]	; (8000c28 <MX_TIM6_Init+0x64>)
 8000bd6:	4a15      	ldr	r2, [pc, #84]	; (8000c2c <MX_TIM6_Init+0x68>)
 8000bd8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 3;
 8000bda:	4b13      	ldr	r3, [pc, #76]	; (8000c28 <MX_TIM6_Init+0x64>)
 8000bdc:	2203      	movs	r2, #3
 8000bde:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000be0:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <MX_TIM6_Init+0x64>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <MX_TIM6_Init+0x64>)
 8000be8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bec:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bee:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <MX_TIM6_Init+0x64>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000bf4:	480c      	ldr	r0, [pc, #48]	; (8000c28 <MX_TIM6_Init+0x64>)
 8000bf6:	f002 faad 	bl	8003154 <HAL_TIM_Base_Init>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000c00:	f7ff fec2 	bl	8000988 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c04:	2300      	movs	r3, #0
 8000c06:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4805      	ldr	r0, [pc, #20]	; (8000c28 <MX_TIM6_Init+0x64>)
 8000c12:	f002 fc21 	bl	8003458 <HAL_TIMEx_MasterConfigSynchronization>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000c1c:	f7ff feb4 	bl	8000988 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000c20:	bf00      	nop
 8000c22:	3710      	adds	r7, #16
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	200000f4 	.word	0x200000f4
 8000c2c:	40001000 	.word	0x40001000

08000c30 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a0a      	ldr	r2, [pc, #40]	; (8000c68 <HAL_TIM_Base_MspInit+0x38>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d10b      	bne.n	8000c5a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000c42:	4b0a      	ldr	r3, [pc, #40]	; (8000c6c <HAL_TIM_Base_MspInit+0x3c>)
 8000c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c46:	4a09      	ldr	r2, [pc, #36]	; (8000c6c <HAL_TIM_Base_MspInit+0x3c>)
 8000c48:	f043 0310 	orr.w	r3, r3, #16
 8000c4c:	6593      	str	r3, [r2, #88]	; 0x58
 8000c4e:	4b07      	ldr	r3, [pc, #28]	; (8000c6c <HAL_TIM_Base_MspInit+0x3c>)
 8000c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c52:	f003 0310 	and.w	r3, r3, #16
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8000c5a:	bf00      	nop
 8000c5c:	3714      	adds	r7, #20
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	40001000 	.word	0x40001000
 8000c6c:	40021000 	.word	0x40021000

08000c70 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c74:	4b14      	ldr	r3, [pc, #80]	; (8000cc8 <MX_USART1_UART_Init+0x58>)
 8000c76:	4a15      	ldr	r2, [pc, #84]	; (8000ccc <MX_USART1_UART_Init+0x5c>)
 8000c78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000c7a:	4b13      	ldr	r3, [pc, #76]	; (8000cc8 <MX_USART1_UART_Init+0x58>)
 8000c7c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000c80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c82:	4b11      	ldr	r3, [pc, #68]	; (8000cc8 <MX_USART1_UART_Init+0x58>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c88:	4b0f      	ldr	r3, [pc, #60]	; (8000cc8 <MX_USART1_UART_Init+0x58>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c8e:	4b0e      	ldr	r3, [pc, #56]	; (8000cc8 <MX_USART1_UART_Init+0x58>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c94:	4b0c      	ldr	r3, [pc, #48]	; (8000cc8 <MX_USART1_UART_Init+0x58>)
 8000c96:	220c      	movs	r2, #12
 8000c98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c9a:	4b0b      	ldr	r3, [pc, #44]	; (8000cc8 <MX_USART1_UART_Init+0x58>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ca0:	4b09      	ldr	r3, [pc, #36]	; (8000cc8 <MX_USART1_UART_Init+0x58>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ca6:	4b08      	ldr	r3, [pc, #32]	; (8000cc8 <MX_USART1_UART_Init+0x58>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cac:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <MX_USART1_UART_Init+0x58>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cb2:	4805      	ldr	r0, [pc, #20]	; (8000cc8 <MX_USART1_UART_Init+0x58>)
 8000cb4:	f002 fc58 	bl	8003568 <HAL_UART_Init>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000cbe:	f7ff fe63 	bl	8000988 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	20000140 	.word	0x20000140
 8000ccc:	40013800 	.word	0x40013800

08000cd0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cd4:	4b14      	ldr	r3, [pc, #80]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cd6:	4a15      	ldr	r2, [pc, #84]	; (8000d2c <MX_USART2_UART_Init+0x5c>)
 8000cd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cda:	4b13      	ldr	r3, [pc, #76]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ce0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ce2:	4b11      	ldr	r3, [pc, #68]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ce8:	4b0f      	ldr	r3, [pc, #60]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cee:	4b0e      	ldr	r3, [pc, #56]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cf6:	220c      	movs	r2, #12
 8000cf8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cfa:	4b0b      	ldr	r3, [pc, #44]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d00:	4b09      	ldr	r3, [pc, #36]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d06:	4b08      	ldr	r3, [pc, #32]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d0c:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d12:	4805      	ldr	r0, [pc, #20]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d14:	f002 fc28 	bl	8003568 <HAL_UART_Init>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d1e:	f7ff fe33 	bl	8000988 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	200001c8 	.word	0x200001c8
 8000d2c:	40004400 	.word	0x40004400

08000d30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b0ae      	sub	sp, #184	; 0xb8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d48:	f107 031c 	add.w	r3, r7, #28
 8000d4c:	2288      	movs	r2, #136	; 0x88
 8000d4e:	2100      	movs	r1, #0
 8000d50:	4618      	mov	r0, r3
 8000d52:	f004 f95d 	bl	8005010 <memset>
  if(uartHandle->Instance==USART1)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a47      	ldr	r2, [pc, #284]	; (8000e78 <HAL_UART_MspInit+0x148>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d145      	bne.n	8000dec <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000d60:	2301      	movs	r3, #1
 8000d62:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000d64:	2300      	movs	r3, #0
 8000d66:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d68:	f107 031c 	add.w	r3, r7, #28
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f001 fb43 	bl	80023f8 <HAL_RCCEx_PeriphCLKConfig>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000d78:	f7ff fe06 	bl	8000988 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d7c:	4b3f      	ldr	r3, [pc, #252]	; (8000e7c <HAL_UART_MspInit+0x14c>)
 8000d7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d80:	4a3e      	ldr	r2, [pc, #248]	; (8000e7c <HAL_UART_MspInit+0x14c>)
 8000d82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d86:	6613      	str	r3, [r2, #96]	; 0x60
 8000d88:	4b3c      	ldr	r3, [pc, #240]	; (8000e7c <HAL_UART_MspInit+0x14c>)
 8000d8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d90:	61bb      	str	r3, [r7, #24]
 8000d92:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d94:	4b39      	ldr	r3, [pc, #228]	; (8000e7c <HAL_UART_MspInit+0x14c>)
 8000d96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d98:	4a38      	ldr	r2, [pc, #224]	; (8000e7c <HAL_UART_MspInit+0x14c>)
 8000d9a:	f043 0301 	orr.w	r3, r3, #1
 8000d9e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000da0:	4b36      	ldr	r3, [pc, #216]	; (8000e7c <HAL_UART_MspInit+0x14c>)
 8000da2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da4:	f003 0301 	and.w	r3, r3, #1
 8000da8:	617b      	str	r3, [r7, #20]
 8000daa:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000dac:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000db0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db4:	2302      	movs	r3, #2
 8000db6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000dc6:	2307      	movs	r3, #7
 8000dc8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dcc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dd6:	f000 faa7 	bl	8001328 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2105      	movs	r1, #5
 8000dde:	2025      	movs	r0, #37	; 0x25
 8000de0:	f000 f9ed 	bl	80011be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000de4:	2025      	movs	r0, #37	; 0x25
 8000de6:	f000 fa06 	bl	80011f6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000dea:	e040      	b.n	8000e6e <HAL_UART_MspInit+0x13e>
  else if(uartHandle->Instance==USART2)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a23      	ldr	r2, [pc, #140]	; (8000e80 <HAL_UART_MspInit+0x150>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d13b      	bne.n	8000e6e <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000df6:	2302      	movs	r3, #2
 8000df8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dfe:	f107 031c 	add.w	r3, r7, #28
 8000e02:	4618      	mov	r0, r3
 8000e04:	f001 faf8 	bl	80023f8 <HAL_RCCEx_PeriphCLKConfig>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8000e0e:	f7ff fdbb 	bl	8000988 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e12:	4b1a      	ldr	r3, [pc, #104]	; (8000e7c <HAL_UART_MspInit+0x14c>)
 8000e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e16:	4a19      	ldr	r2, [pc, #100]	; (8000e7c <HAL_UART_MspInit+0x14c>)
 8000e18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e1c:	6593      	str	r3, [r2, #88]	; 0x58
 8000e1e:	4b17      	ldr	r3, [pc, #92]	; (8000e7c <HAL_UART_MspInit+0x14c>)
 8000e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e26:	613b      	str	r3, [r7, #16]
 8000e28:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2a:	4b14      	ldr	r3, [pc, #80]	; (8000e7c <HAL_UART_MspInit+0x14c>)
 8000e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e2e:	4a13      	ldr	r2, [pc, #76]	; (8000e7c <HAL_UART_MspInit+0x14c>)
 8000e30:	f043 0301 	orr.w	r3, r3, #1
 8000e34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e36:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <HAL_UART_MspInit+0x14c>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e3a:	f003 0301 	and.w	r3, r3, #1
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e42:	230c      	movs	r3, #12
 8000e44:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e54:	2303      	movs	r3, #3
 8000e56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e5a:	2307      	movs	r3, #7
 8000e5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e60:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e64:	4619      	mov	r1, r3
 8000e66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e6a:	f000 fa5d 	bl	8001328 <HAL_GPIO_Init>
}
 8000e6e:	bf00      	nop
 8000e70:	37b8      	adds	r7, #184	; 0xb8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40013800 	.word	0x40013800
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	40004400 	.word	0x40004400

08000e84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ebc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e88:	f7ff fe8a 	bl	8000ba0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e8c:	480c      	ldr	r0, [pc, #48]	; (8000ec0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e8e:	490d      	ldr	r1, [pc, #52]	; (8000ec4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e90:	4a0d      	ldr	r2, [pc, #52]	; (8000ec8 <LoopForever+0xe>)
  movs r3, #0
 8000e92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e94:	e002      	b.n	8000e9c <LoopCopyDataInit>

08000e96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e9a:	3304      	adds	r3, #4

08000e9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ea0:	d3f9      	bcc.n	8000e96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ea2:	4a0a      	ldr	r2, [pc, #40]	; (8000ecc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ea4:	4c0a      	ldr	r4, [pc, #40]	; (8000ed0 <LoopForever+0x16>)
  movs r3, #0
 8000ea6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ea8:	e001      	b.n	8000eae <LoopFillZerobss>

08000eaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eac:	3204      	adds	r2, #4

08000eae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eb0:	d3fb      	bcc.n	8000eaa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eb2:	f004 f8bb 	bl	800502c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000eb6:	f7ff fc45 	bl	8000744 <main>

08000eba <LoopForever>:

LoopForever:
    b LoopForever
 8000eba:	e7fe      	b.n	8000eba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000ebc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000ec0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ec4:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8000ec8:	08005a18 	.word	0x08005a18
  ldr r2, =_sbss
 8000ecc:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8000ed0:	2000039c 	.word	0x2000039c

08000ed4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ed4:	e7fe      	b.n	8000ed4 <ADC1_2_IRQHandler>

08000ed6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b082      	sub	sp, #8
 8000eda:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000edc:	2300      	movs	r3, #0
 8000ede:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee0:	2003      	movs	r0, #3
 8000ee2:	f000 f961 	bl	80011a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ee6:	200f      	movs	r0, #15
 8000ee8:	f000 f80e 	bl	8000f08 <HAL_InitTick>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d002      	beq.n	8000ef8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	71fb      	strb	r3, [r7, #7]
 8000ef6:	e001      	b.n	8000efc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ef8:	f7ff fdba 	bl	8000a70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000efc:	79fb      	ldrb	r3, [r7, #7]
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
	...

08000f08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f10:	2300      	movs	r3, #0
 8000f12:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000f14:	4b17      	ldr	r3, [pc, #92]	; (8000f74 <HAL_InitTick+0x6c>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d023      	beq.n	8000f64 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000f1c:	4b16      	ldr	r3, [pc, #88]	; (8000f78 <HAL_InitTick+0x70>)
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	4b14      	ldr	r3, [pc, #80]	; (8000f74 <HAL_InitTick+0x6c>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	4619      	mov	r1, r3
 8000f26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f32:	4618      	mov	r0, r3
 8000f34:	f000 f96d 	bl	8001212 <HAL_SYSTICK_Config>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d10f      	bne.n	8000f5e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2b0f      	cmp	r3, #15
 8000f42:	d809      	bhi.n	8000f58 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f44:	2200      	movs	r2, #0
 8000f46:	6879      	ldr	r1, [r7, #4]
 8000f48:	f04f 30ff 	mov.w	r0, #4294967295
 8000f4c:	f000 f937 	bl	80011be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f50:	4a0a      	ldr	r2, [pc, #40]	; (8000f7c <HAL_InitTick+0x74>)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	6013      	str	r3, [r2, #0]
 8000f56:	e007      	b.n	8000f68 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	73fb      	strb	r3, [r7, #15]
 8000f5c:	e004      	b.n	8000f68 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	73fb      	strb	r3, [r7, #15]
 8000f62:	e001      	b.n	8000f68 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f64:	2301      	movs	r3, #1
 8000f66:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000054 	.word	0x20000054
 8000f78:	2000004c 	.word	0x2000004c
 8000f7c:	20000050 	.word	0x20000050

08000f80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f84:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <HAL_IncTick+0x20>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <HAL_IncTick+0x24>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4413      	add	r3, r2
 8000f90:	4a04      	ldr	r2, [pc, #16]	; (8000fa4 <HAL_IncTick+0x24>)
 8000f92:	6013      	str	r3, [r2, #0]
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	20000054 	.word	0x20000054
 8000fa4:	20000250 	.word	0x20000250

08000fa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  return uwTick;
 8000fac:	4b03      	ldr	r3, [pc, #12]	; (8000fbc <HAL_GetTick+0x14>)
 8000fae:	681b      	ldr	r3, [r3, #0]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	20000250 	.word	0x20000250

08000fc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fc8:	f7ff ffee 	bl	8000fa8 <HAL_GetTick>
 8000fcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fd8:	d005      	beq.n	8000fe6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000fda:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <HAL_Delay+0x44>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	461a      	mov	r2, r3
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fe6:	bf00      	nop
 8000fe8:	f7ff ffde 	bl	8000fa8 <HAL_GetTick>
 8000fec:	4602      	mov	r2, r0
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	68fa      	ldr	r2, [r7, #12]
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	d8f7      	bhi.n	8000fe8 <HAL_Delay+0x28>
  {
  }
}
 8000ff8:	bf00      	nop
 8000ffa:	bf00      	nop
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000054 	.word	0x20000054

08001008 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001008:	b480      	push	{r7}
 800100a:	b085      	sub	sp, #20
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f003 0307 	and.w	r3, r3, #7
 8001016:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001018:	4b0c      	ldr	r3, [pc, #48]	; (800104c <__NVIC_SetPriorityGrouping+0x44>)
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800101e:	68ba      	ldr	r2, [r7, #8]
 8001020:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001024:	4013      	ands	r3, r2
 8001026:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001030:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001034:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001038:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800103a:	4a04      	ldr	r2, [pc, #16]	; (800104c <__NVIC_SetPriorityGrouping+0x44>)
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	60d3      	str	r3, [r2, #12]
}
 8001040:	bf00      	nop
 8001042:	3714      	adds	r7, #20
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001054:	4b04      	ldr	r3, [pc, #16]	; (8001068 <__NVIC_GetPriorityGrouping+0x18>)
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	0a1b      	lsrs	r3, r3, #8
 800105a:	f003 0307 	and.w	r3, r3, #7
}
 800105e:	4618      	mov	r0, r3
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	e000ed00 	.word	0xe000ed00

0800106c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107a:	2b00      	cmp	r3, #0
 800107c:	db0b      	blt.n	8001096 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	f003 021f 	and.w	r2, r3, #31
 8001084:	4907      	ldr	r1, [pc, #28]	; (80010a4 <__NVIC_EnableIRQ+0x38>)
 8001086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108a:	095b      	lsrs	r3, r3, #5
 800108c:	2001      	movs	r0, #1
 800108e:	fa00 f202 	lsl.w	r2, r0, r2
 8001092:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	e000e100 	.word	0xe000e100

080010a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	6039      	str	r1, [r7, #0]
 80010b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	db0a      	blt.n	80010d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	b2da      	uxtb	r2, r3
 80010c0:	490c      	ldr	r1, [pc, #48]	; (80010f4 <__NVIC_SetPriority+0x4c>)
 80010c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c6:	0112      	lsls	r2, r2, #4
 80010c8:	b2d2      	uxtb	r2, r2
 80010ca:	440b      	add	r3, r1
 80010cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010d0:	e00a      	b.n	80010e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	b2da      	uxtb	r2, r3
 80010d6:	4908      	ldr	r1, [pc, #32]	; (80010f8 <__NVIC_SetPriority+0x50>)
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	f003 030f 	and.w	r3, r3, #15
 80010de:	3b04      	subs	r3, #4
 80010e0:	0112      	lsls	r2, r2, #4
 80010e2:	b2d2      	uxtb	r2, r2
 80010e4:	440b      	add	r3, r1
 80010e6:	761a      	strb	r2, [r3, #24]
}
 80010e8:	bf00      	nop
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr
 80010f4:	e000e100 	.word	0xe000e100
 80010f8:	e000ed00 	.word	0xe000ed00

080010fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b089      	sub	sp, #36	; 0x24
 8001100:	af00      	add	r7, sp, #0
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f003 0307 	and.w	r3, r3, #7
 800110e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	f1c3 0307 	rsb	r3, r3, #7
 8001116:	2b04      	cmp	r3, #4
 8001118:	bf28      	it	cs
 800111a:	2304      	movcs	r3, #4
 800111c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	3304      	adds	r3, #4
 8001122:	2b06      	cmp	r3, #6
 8001124:	d902      	bls.n	800112c <NVIC_EncodePriority+0x30>
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	3b03      	subs	r3, #3
 800112a:	e000      	b.n	800112e <NVIC_EncodePriority+0x32>
 800112c:	2300      	movs	r3, #0
 800112e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001130:	f04f 32ff 	mov.w	r2, #4294967295
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	43da      	mvns	r2, r3
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	401a      	ands	r2, r3
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001144:	f04f 31ff 	mov.w	r1, #4294967295
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	fa01 f303 	lsl.w	r3, r1, r3
 800114e:	43d9      	mvns	r1, r3
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001154:	4313      	orrs	r3, r2
         );
}
 8001156:	4618      	mov	r0, r3
 8001158:	3724      	adds	r7, #36	; 0x24
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
	...

08001164 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	3b01      	subs	r3, #1
 8001170:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001174:	d301      	bcc.n	800117a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001176:	2301      	movs	r3, #1
 8001178:	e00f      	b.n	800119a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800117a:	4a0a      	ldr	r2, [pc, #40]	; (80011a4 <SysTick_Config+0x40>)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3b01      	subs	r3, #1
 8001180:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001182:	210f      	movs	r1, #15
 8001184:	f04f 30ff 	mov.w	r0, #4294967295
 8001188:	f7ff ff8e 	bl	80010a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800118c:	4b05      	ldr	r3, [pc, #20]	; (80011a4 <SysTick_Config+0x40>)
 800118e:	2200      	movs	r2, #0
 8001190:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001192:	4b04      	ldr	r3, [pc, #16]	; (80011a4 <SysTick_Config+0x40>)
 8001194:	2207      	movs	r2, #7
 8001196:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001198:	2300      	movs	r3, #0
}
 800119a:	4618      	mov	r0, r3
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	e000e010 	.word	0xe000e010

080011a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f7ff ff29 	bl	8001008 <__NVIC_SetPriorityGrouping>
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011be:	b580      	push	{r7, lr}
 80011c0:	b086      	sub	sp, #24
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	4603      	mov	r3, r0
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
 80011ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011cc:	2300      	movs	r3, #0
 80011ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011d0:	f7ff ff3e 	bl	8001050 <__NVIC_GetPriorityGrouping>
 80011d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011d6:	687a      	ldr	r2, [r7, #4]
 80011d8:	68b9      	ldr	r1, [r7, #8]
 80011da:	6978      	ldr	r0, [r7, #20]
 80011dc:	f7ff ff8e 	bl	80010fc <NVIC_EncodePriority>
 80011e0:	4602      	mov	r2, r0
 80011e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011e6:	4611      	mov	r1, r2
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff ff5d 	bl	80010a8 <__NVIC_SetPriority>
}
 80011ee:	bf00      	nop
 80011f0:	3718      	adds	r7, #24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b082      	sub	sp, #8
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	4603      	mov	r3, r0
 80011fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff ff31 	bl	800106c <__NVIC_EnableIRQ>
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	b082      	sub	sp, #8
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7ff ffa2 	bl	8001164 <SysTick_Config>
 8001220:	4603      	mov	r3, r0
}
 8001222:	4618      	mov	r0, r3
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800122a:	b480      	push	{r7}
 800122c:	b085      	sub	sp, #20
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001232:	2300      	movs	r3, #0
 8001234:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b02      	cmp	r3, #2
 8001240:	d008      	beq.n	8001254 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2204      	movs	r2, #4
 8001246:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2200      	movs	r2, #0
 800124c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e022      	b.n	800129a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f022 020e 	bic.w	r2, r2, #14
 8001262:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f022 0201 	bic.w	r2, r2, #1
 8001272:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001278:	f003 021c 	and.w	r2, r3, #28
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001280:	2101      	movs	r1, #1
 8001282:	fa01 f202 	lsl.w	r2, r1, r2
 8001286:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2201      	movs	r2, #1
 800128c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2200      	movs	r2, #0
 8001294:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001298:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800129a:	4618      	mov	r0, r3
 800129c:	3714      	adds	r7, #20
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012a6:	b580      	push	{r7, lr}
 80012a8:	b084      	sub	sp, #16
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012ae:	2300      	movs	r3, #0
 80012b0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d005      	beq.n	80012ca <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2204      	movs	r2, #4
 80012c2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	73fb      	strb	r3, [r7, #15]
 80012c8:	e029      	b.n	800131e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f022 020e 	bic.w	r2, r2, #14
 80012d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f022 0201 	bic.w	r2, r2, #1
 80012e8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ee:	f003 021c 	and.w	r2, r3, #28
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f6:	2101      	movs	r1, #1
 80012f8:	fa01 f202 	lsl.w	r2, r1, r2
 80012fc:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2201      	movs	r2, #1
 8001302:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2200      	movs	r2, #0
 800130a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001312:	2b00      	cmp	r3, #0
 8001314:	d003      	beq.n	800131e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	4798      	blx	r3
    }
  }
  return status;
 800131e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001320:	4618      	mov	r0, r3
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001328:	b480      	push	{r7}
 800132a:	b087      	sub	sp, #28
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001336:	e17f      	b.n	8001638 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	2101      	movs	r1, #1
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	fa01 f303 	lsl.w	r3, r1, r3
 8001344:	4013      	ands	r3, r2
 8001346:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	2b00      	cmp	r3, #0
 800134c:	f000 8171 	beq.w	8001632 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f003 0303 	and.w	r3, r3, #3
 8001358:	2b01      	cmp	r3, #1
 800135a:	d005      	beq.n	8001368 <HAL_GPIO_Init+0x40>
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f003 0303 	and.w	r3, r3, #3
 8001364:	2b02      	cmp	r3, #2
 8001366:	d130      	bne.n	80013ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	2203      	movs	r2, #3
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	43db      	mvns	r3, r3
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	4013      	ands	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	68da      	ldr	r2, [r3, #12]
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	693a      	ldr	r2, [r7, #16]
 800138e:	4313      	orrs	r3, r2
 8001390:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	693a      	ldr	r2, [r7, #16]
 8001396:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800139e:	2201      	movs	r2, #1
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	fa02 f303 	lsl.w	r3, r2, r3
 80013a6:	43db      	mvns	r3, r3
 80013a8:	693a      	ldr	r2, [r7, #16]
 80013aa:	4013      	ands	r3, r2
 80013ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	091b      	lsrs	r3, r3, #4
 80013b4:	f003 0201 	and.w	r2, r3, #1
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	fa02 f303 	lsl.w	r3, r2, r3
 80013be:	693a      	ldr	r2, [r7, #16]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f003 0303 	and.w	r3, r3, #3
 80013d2:	2b03      	cmp	r3, #3
 80013d4:	d118      	bne.n	8001408 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80013dc:	2201      	movs	r2, #1
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	fa02 f303 	lsl.w	r3, r2, r3
 80013e4:	43db      	mvns	r3, r3
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	4013      	ands	r3, r2
 80013ea:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	08db      	lsrs	r3, r3, #3
 80013f2:	f003 0201 	and.w	r2, r3, #1
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	fa02 f303 	lsl.w	r3, r2, r3
 80013fc:	693a      	ldr	r2, [r7, #16]
 80013fe:	4313      	orrs	r3, r2
 8001400:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	693a      	ldr	r2, [r7, #16]
 8001406:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f003 0303 	and.w	r3, r3, #3
 8001410:	2b03      	cmp	r3, #3
 8001412:	d017      	beq.n	8001444 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	2203      	movs	r2, #3
 8001420:	fa02 f303 	lsl.w	r3, r2, r3
 8001424:	43db      	mvns	r3, r3
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	4013      	ands	r3, r2
 800142a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	689a      	ldr	r2, [r3, #8]
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	fa02 f303 	lsl.w	r3, r2, r3
 8001438:	693a      	ldr	r2, [r7, #16]
 800143a:	4313      	orrs	r3, r2
 800143c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	693a      	ldr	r2, [r7, #16]
 8001442:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f003 0303 	and.w	r3, r3, #3
 800144c:	2b02      	cmp	r3, #2
 800144e:	d123      	bne.n	8001498 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	08da      	lsrs	r2, r3, #3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3208      	adds	r2, #8
 8001458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800145c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	f003 0307 	and.w	r3, r3, #7
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	220f      	movs	r2, #15
 8001468:	fa02 f303 	lsl.w	r3, r2, r3
 800146c:	43db      	mvns	r3, r3
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	4013      	ands	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	691a      	ldr	r2, [r3, #16]
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	f003 0307 	and.w	r3, r3, #7
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	fa02 f303 	lsl.w	r3, r2, r3
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	4313      	orrs	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	08da      	lsrs	r2, r3, #3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	3208      	adds	r2, #8
 8001492:	6939      	ldr	r1, [r7, #16]
 8001494:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	2203      	movs	r2, #3
 80014a4:	fa02 f303 	lsl.w	r3, r2, r3
 80014a8:	43db      	mvns	r3, r3
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	4013      	ands	r3, r2
 80014ae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f003 0203 	and.w	r2, r3, #3
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	fa02 f303 	lsl.w	r3, r2, r3
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	f000 80ac 	beq.w	8001632 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014da:	4b5f      	ldr	r3, [pc, #380]	; (8001658 <HAL_GPIO_Init+0x330>)
 80014dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014de:	4a5e      	ldr	r2, [pc, #376]	; (8001658 <HAL_GPIO_Init+0x330>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	6613      	str	r3, [r2, #96]	; 0x60
 80014e6:	4b5c      	ldr	r3, [pc, #368]	; (8001658 <HAL_GPIO_Init+0x330>)
 80014e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80014f2:	4a5a      	ldr	r2, [pc, #360]	; (800165c <HAL_GPIO_Init+0x334>)
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	089b      	lsrs	r3, r3, #2
 80014f8:	3302      	adds	r3, #2
 80014fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	f003 0303 	and.w	r3, r3, #3
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	220f      	movs	r2, #15
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	43db      	mvns	r3, r3
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	4013      	ands	r3, r2
 8001514:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800151c:	d025      	beq.n	800156a <HAL_GPIO_Init+0x242>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a4f      	ldr	r2, [pc, #316]	; (8001660 <HAL_GPIO_Init+0x338>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d01f      	beq.n	8001566 <HAL_GPIO_Init+0x23e>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a4e      	ldr	r2, [pc, #312]	; (8001664 <HAL_GPIO_Init+0x33c>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d019      	beq.n	8001562 <HAL_GPIO_Init+0x23a>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4a4d      	ldr	r2, [pc, #308]	; (8001668 <HAL_GPIO_Init+0x340>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d013      	beq.n	800155e <HAL_GPIO_Init+0x236>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a4c      	ldr	r2, [pc, #304]	; (800166c <HAL_GPIO_Init+0x344>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d00d      	beq.n	800155a <HAL_GPIO_Init+0x232>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4a4b      	ldr	r2, [pc, #300]	; (8001670 <HAL_GPIO_Init+0x348>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d007      	beq.n	8001556 <HAL_GPIO_Init+0x22e>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a4a      	ldr	r2, [pc, #296]	; (8001674 <HAL_GPIO_Init+0x34c>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d101      	bne.n	8001552 <HAL_GPIO_Init+0x22a>
 800154e:	2306      	movs	r3, #6
 8001550:	e00c      	b.n	800156c <HAL_GPIO_Init+0x244>
 8001552:	2307      	movs	r3, #7
 8001554:	e00a      	b.n	800156c <HAL_GPIO_Init+0x244>
 8001556:	2305      	movs	r3, #5
 8001558:	e008      	b.n	800156c <HAL_GPIO_Init+0x244>
 800155a:	2304      	movs	r3, #4
 800155c:	e006      	b.n	800156c <HAL_GPIO_Init+0x244>
 800155e:	2303      	movs	r3, #3
 8001560:	e004      	b.n	800156c <HAL_GPIO_Init+0x244>
 8001562:	2302      	movs	r3, #2
 8001564:	e002      	b.n	800156c <HAL_GPIO_Init+0x244>
 8001566:	2301      	movs	r3, #1
 8001568:	e000      	b.n	800156c <HAL_GPIO_Init+0x244>
 800156a:	2300      	movs	r3, #0
 800156c:	697a      	ldr	r2, [r7, #20]
 800156e:	f002 0203 	and.w	r2, r2, #3
 8001572:	0092      	lsls	r2, r2, #2
 8001574:	4093      	lsls	r3, r2
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	4313      	orrs	r3, r2
 800157a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800157c:	4937      	ldr	r1, [pc, #220]	; (800165c <HAL_GPIO_Init+0x334>)
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	089b      	lsrs	r3, r3, #2
 8001582:	3302      	adds	r3, #2
 8001584:	693a      	ldr	r2, [r7, #16]
 8001586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800158a:	4b3b      	ldr	r3, [pc, #236]	; (8001678 <HAL_GPIO_Init+0x350>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	43db      	mvns	r3, r3
 8001594:	693a      	ldr	r2, [r7, #16]
 8001596:	4013      	ands	r3, r2
 8001598:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d003      	beq.n	80015ae <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80015a6:	693a      	ldr	r2, [r7, #16]
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80015ae:	4a32      	ldr	r2, [pc, #200]	; (8001678 <HAL_GPIO_Init+0x350>)
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80015b4:	4b30      	ldr	r3, [pc, #192]	; (8001678 <HAL_GPIO_Init+0x350>)
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	43db      	mvns	r3, r3
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	4013      	ands	r3, r2
 80015c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d003      	beq.n	80015d8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80015d0:	693a      	ldr	r2, [r7, #16]
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80015d8:	4a27      	ldr	r2, [pc, #156]	; (8001678 <HAL_GPIO_Init+0x350>)
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80015de:	4b26      	ldr	r3, [pc, #152]	; (8001678 <HAL_GPIO_Init+0x350>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	43db      	mvns	r3, r3
 80015e8:	693a      	ldr	r2, [r7, #16]
 80015ea:	4013      	ands	r3, r2
 80015ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d003      	beq.n	8001602 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80015fa:	693a      	ldr	r2, [r7, #16]
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	4313      	orrs	r3, r2
 8001600:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001602:	4a1d      	ldr	r2, [pc, #116]	; (8001678 <HAL_GPIO_Init+0x350>)
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001608:	4b1b      	ldr	r3, [pc, #108]	; (8001678 <HAL_GPIO_Init+0x350>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	43db      	mvns	r3, r3
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	4013      	ands	r3, r2
 8001616:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d003      	beq.n	800162c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001624:	693a      	ldr	r2, [r7, #16]
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	4313      	orrs	r3, r2
 800162a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800162c:	4a12      	ldr	r2, [pc, #72]	; (8001678 <HAL_GPIO_Init+0x350>)
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	3301      	adds	r3, #1
 8001636:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	fa22 f303 	lsr.w	r3, r2, r3
 8001642:	2b00      	cmp	r3, #0
 8001644:	f47f ae78 	bne.w	8001338 <HAL_GPIO_Init+0x10>
  }
}
 8001648:	bf00      	nop
 800164a:	bf00      	nop
 800164c:	371c      	adds	r7, #28
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	40021000 	.word	0x40021000
 800165c:	40010000 	.word	0x40010000
 8001660:	48000400 	.word	0x48000400
 8001664:	48000800 	.word	0x48000800
 8001668:	48000c00 	.word	0x48000c00
 800166c:	48001000 	.word	0x48001000
 8001670:	48001400 	.word	0x48001400
 8001674:	48001800 	.word	0x48001800
 8001678:	40010400 	.word	0x40010400

0800167c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	460b      	mov	r3, r1
 8001686:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	691a      	ldr	r2, [r3, #16]
 800168c:	887b      	ldrh	r3, [r7, #2]
 800168e:	4013      	ands	r3, r2
 8001690:	2b00      	cmp	r3, #0
 8001692:	d002      	beq.n	800169a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001694:	2301      	movs	r3, #1
 8001696:	73fb      	strb	r3, [r7, #15]
 8001698:	e001      	b.n	800169e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800169a:	2300      	movs	r3, #0
 800169c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800169e:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3714      	adds	r7, #20
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	807b      	strh	r3, [r7, #2]
 80016b8:	4613      	mov	r3, r2
 80016ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016bc:	787b      	ldrb	r3, [r7, #1]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016c2:	887a      	ldrh	r2, [r7, #2]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016c8:	e002      	b.n	80016d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016ca:	887a      	ldrh	r2, [r7, #2]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016e0:	4b05      	ldr	r3, [pc, #20]	; (80016f8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a04      	ldr	r2, [pc, #16]	; (80016f8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80016e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016ea:	6013      	str	r3, [r2, #0]
}
 80016ec:	bf00      	nop
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	40007000 	.word	0x40007000

080016fc <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 8001700:	4b09      	ldr	r3, [pc, #36]	; (8001728 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f023 0307 	bic.w	r3, r3, #7
 8001708:	4a07      	ldr	r2, [pc, #28]	; (8001728 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800170a:	f043 0303 	orr.w	r3, r3, #3
 800170e:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001710:	4b06      	ldr	r3, [pc, #24]	; (800172c <HAL_PWR_EnterSTANDBYMode+0x30>)
 8001712:	691b      	ldr	r3, [r3, #16]
 8001714:	4a05      	ldr	r2, [pc, #20]	; (800172c <HAL_PWR_EnterSTANDBYMode+0x30>)
 8001716:	f043 0304 	orr.w	r3, r3, #4
 800171a:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800171c:	bf30      	wfi
}
 800171e:	bf00      	nop
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr
 8001728:	40007000 	.word	0x40007000
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001734:	4b04      	ldr	r3, [pc, #16]	; (8001748 <HAL_PWREx_GetVoltageRange+0x18>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800173c:	4618      	mov	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	40007000 	.word	0x40007000

0800174c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800174c:	b480      	push	{r7}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800175a:	d130      	bne.n	80017be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800175c:	4b23      	ldr	r3, [pc, #140]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001764:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001768:	d038      	beq.n	80017dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800176a:	4b20      	ldr	r3, [pc, #128]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001772:	4a1e      	ldr	r2, [pc, #120]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001774:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001778:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800177a:	4b1d      	ldr	r3, [pc, #116]	; (80017f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2232      	movs	r2, #50	; 0x32
 8001780:	fb02 f303 	mul.w	r3, r2, r3
 8001784:	4a1b      	ldr	r2, [pc, #108]	; (80017f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001786:	fba2 2303 	umull	r2, r3, r2, r3
 800178a:	0c9b      	lsrs	r3, r3, #18
 800178c:	3301      	adds	r3, #1
 800178e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001790:	e002      	b.n	8001798 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	3b01      	subs	r3, #1
 8001796:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001798:	4b14      	ldr	r3, [pc, #80]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800179a:	695b      	ldr	r3, [r3, #20]
 800179c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017a4:	d102      	bne.n	80017ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d1f2      	bne.n	8001792 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017ac:	4b0f      	ldr	r3, [pc, #60]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017ae:	695b      	ldr	r3, [r3, #20]
 80017b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017b8:	d110      	bne.n	80017dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e00f      	b.n	80017de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80017be:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80017c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017ca:	d007      	beq.n	80017dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80017cc:	4b07      	ldr	r3, [pc, #28]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80017d4:	4a05      	ldr	r2, [pc, #20]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	40007000 	.word	0x40007000
 80017f0:	2000004c 	.word	0x2000004c
 80017f4:	431bde83 	.word	0x431bde83

080017f8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b088      	sub	sp, #32
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e3ca      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800180a:	4b97      	ldr	r3, [pc, #604]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f003 030c 	and.w	r3, r3, #12
 8001812:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001814:	4b94      	ldr	r3, [pc, #592]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	f003 0303 	and.w	r3, r3, #3
 800181c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0310 	and.w	r3, r3, #16
 8001826:	2b00      	cmp	r3, #0
 8001828:	f000 80e4 	beq.w	80019f4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d007      	beq.n	8001842 <HAL_RCC_OscConfig+0x4a>
 8001832:	69bb      	ldr	r3, [r7, #24]
 8001834:	2b0c      	cmp	r3, #12
 8001836:	f040 808b 	bne.w	8001950 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	2b01      	cmp	r3, #1
 800183e:	f040 8087 	bne.w	8001950 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001842:	4b89      	ldr	r3, [pc, #548]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d005      	beq.n	800185a <HAL_RCC_OscConfig+0x62>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d101      	bne.n	800185a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e3a2      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6a1a      	ldr	r2, [r3, #32]
 800185e:	4b82      	ldr	r3, [pc, #520]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0308 	and.w	r3, r3, #8
 8001866:	2b00      	cmp	r3, #0
 8001868:	d004      	beq.n	8001874 <HAL_RCC_OscConfig+0x7c>
 800186a:	4b7f      	ldr	r3, [pc, #508]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001872:	e005      	b.n	8001880 <HAL_RCC_OscConfig+0x88>
 8001874:	4b7c      	ldr	r3, [pc, #496]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001876:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800187a:	091b      	lsrs	r3, r3, #4
 800187c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001880:	4293      	cmp	r3, r2
 8001882:	d223      	bcs.n	80018cc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a1b      	ldr	r3, [r3, #32]
 8001888:	4618      	mov	r0, r3
 800188a:	f000 fd55 	bl	8002338 <RCC_SetFlashLatencyFromMSIRange>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e383      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001898:	4b73      	ldr	r3, [pc, #460]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a72      	ldr	r2, [pc, #456]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 800189e:	f043 0308 	orr.w	r3, r3, #8
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	4b70      	ldr	r3, [pc, #448]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6a1b      	ldr	r3, [r3, #32]
 80018b0:	496d      	ldr	r1, [pc, #436]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80018b2:	4313      	orrs	r3, r2
 80018b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018b6:	4b6c      	ldr	r3, [pc, #432]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	021b      	lsls	r3, r3, #8
 80018c4:	4968      	ldr	r1, [pc, #416]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80018c6:	4313      	orrs	r3, r2
 80018c8:	604b      	str	r3, [r1, #4]
 80018ca:	e025      	b.n	8001918 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018cc:	4b66      	ldr	r3, [pc, #408]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a65      	ldr	r2, [pc, #404]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80018d2:	f043 0308 	orr.w	r3, r3, #8
 80018d6:	6013      	str	r3, [r2, #0]
 80018d8:	4b63      	ldr	r3, [pc, #396]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a1b      	ldr	r3, [r3, #32]
 80018e4:	4960      	ldr	r1, [pc, #384]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80018e6:	4313      	orrs	r3, r2
 80018e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018ea:	4b5f      	ldr	r3, [pc, #380]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	021b      	lsls	r3, r3, #8
 80018f8:	495b      	ldr	r1, [pc, #364]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d109      	bne.n	8001918 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6a1b      	ldr	r3, [r3, #32]
 8001908:	4618      	mov	r0, r3
 800190a:	f000 fd15 	bl	8002338 <RCC_SetFlashLatencyFromMSIRange>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e343      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001918:	f000 fc4a 	bl	80021b0 <HAL_RCC_GetSysClockFreq>
 800191c:	4602      	mov	r2, r0
 800191e:	4b52      	ldr	r3, [pc, #328]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	091b      	lsrs	r3, r3, #4
 8001924:	f003 030f 	and.w	r3, r3, #15
 8001928:	4950      	ldr	r1, [pc, #320]	; (8001a6c <HAL_RCC_OscConfig+0x274>)
 800192a:	5ccb      	ldrb	r3, [r1, r3]
 800192c:	f003 031f 	and.w	r3, r3, #31
 8001930:	fa22 f303 	lsr.w	r3, r2, r3
 8001934:	4a4e      	ldr	r2, [pc, #312]	; (8001a70 <HAL_RCC_OscConfig+0x278>)
 8001936:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001938:	4b4e      	ldr	r3, [pc, #312]	; (8001a74 <HAL_RCC_OscConfig+0x27c>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff fae3 	bl	8000f08 <HAL_InitTick>
 8001942:	4603      	mov	r3, r0
 8001944:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001946:	7bfb      	ldrb	r3, [r7, #15]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d052      	beq.n	80019f2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	e327      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d032      	beq.n	80019be <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001958:	4b43      	ldr	r3, [pc, #268]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a42      	ldr	r2, [pc, #264]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 800195e:	f043 0301 	orr.w	r3, r3, #1
 8001962:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001964:	f7ff fb20 	bl	8000fa8 <HAL_GetTick>
 8001968:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800196a:	e008      	b.n	800197e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800196c:	f7ff fb1c 	bl	8000fa8 <HAL_GetTick>
 8001970:	4602      	mov	r2, r0
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	2b02      	cmp	r3, #2
 8001978:	d901      	bls.n	800197e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e310      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800197e:	4b3a      	ldr	r3, [pc, #232]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	2b00      	cmp	r3, #0
 8001988:	d0f0      	beq.n	800196c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800198a:	4b37      	ldr	r3, [pc, #220]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a36      	ldr	r2, [pc, #216]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001990:	f043 0308 	orr.w	r3, r3, #8
 8001994:	6013      	str	r3, [r2, #0]
 8001996:	4b34      	ldr	r3, [pc, #208]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a1b      	ldr	r3, [r3, #32]
 80019a2:	4931      	ldr	r1, [pc, #196]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80019a4:	4313      	orrs	r3, r2
 80019a6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019a8:	4b2f      	ldr	r3, [pc, #188]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	69db      	ldr	r3, [r3, #28]
 80019b4:	021b      	lsls	r3, r3, #8
 80019b6:	492c      	ldr	r1, [pc, #176]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80019b8:	4313      	orrs	r3, r2
 80019ba:	604b      	str	r3, [r1, #4]
 80019bc:	e01a      	b.n	80019f4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80019be:	4b2a      	ldr	r3, [pc, #168]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a29      	ldr	r2, [pc, #164]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80019c4:	f023 0301 	bic.w	r3, r3, #1
 80019c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019ca:	f7ff faed 	bl	8000fa8 <HAL_GetTick>
 80019ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80019d0:	e008      	b.n	80019e4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019d2:	f7ff fae9 	bl	8000fa8 <HAL_GetTick>
 80019d6:	4602      	mov	r2, r0
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e2dd      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80019e4:	4b20      	ldr	r3, [pc, #128]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0302 	and.w	r3, r3, #2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d1f0      	bne.n	80019d2 <HAL_RCC_OscConfig+0x1da>
 80019f0:	e000      	b.n	80019f4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019f2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d074      	beq.n	8001aea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	2b08      	cmp	r3, #8
 8001a04:	d005      	beq.n	8001a12 <HAL_RCC_OscConfig+0x21a>
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	2b0c      	cmp	r3, #12
 8001a0a:	d10e      	bne.n	8001a2a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	2b03      	cmp	r3, #3
 8001a10:	d10b      	bne.n	8001a2a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a12:	4b15      	ldr	r3, [pc, #84]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d064      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x2f0>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d160      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e2ba      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a32:	d106      	bne.n	8001a42 <HAL_RCC_OscConfig+0x24a>
 8001a34:	4b0c      	ldr	r3, [pc, #48]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a0b      	ldr	r2, [pc, #44]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001a3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a3e:	6013      	str	r3, [r2, #0]
 8001a40:	e026      	b.n	8001a90 <HAL_RCC_OscConfig+0x298>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a4a:	d115      	bne.n	8001a78 <HAL_RCC_OscConfig+0x280>
 8001a4c:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a05      	ldr	r2, [pc, #20]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001a52:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a56:	6013      	str	r3, [r2, #0]
 8001a58:	4b03      	ldr	r3, [pc, #12]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a02      	ldr	r2, [pc, #8]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 8001a5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a62:	6013      	str	r3, [r2, #0]
 8001a64:	e014      	b.n	8001a90 <HAL_RCC_OscConfig+0x298>
 8001a66:	bf00      	nop
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	08005968 	.word	0x08005968
 8001a70:	2000004c 	.word	0x2000004c
 8001a74:	20000050 	.word	0x20000050
 8001a78:	4ba0      	ldr	r3, [pc, #640]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a9f      	ldr	r2, [pc, #636]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001a7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a82:	6013      	str	r3, [r2, #0]
 8001a84:	4b9d      	ldr	r3, [pc, #628]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a9c      	ldr	r2, [pc, #624]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001a8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d013      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a98:	f7ff fa86 	bl	8000fa8 <HAL_GetTick>
 8001a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a9e:	e008      	b.n	8001ab2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aa0:	f7ff fa82 	bl	8000fa8 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	2b64      	cmp	r3, #100	; 0x64
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e276      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ab2:	4b92      	ldr	r3, [pc, #584]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d0f0      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x2a8>
 8001abe:	e014      	b.n	8001aea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac0:	f7ff fa72 	bl	8000fa8 <HAL_GetTick>
 8001ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ac8:	f7ff fa6e 	bl	8000fa8 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b64      	cmp	r3, #100	; 0x64
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e262      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ada:	4b88      	ldr	r3, [pc, #544]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1f0      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x2d0>
 8001ae6:	e000      	b.n	8001aea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d060      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	2b04      	cmp	r3, #4
 8001afa:	d005      	beq.n	8001b08 <HAL_RCC_OscConfig+0x310>
 8001afc:	69bb      	ldr	r3, [r7, #24]
 8001afe:	2b0c      	cmp	r3, #12
 8001b00:	d119      	bne.n	8001b36 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d116      	bne.n	8001b36 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b08:	4b7c      	ldr	r3, [pc, #496]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d005      	beq.n	8001b20 <HAL_RCC_OscConfig+0x328>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d101      	bne.n	8001b20 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e23f      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b20:	4b76      	ldr	r3, [pc, #472]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	691b      	ldr	r3, [r3, #16]
 8001b2c:	061b      	lsls	r3, r3, #24
 8001b2e:	4973      	ldr	r1, [pc, #460]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001b30:	4313      	orrs	r3, r2
 8001b32:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b34:	e040      	b.n	8001bb8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d023      	beq.n	8001b86 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b3e:	4b6f      	ldr	r3, [pc, #444]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a6e      	ldr	r2, [pc, #440]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001b44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b4a:	f7ff fa2d 	bl	8000fa8 <HAL_GetTick>
 8001b4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b50:	e008      	b.n	8001b64 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b52:	f7ff fa29 	bl	8000fa8 <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e21d      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b64:	4b65      	ldr	r3, [pc, #404]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0f0      	beq.n	8001b52 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b70:	4b62      	ldr	r3, [pc, #392]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	691b      	ldr	r3, [r3, #16]
 8001b7c:	061b      	lsls	r3, r3, #24
 8001b7e:	495f      	ldr	r1, [pc, #380]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001b80:	4313      	orrs	r3, r2
 8001b82:	604b      	str	r3, [r1, #4]
 8001b84:	e018      	b.n	8001bb8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b86:	4b5d      	ldr	r3, [pc, #372]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a5c      	ldr	r2, [pc, #368]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001b8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b92:	f7ff fa09 	bl	8000fa8 <HAL_GetTick>
 8001b96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b98:	e008      	b.n	8001bac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b9a:	f7ff fa05 	bl	8000fa8 <HAL_GetTick>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	d901      	bls.n	8001bac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	e1f9      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bac:	4b53      	ldr	r3, [pc, #332]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d1f0      	bne.n	8001b9a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0308 	and.w	r3, r3, #8
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d03c      	beq.n	8001c3e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	695b      	ldr	r3, [r3, #20]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d01c      	beq.n	8001c06 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bcc:	4b4b      	ldr	r3, [pc, #300]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001bce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bd2:	4a4a      	ldr	r2, [pc, #296]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001bd4:	f043 0301 	orr.w	r3, r3, #1
 8001bd8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bdc:	f7ff f9e4 	bl	8000fa8 <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001be4:	f7ff f9e0 	bl	8000fa8 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e1d4      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bf6:	4b41      	ldr	r3, [pc, #260]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001bf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bfc:	f003 0302 	and.w	r3, r3, #2
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d0ef      	beq.n	8001be4 <HAL_RCC_OscConfig+0x3ec>
 8001c04:	e01b      	b.n	8001c3e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c06:	4b3d      	ldr	r3, [pc, #244]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001c08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c0c:	4a3b      	ldr	r2, [pc, #236]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001c0e:	f023 0301 	bic.w	r3, r3, #1
 8001c12:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c16:	f7ff f9c7 	bl	8000fa8 <HAL_GetTick>
 8001c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c1c:	e008      	b.n	8001c30 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c1e:	f7ff f9c3 	bl	8000fa8 <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d901      	bls.n	8001c30 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e1b7      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c30:	4b32      	ldr	r3, [pc, #200]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001c32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d1ef      	bne.n	8001c1e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0304 	and.w	r3, r3, #4
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	f000 80a6 	beq.w	8001d98 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001c50:	4b2a      	ldr	r3, [pc, #168]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001c52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d10d      	bne.n	8001c78 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c5c:	4b27      	ldr	r3, [pc, #156]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001c5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c60:	4a26      	ldr	r2, [pc, #152]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001c62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c66:	6593      	str	r3, [r2, #88]	; 0x58
 8001c68:	4b24      	ldr	r3, [pc, #144]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c74:	2301      	movs	r3, #1
 8001c76:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c78:	4b21      	ldr	r3, [pc, #132]	; (8001d00 <HAL_RCC_OscConfig+0x508>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d118      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c84:	4b1e      	ldr	r3, [pc, #120]	; (8001d00 <HAL_RCC_OscConfig+0x508>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a1d      	ldr	r2, [pc, #116]	; (8001d00 <HAL_RCC_OscConfig+0x508>)
 8001c8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c8e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c90:	f7ff f98a 	bl	8000fa8 <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c96:	e008      	b.n	8001caa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c98:	f7ff f986 	bl	8000fa8 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e17a      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001caa:	4b15      	ldr	r3, [pc, #84]	; (8001d00 <HAL_RCC_OscConfig+0x508>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d0f0      	beq.n	8001c98 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d108      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x4d8>
 8001cbe:	4b0f      	ldr	r3, [pc, #60]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cc4:	4a0d      	ldr	r2, [pc, #52]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001cc6:	f043 0301 	orr.w	r3, r3, #1
 8001cca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cce:	e029      	b.n	8001d24 <HAL_RCC_OscConfig+0x52c>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	2b05      	cmp	r3, #5
 8001cd6:	d115      	bne.n	8001d04 <HAL_RCC_OscConfig+0x50c>
 8001cd8:	4b08      	ldr	r3, [pc, #32]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cde:	4a07      	ldr	r2, [pc, #28]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001ce0:	f043 0304 	orr.w	r3, r3, #4
 8001ce4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ce8:	4b04      	ldr	r3, [pc, #16]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cee:	4a03      	ldr	r2, [pc, #12]	; (8001cfc <HAL_RCC_OscConfig+0x504>)
 8001cf0:	f043 0301 	orr.w	r3, r3, #1
 8001cf4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cf8:	e014      	b.n	8001d24 <HAL_RCC_OscConfig+0x52c>
 8001cfa:	bf00      	nop
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	40007000 	.word	0x40007000
 8001d04:	4b9c      	ldr	r3, [pc, #624]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d0a:	4a9b      	ldr	r2, [pc, #620]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001d0c:	f023 0301 	bic.w	r3, r3, #1
 8001d10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d14:	4b98      	ldr	r3, [pc, #608]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d1a:	4a97      	ldr	r2, [pc, #604]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001d1c:	f023 0304 	bic.w	r3, r3, #4
 8001d20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d016      	beq.n	8001d5a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d2c:	f7ff f93c 	bl	8000fa8 <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d32:	e00a      	b.n	8001d4a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d34:	f7ff f938 	bl	8000fa8 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e12a      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d4a:	4b8b      	ldr	r3, [pc, #556]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d50:	f003 0302 	and.w	r3, r3, #2
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d0ed      	beq.n	8001d34 <HAL_RCC_OscConfig+0x53c>
 8001d58:	e015      	b.n	8001d86 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d5a:	f7ff f925 	bl	8000fa8 <HAL_GetTick>
 8001d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d60:	e00a      	b.n	8001d78 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d62:	f7ff f921 	bl	8000fa8 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d901      	bls.n	8001d78 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e113      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d78:	4b7f      	ldr	r3, [pc, #508]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1ed      	bne.n	8001d62 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d86:	7ffb      	ldrb	r3, [r7, #31]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d105      	bne.n	8001d98 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d8c:	4b7a      	ldr	r3, [pc, #488]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001d8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d90:	4a79      	ldr	r2, [pc, #484]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001d92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d96:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	f000 80fe 	beq.w	8001f9e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	f040 80d0 	bne.w	8001f4c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001dac:	4b72      	ldr	r3, [pc, #456]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	f003 0203 	and.w	r2, r3, #3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d130      	bne.n	8001e22 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	3b01      	subs	r3, #1
 8001dcc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d127      	bne.n	8001e22 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ddc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d11f      	bne.n	8001e22 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001dec:	2a07      	cmp	r2, #7
 8001dee:	bf14      	ite	ne
 8001df0:	2201      	movne	r2, #1
 8001df2:	2200      	moveq	r2, #0
 8001df4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d113      	bne.n	8001e22 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e04:	085b      	lsrs	r3, r3, #1
 8001e06:	3b01      	subs	r3, #1
 8001e08:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d109      	bne.n	8001e22 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e18:	085b      	lsrs	r3, r3, #1
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d06e      	beq.n	8001f00 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	2b0c      	cmp	r3, #12
 8001e26:	d069      	beq.n	8001efc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001e28:	4b53      	ldr	r3, [pc, #332]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d105      	bne.n	8001e40 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001e34:	4b50      	ldr	r3, [pc, #320]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e0ad      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001e44:	4b4c      	ldr	r3, [pc, #304]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a4b      	ldr	r2, [pc, #300]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001e4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e4e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001e50:	f7ff f8aa 	bl	8000fa8 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e58:	f7ff f8a6 	bl	8000fa8 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e09a      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e6a:	4b43      	ldr	r3, [pc, #268]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1f0      	bne.n	8001e58 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e76:	4b40      	ldr	r3, [pc, #256]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001e78:	68da      	ldr	r2, [r3, #12]
 8001e7a:	4b40      	ldr	r3, [pc, #256]	; (8001f7c <HAL_RCC_OscConfig+0x784>)
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e86:	3a01      	subs	r2, #1
 8001e88:	0112      	lsls	r2, r2, #4
 8001e8a:	4311      	orrs	r1, r2
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001e90:	0212      	lsls	r2, r2, #8
 8001e92:	4311      	orrs	r1, r2
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001e98:	0852      	lsrs	r2, r2, #1
 8001e9a:	3a01      	subs	r2, #1
 8001e9c:	0552      	lsls	r2, r2, #21
 8001e9e:	4311      	orrs	r1, r2
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001ea4:	0852      	lsrs	r2, r2, #1
 8001ea6:	3a01      	subs	r2, #1
 8001ea8:	0652      	lsls	r2, r2, #25
 8001eaa:	4311      	orrs	r1, r2
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001eb0:	0912      	lsrs	r2, r2, #4
 8001eb2:	0452      	lsls	r2, r2, #17
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	4930      	ldr	r1, [pc, #192]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001ebc:	4b2e      	ldr	r3, [pc, #184]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a2d      	ldr	r2, [pc, #180]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001ec2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ec6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ec8:	4b2b      	ldr	r3, [pc, #172]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	4a2a      	ldr	r2, [pc, #168]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001ece:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ed2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ed4:	f7ff f868 	bl	8000fa8 <HAL_GetTick>
 8001ed8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001eda:	e008      	b.n	8001eee <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001edc:	f7ff f864 	bl	8000fa8 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e058      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001eee:	4b22      	ldr	r3, [pc, #136]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0f0      	beq.n	8001edc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001efa:	e050      	b.n	8001f9e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e04f      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f00:	4b1d      	ldr	r3, [pc, #116]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d148      	bne.n	8001f9e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001f0c:	4b1a      	ldr	r3, [pc, #104]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a19      	ldr	r2, [pc, #100]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001f12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f16:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f18:	4b17      	ldr	r3, [pc, #92]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	4a16      	ldr	r2, [pc, #88]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001f1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f22:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001f24:	f7ff f840 	bl	8000fa8 <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f2a:	e008      	b.n	8001f3e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f2c:	f7ff f83c 	bl	8000fa8 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e030      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f3e:	4b0e      	ldr	r3, [pc, #56]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d0f0      	beq.n	8001f2c <HAL_RCC_OscConfig+0x734>
 8001f4a:	e028      	b.n	8001f9e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	2b0c      	cmp	r3, #12
 8001f50:	d023      	beq.n	8001f9a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f52:	4b09      	ldr	r3, [pc, #36]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a08      	ldr	r2, [pc, #32]	; (8001f78 <HAL_RCC_OscConfig+0x780>)
 8001f58:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f5e:	f7ff f823 	bl	8000fa8 <HAL_GetTick>
 8001f62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f64:	e00c      	b.n	8001f80 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f66:	f7ff f81f 	bl	8000fa8 <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d905      	bls.n	8001f80 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e013      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f80:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <HAL_RCC_OscConfig+0x7b0>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d1ec      	bne.n	8001f66 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001f8c:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <HAL_RCC_OscConfig+0x7b0>)
 8001f8e:	68da      	ldr	r2, [r3, #12]
 8001f90:	4905      	ldr	r1, [pc, #20]	; (8001fa8 <HAL_RCC_OscConfig+0x7b0>)
 8001f92:	4b06      	ldr	r3, [pc, #24]	; (8001fac <HAL_RCC_OscConfig+0x7b4>)
 8001f94:	4013      	ands	r3, r2
 8001f96:	60cb      	str	r3, [r1, #12]
 8001f98:	e001      	b.n	8001f9e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e000      	b.n	8001fa0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3720      	adds	r7, #32
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	feeefffc 	.word	0xfeeefffc

08001fb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d101      	bne.n	8001fc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e0e7      	b.n	8002194 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fc4:	4b75      	ldr	r3, [pc, #468]	; (800219c <HAL_RCC_ClockConfig+0x1ec>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0307 	and.w	r3, r3, #7
 8001fcc:	683a      	ldr	r2, [r7, #0]
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d910      	bls.n	8001ff4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fd2:	4b72      	ldr	r3, [pc, #456]	; (800219c <HAL_RCC_ClockConfig+0x1ec>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f023 0207 	bic.w	r2, r3, #7
 8001fda:	4970      	ldr	r1, [pc, #448]	; (800219c <HAL_RCC_ClockConfig+0x1ec>)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fe2:	4b6e      	ldr	r3, [pc, #440]	; (800219c <HAL_RCC_ClockConfig+0x1ec>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0307 	and.w	r3, r3, #7
 8001fea:	683a      	ldr	r2, [r7, #0]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d001      	beq.n	8001ff4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e0cf      	b.n	8002194 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0302 	and.w	r3, r3, #2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d010      	beq.n	8002022 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	4b66      	ldr	r3, [pc, #408]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800200c:	429a      	cmp	r2, r3
 800200e:	d908      	bls.n	8002022 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002010:	4b63      	ldr	r3, [pc, #396]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	4960      	ldr	r1, [pc, #384]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 800201e:	4313      	orrs	r3, r2
 8002020:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b00      	cmp	r3, #0
 800202c:	d04c      	beq.n	80020c8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	2b03      	cmp	r3, #3
 8002034:	d107      	bne.n	8002046 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002036:	4b5a      	ldr	r3, [pc, #360]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d121      	bne.n	8002086 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e0a6      	b.n	8002194 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d107      	bne.n	800205e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800204e:	4b54      	ldr	r3, [pc, #336]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d115      	bne.n	8002086 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e09a      	b.n	8002194 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d107      	bne.n	8002076 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002066:	4b4e      	ldr	r3, [pc, #312]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d109      	bne.n	8002086 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e08e      	b.n	8002194 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002076:	4b4a      	ldr	r3, [pc, #296]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800207e:	2b00      	cmp	r3, #0
 8002080:	d101      	bne.n	8002086 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e086      	b.n	8002194 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002086:	4b46      	ldr	r3, [pc, #280]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	f023 0203 	bic.w	r2, r3, #3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	4943      	ldr	r1, [pc, #268]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002094:	4313      	orrs	r3, r2
 8002096:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002098:	f7fe ff86 	bl	8000fa8 <HAL_GetTick>
 800209c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800209e:	e00a      	b.n	80020b6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020a0:	f7fe ff82 	bl	8000fa8 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d901      	bls.n	80020b6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e06e      	b.n	8002194 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020b6:	4b3a      	ldr	r3, [pc, #232]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f003 020c 	and.w	r2, r3, #12
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d1eb      	bne.n	80020a0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0302 	and.w	r3, r3, #2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d010      	beq.n	80020f6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689a      	ldr	r2, [r3, #8]
 80020d8:	4b31      	ldr	r3, [pc, #196]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d208      	bcs.n	80020f6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020e4:	4b2e      	ldr	r3, [pc, #184]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	492b      	ldr	r1, [pc, #172]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 80020f2:	4313      	orrs	r3, r2
 80020f4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020f6:	4b29      	ldr	r3, [pc, #164]	; (800219c <HAL_RCC_ClockConfig+0x1ec>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0307 	and.w	r3, r3, #7
 80020fe:	683a      	ldr	r2, [r7, #0]
 8002100:	429a      	cmp	r2, r3
 8002102:	d210      	bcs.n	8002126 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002104:	4b25      	ldr	r3, [pc, #148]	; (800219c <HAL_RCC_ClockConfig+0x1ec>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f023 0207 	bic.w	r2, r3, #7
 800210c:	4923      	ldr	r1, [pc, #140]	; (800219c <HAL_RCC_ClockConfig+0x1ec>)
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	4313      	orrs	r3, r2
 8002112:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002114:	4b21      	ldr	r3, [pc, #132]	; (800219c <HAL_RCC_ClockConfig+0x1ec>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	429a      	cmp	r2, r3
 8002120:	d001      	beq.n	8002126 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e036      	b.n	8002194 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0304 	and.w	r3, r3, #4
 800212e:	2b00      	cmp	r3, #0
 8002130:	d008      	beq.n	8002144 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002132:	4b1b      	ldr	r3, [pc, #108]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	4918      	ldr	r1, [pc, #96]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002140:	4313      	orrs	r3, r2
 8002142:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0308 	and.w	r3, r3, #8
 800214c:	2b00      	cmp	r3, #0
 800214e:	d009      	beq.n	8002164 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002150:	4b13      	ldr	r3, [pc, #76]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	00db      	lsls	r3, r3, #3
 800215e:	4910      	ldr	r1, [pc, #64]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002160:	4313      	orrs	r3, r2
 8002162:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002164:	f000 f824 	bl	80021b0 <HAL_RCC_GetSysClockFreq>
 8002168:	4602      	mov	r2, r0
 800216a:	4b0d      	ldr	r3, [pc, #52]	; (80021a0 <HAL_RCC_ClockConfig+0x1f0>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	091b      	lsrs	r3, r3, #4
 8002170:	f003 030f 	and.w	r3, r3, #15
 8002174:	490b      	ldr	r1, [pc, #44]	; (80021a4 <HAL_RCC_ClockConfig+0x1f4>)
 8002176:	5ccb      	ldrb	r3, [r1, r3]
 8002178:	f003 031f 	and.w	r3, r3, #31
 800217c:	fa22 f303 	lsr.w	r3, r2, r3
 8002180:	4a09      	ldr	r2, [pc, #36]	; (80021a8 <HAL_RCC_ClockConfig+0x1f8>)
 8002182:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002184:	4b09      	ldr	r3, [pc, #36]	; (80021ac <HAL_RCC_ClockConfig+0x1fc>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f7fe febd 	bl	8000f08 <HAL_InitTick>
 800218e:	4603      	mov	r3, r0
 8002190:	72fb      	strb	r3, [r7, #11]

  return status;
 8002192:	7afb      	ldrb	r3, [r7, #11]
}
 8002194:	4618      	mov	r0, r3
 8002196:	3710      	adds	r7, #16
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	40022000 	.word	0x40022000
 80021a0:	40021000 	.word	0x40021000
 80021a4:	08005968 	.word	0x08005968
 80021a8:	2000004c 	.word	0x2000004c
 80021ac:	20000050 	.word	0x20000050

080021b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b089      	sub	sp, #36	; 0x24
 80021b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80021b6:	2300      	movs	r3, #0
 80021b8:	61fb      	str	r3, [r7, #28]
 80021ba:	2300      	movs	r3, #0
 80021bc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021be:	4b3e      	ldr	r3, [pc, #248]	; (80022b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f003 030c 	and.w	r3, r3, #12
 80021c6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021c8:	4b3b      	ldr	r3, [pc, #236]	; (80022b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	f003 0303 	and.w	r3, r3, #3
 80021d0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d005      	beq.n	80021e4 <HAL_RCC_GetSysClockFreq+0x34>
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	2b0c      	cmp	r3, #12
 80021dc:	d121      	bne.n	8002222 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d11e      	bne.n	8002222 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80021e4:	4b34      	ldr	r3, [pc, #208]	; (80022b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0308 	and.w	r3, r3, #8
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d107      	bne.n	8002200 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80021f0:	4b31      	ldr	r3, [pc, #196]	; (80022b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80021f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021f6:	0a1b      	lsrs	r3, r3, #8
 80021f8:	f003 030f 	and.w	r3, r3, #15
 80021fc:	61fb      	str	r3, [r7, #28]
 80021fe:	e005      	b.n	800220c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002200:	4b2d      	ldr	r3, [pc, #180]	; (80022b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	091b      	lsrs	r3, r3, #4
 8002206:	f003 030f 	and.w	r3, r3, #15
 800220a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800220c:	4a2b      	ldr	r2, [pc, #172]	; (80022bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002214:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d10d      	bne.n	8002238 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002220:	e00a      	b.n	8002238 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	2b04      	cmp	r3, #4
 8002226:	d102      	bne.n	800222e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002228:	4b25      	ldr	r3, [pc, #148]	; (80022c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800222a:	61bb      	str	r3, [r7, #24]
 800222c:	e004      	b.n	8002238 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	2b08      	cmp	r3, #8
 8002232:	d101      	bne.n	8002238 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002234:	4b23      	ldr	r3, [pc, #140]	; (80022c4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002236:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	2b0c      	cmp	r3, #12
 800223c:	d134      	bne.n	80022a8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800223e:	4b1e      	ldr	r3, [pc, #120]	; (80022b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	f003 0303 	and.w	r3, r3, #3
 8002246:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	2b02      	cmp	r3, #2
 800224c:	d003      	beq.n	8002256 <HAL_RCC_GetSysClockFreq+0xa6>
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	2b03      	cmp	r3, #3
 8002252:	d003      	beq.n	800225c <HAL_RCC_GetSysClockFreq+0xac>
 8002254:	e005      	b.n	8002262 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002256:	4b1a      	ldr	r3, [pc, #104]	; (80022c0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002258:	617b      	str	r3, [r7, #20]
      break;
 800225a:	e005      	b.n	8002268 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800225c:	4b19      	ldr	r3, [pc, #100]	; (80022c4 <HAL_RCC_GetSysClockFreq+0x114>)
 800225e:	617b      	str	r3, [r7, #20]
      break;
 8002260:	e002      	b.n	8002268 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	617b      	str	r3, [r7, #20]
      break;
 8002266:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002268:	4b13      	ldr	r3, [pc, #76]	; (80022b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	091b      	lsrs	r3, r3, #4
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	3301      	adds	r3, #1
 8002274:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002276:	4b10      	ldr	r3, [pc, #64]	; (80022b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	0a1b      	lsrs	r3, r3, #8
 800227c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002280:	697a      	ldr	r2, [r7, #20]
 8002282:	fb03 f202 	mul.w	r2, r3, r2
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	fbb2 f3f3 	udiv	r3, r2, r3
 800228c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800228e:	4b0a      	ldr	r3, [pc, #40]	; (80022b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	0e5b      	lsrs	r3, r3, #25
 8002294:	f003 0303 	and.w	r3, r3, #3
 8002298:	3301      	adds	r3, #1
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800229e:	697a      	ldr	r2, [r7, #20]
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022a6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80022a8:	69bb      	ldr	r3, [r7, #24]
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3724      	adds	r7, #36	; 0x24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	40021000 	.word	0x40021000
 80022bc:	08005980 	.word	0x08005980
 80022c0:	00f42400 	.word	0x00f42400
 80022c4:	007a1200 	.word	0x007a1200

080022c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022cc:	4b03      	ldr	r3, [pc, #12]	; (80022dc <HAL_RCC_GetHCLKFreq+0x14>)
 80022ce:	681b      	ldr	r3, [r3, #0]
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	2000004c 	.word	0x2000004c

080022e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80022e4:	f7ff fff0 	bl	80022c8 <HAL_RCC_GetHCLKFreq>
 80022e8:	4602      	mov	r2, r0
 80022ea:	4b06      	ldr	r3, [pc, #24]	; (8002304 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	0a1b      	lsrs	r3, r3, #8
 80022f0:	f003 0307 	and.w	r3, r3, #7
 80022f4:	4904      	ldr	r1, [pc, #16]	; (8002308 <HAL_RCC_GetPCLK1Freq+0x28>)
 80022f6:	5ccb      	ldrb	r3, [r1, r3]
 80022f8:	f003 031f 	and.w	r3, r3, #31
 80022fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002300:	4618      	mov	r0, r3
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40021000 	.word	0x40021000
 8002308:	08005978 	.word	0x08005978

0800230c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002310:	f7ff ffda 	bl	80022c8 <HAL_RCC_GetHCLKFreq>
 8002314:	4602      	mov	r2, r0
 8002316:	4b06      	ldr	r3, [pc, #24]	; (8002330 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	0adb      	lsrs	r3, r3, #11
 800231c:	f003 0307 	and.w	r3, r3, #7
 8002320:	4904      	ldr	r1, [pc, #16]	; (8002334 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002322:	5ccb      	ldrb	r3, [r1, r3]
 8002324:	f003 031f 	and.w	r3, r3, #31
 8002328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800232c:	4618      	mov	r0, r3
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40021000 	.word	0x40021000
 8002334:	08005978 	.word	0x08005978

08002338 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002340:	2300      	movs	r3, #0
 8002342:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002344:	4b2a      	ldr	r3, [pc, #168]	; (80023f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002348:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d003      	beq.n	8002358 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002350:	f7ff f9ee 	bl	8001730 <HAL_PWREx_GetVoltageRange>
 8002354:	6178      	str	r0, [r7, #20]
 8002356:	e014      	b.n	8002382 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002358:	4b25      	ldr	r3, [pc, #148]	; (80023f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800235a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800235c:	4a24      	ldr	r2, [pc, #144]	; (80023f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800235e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002362:	6593      	str	r3, [r2, #88]	; 0x58
 8002364:	4b22      	ldr	r3, [pc, #136]	; (80023f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002366:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002368:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800236c:	60fb      	str	r3, [r7, #12]
 800236e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002370:	f7ff f9de 	bl	8001730 <HAL_PWREx_GetVoltageRange>
 8002374:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002376:	4b1e      	ldr	r3, [pc, #120]	; (80023f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800237a:	4a1d      	ldr	r2, [pc, #116]	; (80023f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800237c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002380:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002388:	d10b      	bne.n	80023a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2b80      	cmp	r3, #128	; 0x80
 800238e:	d919      	bls.n	80023c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2ba0      	cmp	r3, #160	; 0xa0
 8002394:	d902      	bls.n	800239c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002396:	2302      	movs	r3, #2
 8002398:	613b      	str	r3, [r7, #16]
 800239a:	e013      	b.n	80023c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800239c:	2301      	movs	r3, #1
 800239e:	613b      	str	r3, [r7, #16]
 80023a0:	e010      	b.n	80023c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2b80      	cmp	r3, #128	; 0x80
 80023a6:	d902      	bls.n	80023ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80023a8:	2303      	movs	r3, #3
 80023aa:	613b      	str	r3, [r7, #16]
 80023ac:	e00a      	b.n	80023c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2b80      	cmp	r3, #128	; 0x80
 80023b2:	d102      	bne.n	80023ba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023b4:	2302      	movs	r3, #2
 80023b6:	613b      	str	r3, [r7, #16]
 80023b8:	e004      	b.n	80023c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2b70      	cmp	r3, #112	; 0x70
 80023be:	d101      	bne.n	80023c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023c0:	2301      	movs	r3, #1
 80023c2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80023c4:	4b0b      	ldr	r3, [pc, #44]	; (80023f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f023 0207 	bic.w	r2, r3, #7
 80023cc:	4909      	ldr	r1, [pc, #36]	; (80023f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80023d4:	4b07      	ldr	r3, [pc, #28]	; (80023f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0307 	and.w	r3, r3, #7
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d001      	beq.n	80023e6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e000      	b.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3718      	adds	r7, #24
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40021000 	.word	0x40021000
 80023f4:	40022000 	.word	0x40022000

080023f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002400:	2300      	movs	r3, #0
 8002402:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002404:	2300      	movs	r3, #0
 8002406:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002410:	2b00      	cmp	r3, #0
 8002412:	d041      	beq.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002418:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800241c:	d02a      	beq.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800241e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002422:	d824      	bhi.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002424:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002428:	d008      	beq.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800242a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800242e:	d81e      	bhi.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002430:	2b00      	cmp	r3, #0
 8002432:	d00a      	beq.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002434:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002438:	d010      	beq.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800243a:	e018      	b.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800243c:	4b86      	ldr	r3, [pc, #536]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	4a85      	ldr	r2, [pc, #532]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002442:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002446:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002448:	e015      	b.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3304      	adds	r3, #4
 800244e:	2100      	movs	r1, #0
 8002450:	4618      	mov	r0, r3
 8002452:	f000 facb 	bl	80029ec <RCCEx_PLLSAI1_Config>
 8002456:	4603      	mov	r3, r0
 8002458:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800245a:	e00c      	b.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	3320      	adds	r3, #32
 8002460:	2100      	movs	r1, #0
 8002462:	4618      	mov	r0, r3
 8002464:	f000 fbb6 	bl	8002bd4 <RCCEx_PLLSAI2_Config>
 8002468:	4603      	mov	r3, r0
 800246a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800246c:	e003      	b.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	74fb      	strb	r3, [r7, #19]
      break;
 8002472:	e000      	b.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002474:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002476:	7cfb      	ldrb	r3, [r7, #19]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d10b      	bne.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800247c:	4b76      	ldr	r3, [pc, #472]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800247e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002482:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800248a:	4973      	ldr	r1, [pc, #460]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800248c:	4313      	orrs	r3, r2
 800248e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002492:	e001      	b.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002494:	7cfb      	ldrb	r3, [r7, #19]
 8002496:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d041      	beq.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80024a8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80024ac:	d02a      	beq.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80024ae:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80024b2:	d824      	bhi.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x106>
 80024b4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80024b8:	d008      	beq.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80024ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80024be:	d81e      	bhi.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x106>
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d00a      	beq.n	80024da <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80024c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024c8:	d010      	beq.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80024ca:	e018      	b.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80024cc:	4b62      	ldr	r3, [pc, #392]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	4a61      	ldr	r2, [pc, #388]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024d6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024d8:	e015      	b.n	8002506 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	3304      	adds	r3, #4
 80024de:	2100      	movs	r1, #0
 80024e0:	4618      	mov	r0, r3
 80024e2:	f000 fa83 	bl	80029ec <RCCEx_PLLSAI1_Config>
 80024e6:	4603      	mov	r3, r0
 80024e8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024ea:	e00c      	b.n	8002506 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	3320      	adds	r3, #32
 80024f0:	2100      	movs	r1, #0
 80024f2:	4618      	mov	r0, r3
 80024f4:	f000 fb6e 	bl	8002bd4 <RCCEx_PLLSAI2_Config>
 80024f8:	4603      	mov	r3, r0
 80024fa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024fc:	e003      	b.n	8002506 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	74fb      	strb	r3, [r7, #19]
      break;
 8002502:	e000      	b.n	8002506 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002504:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002506:	7cfb      	ldrb	r3, [r7, #19]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d10b      	bne.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800250c:	4b52      	ldr	r3, [pc, #328]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800250e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002512:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800251a:	494f      	ldr	r1, [pc, #316]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800251c:	4313      	orrs	r3, r2
 800251e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002522:	e001      	b.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002524:	7cfb      	ldrb	r3, [r7, #19]
 8002526:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002530:	2b00      	cmp	r3, #0
 8002532:	f000 80a0 	beq.w	8002676 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002536:	2300      	movs	r3, #0
 8002538:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800253a:	4b47      	ldr	r3, [pc, #284]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800253c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800253e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002546:	2301      	movs	r3, #1
 8002548:	e000      	b.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800254a:	2300      	movs	r3, #0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d00d      	beq.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002550:	4b41      	ldr	r3, [pc, #260]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002554:	4a40      	ldr	r2, [pc, #256]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002556:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800255a:	6593      	str	r3, [r2, #88]	; 0x58
 800255c:	4b3e      	ldr	r3, [pc, #248]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800255e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002564:	60bb      	str	r3, [r7, #8]
 8002566:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002568:	2301      	movs	r3, #1
 800256a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800256c:	4b3b      	ldr	r3, [pc, #236]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a3a      	ldr	r2, [pc, #232]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002572:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002576:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002578:	f7fe fd16 	bl	8000fa8 <HAL_GetTick>
 800257c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800257e:	e009      	b.n	8002594 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002580:	f7fe fd12 	bl	8000fa8 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b02      	cmp	r3, #2
 800258c:	d902      	bls.n	8002594 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	74fb      	strb	r3, [r7, #19]
        break;
 8002592:	e005      	b.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002594:	4b31      	ldr	r3, [pc, #196]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800259c:	2b00      	cmp	r3, #0
 800259e:	d0ef      	beq.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80025a0:	7cfb      	ldrb	r3, [r7, #19]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d15c      	bne.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80025a6:	4b2c      	ldr	r3, [pc, #176]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025b0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d01f      	beq.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d019      	beq.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80025c4:	4b24      	ldr	r3, [pc, #144]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025ce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80025d0:	4b21      	ldr	r3, [pc, #132]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d6:	4a20      	ldr	r2, [pc, #128]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80025e0:	4b1d      	ldr	r3, [pc, #116]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025e6:	4a1c      	ldr	r2, [pc, #112]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80025f0:	4a19      	ldr	r2, [pc, #100]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d016      	beq.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002602:	f7fe fcd1 	bl	8000fa8 <HAL_GetTick>
 8002606:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002608:	e00b      	b.n	8002622 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800260a:	f7fe fccd 	bl	8000fa8 <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	f241 3288 	movw	r2, #5000	; 0x1388
 8002618:	4293      	cmp	r3, r2
 800261a:	d902      	bls.n	8002622 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	74fb      	strb	r3, [r7, #19]
            break;
 8002620:	e006      	b.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002622:	4b0d      	ldr	r3, [pc, #52]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002624:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002628:	f003 0302 	and.w	r3, r3, #2
 800262c:	2b00      	cmp	r3, #0
 800262e:	d0ec      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002630:	7cfb      	ldrb	r3, [r7, #19]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d10c      	bne.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002636:	4b08      	ldr	r3, [pc, #32]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800263c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002646:	4904      	ldr	r1, [pc, #16]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002648:	4313      	orrs	r3, r2
 800264a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800264e:	e009      	b.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002650:	7cfb      	ldrb	r3, [r7, #19]
 8002652:	74bb      	strb	r3, [r7, #18]
 8002654:	e006      	b.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002656:	bf00      	nop
 8002658:	40021000 	.word	0x40021000
 800265c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002660:	7cfb      	ldrb	r3, [r7, #19]
 8002662:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002664:	7c7b      	ldrb	r3, [r7, #17]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d105      	bne.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800266a:	4b9e      	ldr	r3, [pc, #632]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800266c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800266e:	4a9d      	ldr	r2, [pc, #628]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002670:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002674:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	2b00      	cmp	r3, #0
 8002680:	d00a      	beq.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002682:	4b98      	ldr	r3, [pc, #608]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002688:	f023 0203 	bic.w	r2, r3, #3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002690:	4994      	ldr	r1, [pc, #592]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002692:	4313      	orrs	r3, r2
 8002694:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d00a      	beq.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026a4:	4b8f      	ldr	r3, [pc, #572]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026aa:	f023 020c 	bic.w	r2, r3, #12
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026b2:	498c      	ldr	r1, [pc, #560]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0304 	and.w	r3, r3, #4
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d00a      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80026c6:	4b87      	ldr	r3, [pc, #540]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026cc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d4:	4983      	ldr	r1, [pc, #524]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026d6:	4313      	orrs	r3, r2
 80026d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0308 	and.w	r3, r3, #8
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d00a      	beq.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80026e8:	4b7e      	ldr	r3, [pc, #504]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f6:	497b      	ldr	r1, [pc, #492]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0310 	and.w	r3, r3, #16
 8002706:	2b00      	cmp	r3, #0
 8002708:	d00a      	beq.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800270a:	4b76      	ldr	r3, [pc, #472]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800270c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002710:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002718:	4972      	ldr	r1, [pc, #456]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800271a:	4313      	orrs	r3, r2
 800271c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0320 	and.w	r3, r3, #32
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00a      	beq.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800272c:	4b6d      	ldr	r3, [pc, #436]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800272e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002732:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800273a:	496a      	ldr	r1, [pc, #424]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800273c:	4313      	orrs	r3, r2
 800273e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800274a:	2b00      	cmp	r3, #0
 800274c:	d00a      	beq.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800274e:	4b65      	ldr	r3, [pc, #404]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002750:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002754:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800275c:	4961      	ldr	r1, [pc, #388]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800275e:	4313      	orrs	r3, r2
 8002760:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800276c:	2b00      	cmp	r3, #0
 800276e:	d00a      	beq.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002770:	4b5c      	ldr	r3, [pc, #368]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002776:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800277e:	4959      	ldr	r1, [pc, #356]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002780:	4313      	orrs	r3, r2
 8002782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00a      	beq.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002792:	4b54      	ldr	r3, [pc, #336]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002794:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002798:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027a0:	4950      	ldr	r1, [pc, #320]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027a2:	4313      	orrs	r3, r2
 80027a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d00a      	beq.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80027b4:	4b4b      	ldr	r3, [pc, #300]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c2:	4948      	ldr	r1, [pc, #288]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00a      	beq.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80027d6:	4b43      	ldr	r3, [pc, #268]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e4:	493f      	ldr	r1, [pc, #252]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027e6:	4313      	orrs	r3, r2
 80027e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d028      	beq.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80027f8:	4b3a      	ldr	r3, [pc, #232]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002806:	4937      	ldr	r1, [pc, #220]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002808:	4313      	orrs	r3, r2
 800280a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002812:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002816:	d106      	bne.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002818:	4b32      	ldr	r3, [pc, #200]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	4a31      	ldr	r2, [pc, #196]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800281e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002822:	60d3      	str	r3, [r2, #12]
 8002824:	e011      	b.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800282a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800282e:	d10c      	bne.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3304      	adds	r3, #4
 8002834:	2101      	movs	r1, #1
 8002836:	4618      	mov	r0, r3
 8002838:	f000 f8d8 	bl	80029ec <RCCEx_PLLSAI1_Config>
 800283c:	4603      	mov	r3, r0
 800283e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002840:	7cfb      	ldrb	r3, [r7, #19]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002846:	7cfb      	ldrb	r3, [r7, #19]
 8002848:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d028      	beq.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002856:	4b23      	ldr	r3, [pc, #140]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002858:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800285c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002864:	491f      	ldr	r1, [pc, #124]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002866:	4313      	orrs	r3, r2
 8002868:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002870:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002874:	d106      	bne.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002876:	4b1b      	ldr	r3, [pc, #108]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	4a1a      	ldr	r2, [pc, #104]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800287c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002880:	60d3      	str	r3, [r2, #12]
 8002882:	e011      	b.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002888:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800288c:	d10c      	bne.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	3304      	adds	r3, #4
 8002892:	2101      	movs	r1, #1
 8002894:	4618      	mov	r0, r3
 8002896:	f000 f8a9 	bl	80029ec <RCCEx_PLLSAI1_Config>
 800289a:	4603      	mov	r3, r0
 800289c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800289e:	7cfb      	ldrb	r3, [r7, #19]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80028a4:	7cfb      	ldrb	r3, [r7, #19]
 80028a6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d02b      	beq.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80028b4:	4b0b      	ldr	r3, [pc, #44]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028c2:	4908      	ldr	r1, [pc, #32]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c4:	4313      	orrs	r3, r2
 80028c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028d2:	d109      	bne.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028d4:	4b03      	ldr	r3, [pc, #12]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	4a02      	ldr	r2, [pc, #8]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028de:	60d3      	str	r3, [r2, #12]
 80028e0:	e014      	b.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80028e2:	bf00      	nop
 80028e4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028ec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028f0:	d10c      	bne.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	3304      	adds	r3, #4
 80028f6:	2101      	movs	r1, #1
 80028f8:	4618      	mov	r0, r3
 80028fa:	f000 f877 	bl	80029ec <RCCEx_PLLSAI1_Config>
 80028fe:	4603      	mov	r3, r0
 8002900:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002902:	7cfb      	ldrb	r3, [r7, #19]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002908:	7cfb      	ldrb	r3, [r7, #19]
 800290a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d02f      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002918:	4b2b      	ldr	r3, [pc, #172]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800291a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800291e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002926:	4928      	ldr	r1, [pc, #160]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002928:	4313      	orrs	r3, r2
 800292a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002932:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002936:	d10d      	bne.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	3304      	adds	r3, #4
 800293c:	2102      	movs	r1, #2
 800293e:	4618      	mov	r0, r3
 8002940:	f000 f854 	bl	80029ec <RCCEx_PLLSAI1_Config>
 8002944:	4603      	mov	r3, r0
 8002946:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002948:	7cfb      	ldrb	r3, [r7, #19]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d014      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800294e:	7cfb      	ldrb	r3, [r7, #19]
 8002950:	74bb      	strb	r3, [r7, #18]
 8002952:	e011      	b.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002958:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800295c:	d10c      	bne.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	3320      	adds	r3, #32
 8002962:	2102      	movs	r1, #2
 8002964:	4618      	mov	r0, r3
 8002966:	f000 f935 	bl	8002bd4 <RCCEx_PLLSAI2_Config>
 800296a:	4603      	mov	r3, r0
 800296c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800296e:	7cfb      	ldrb	r3, [r7, #19]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002974:	7cfb      	ldrb	r3, [r7, #19]
 8002976:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d00a      	beq.n	800299a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002984:	4b10      	ldr	r3, [pc, #64]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002992:	490d      	ldr	r1, [pc, #52]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002994:	4313      	orrs	r3, r2
 8002996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00b      	beq.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80029a6:	4b08      	ldr	r3, [pc, #32]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ac:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80029b6:	4904      	ldr	r1, [pc, #16]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80029be:	7cbb      	ldrb	r3, [r7, #18]
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3718      	adds	r7, #24
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40021000 	.word	0x40021000

080029cc <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80029d0:	4b05      	ldr	r3, [pc, #20]	; (80029e8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a04      	ldr	r2, [pc, #16]	; (80029e8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80029d6:	f043 0304 	orr.w	r3, r3, #4
 80029da:	6013      	str	r3, [r2, #0]
}
 80029dc:	bf00      	nop
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	40021000 	.word	0x40021000

080029ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80029f6:	2300      	movs	r3, #0
 80029f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80029fa:	4b75      	ldr	r3, [pc, #468]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	f003 0303 	and.w	r3, r3, #3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d018      	beq.n	8002a38 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002a06:	4b72      	ldr	r3, [pc, #456]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	f003 0203 	and.w	r2, r3, #3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d10d      	bne.n	8002a32 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
       ||
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d009      	beq.n	8002a32 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002a1e:	4b6c      	ldr	r3, [pc, #432]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	091b      	lsrs	r3, r3, #4
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	1c5a      	adds	r2, r3, #1
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
       ||
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d047      	beq.n	8002ac2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	73fb      	strb	r3, [r7, #15]
 8002a36:	e044      	b.n	8002ac2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2b03      	cmp	r3, #3
 8002a3e:	d018      	beq.n	8002a72 <RCCEx_PLLSAI1_Config+0x86>
 8002a40:	2b03      	cmp	r3, #3
 8002a42:	d825      	bhi.n	8002a90 <RCCEx_PLLSAI1_Config+0xa4>
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d002      	beq.n	8002a4e <RCCEx_PLLSAI1_Config+0x62>
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d009      	beq.n	8002a60 <RCCEx_PLLSAI1_Config+0x74>
 8002a4c:	e020      	b.n	8002a90 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a4e:	4b60      	ldr	r3, [pc, #384]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d11d      	bne.n	8002a96 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a5e:	e01a      	b.n	8002a96 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a60:	4b5b      	ldr	r3, [pc, #364]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d116      	bne.n	8002a9a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a70:	e013      	b.n	8002a9a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a72:	4b57      	ldr	r3, [pc, #348]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10f      	bne.n	8002a9e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a7e:	4b54      	ldr	r3, [pc, #336]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d109      	bne.n	8002a9e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002a8e:	e006      	b.n	8002a9e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	73fb      	strb	r3, [r7, #15]
      break;
 8002a94:	e004      	b.n	8002aa0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a96:	bf00      	nop
 8002a98:	e002      	b.n	8002aa0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a9a:	bf00      	nop
 8002a9c:	e000      	b.n	8002aa0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a9e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002aa0:	7bfb      	ldrb	r3, [r7, #15]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d10d      	bne.n	8002ac2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002aa6:	4b4a      	ldr	r3, [pc, #296]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6819      	ldr	r1, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	011b      	lsls	r3, r3, #4
 8002aba:	430b      	orrs	r3, r1
 8002abc:	4944      	ldr	r1, [pc, #272]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002ac2:	7bfb      	ldrb	r3, [r7, #15]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d17d      	bne.n	8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002ac8:	4b41      	ldr	r3, [pc, #260]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a40      	ldr	r2, [pc, #256]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ace:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ad2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ad4:	f7fe fa68 	bl	8000fa8 <HAL_GetTick>
 8002ad8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ada:	e009      	b.n	8002af0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002adc:	f7fe fa64 	bl	8000fa8 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d902      	bls.n	8002af0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	73fb      	strb	r3, [r7, #15]
        break;
 8002aee:	e005      	b.n	8002afc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002af0:	4b37      	ldr	r3, [pc, #220]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d1ef      	bne.n	8002adc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002afc:	7bfb      	ldrb	r3, [r7, #15]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d160      	bne.n	8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d111      	bne.n	8002b2c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b08:	4b31      	ldr	r3, [pc, #196]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002b10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	6892      	ldr	r2, [r2, #8]
 8002b18:	0211      	lsls	r1, r2, #8
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	68d2      	ldr	r2, [r2, #12]
 8002b1e:	0912      	lsrs	r2, r2, #4
 8002b20:	0452      	lsls	r2, r2, #17
 8002b22:	430a      	orrs	r2, r1
 8002b24:	492a      	ldr	r1, [pc, #168]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	610b      	str	r3, [r1, #16]
 8002b2a:	e027      	b.n	8002b7c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d112      	bne.n	8002b58 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b32:	4b27      	ldr	r3, [pc, #156]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002b3a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	6892      	ldr	r2, [r2, #8]
 8002b42:	0211      	lsls	r1, r2, #8
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	6912      	ldr	r2, [r2, #16]
 8002b48:	0852      	lsrs	r2, r2, #1
 8002b4a:	3a01      	subs	r2, #1
 8002b4c:	0552      	lsls	r2, r2, #21
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	491f      	ldr	r1, [pc, #124]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	610b      	str	r3, [r1, #16]
 8002b56:	e011      	b.n	8002b7c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b58:	4b1d      	ldr	r3, [pc, #116]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b5a:	691b      	ldr	r3, [r3, #16]
 8002b5c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002b60:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	6892      	ldr	r2, [r2, #8]
 8002b68:	0211      	lsls	r1, r2, #8
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	6952      	ldr	r2, [r2, #20]
 8002b6e:	0852      	lsrs	r2, r2, #1
 8002b70:	3a01      	subs	r2, #1
 8002b72:	0652      	lsls	r2, r2, #25
 8002b74:	430a      	orrs	r2, r1
 8002b76:	4916      	ldr	r1, [pc, #88]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002b7c:	4b14      	ldr	r3, [pc, #80]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a13      	ldr	r2, [pc, #76]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b82:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b86:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b88:	f7fe fa0e 	bl	8000fa8 <HAL_GetTick>
 8002b8c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b8e:	e009      	b.n	8002ba4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b90:	f7fe fa0a 	bl	8000fa8 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d902      	bls.n	8002ba4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	73fb      	strb	r3, [r7, #15]
          break;
 8002ba2:	e005      	b.n	8002bb0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ba4:	4b0a      	ldr	r3, [pc, #40]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d0ef      	beq.n	8002b90 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002bb0:	7bfb      	ldrb	r3, [r7, #15]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d106      	bne.n	8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002bb6:	4b06      	ldr	r3, [pc, #24]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bb8:	691a      	ldr	r2, [r3, #16]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	4904      	ldr	r1, [pc, #16]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3710      	adds	r7, #16
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	40021000 	.word	0x40021000

08002bd4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002bde:	2300      	movs	r3, #0
 8002be0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002be2:	4b6a      	ldr	r3, [pc, #424]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	f003 0303 	and.w	r3, r3, #3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d018      	beq.n	8002c20 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002bee:	4b67      	ldr	r3, [pc, #412]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	f003 0203 	and.w	r2, r3, #3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d10d      	bne.n	8002c1a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
       ||
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d009      	beq.n	8002c1a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002c06:	4b61      	ldr	r3, [pc, #388]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	091b      	lsrs	r3, r3, #4
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	1c5a      	adds	r2, r3, #1
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
       ||
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d047      	beq.n	8002caa <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	73fb      	strb	r3, [r7, #15]
 8002c1e:	e044      	b.n	8002caa <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2b03      	cmp	r3, #3
 8002c26:	d018      	beq.n	8002c5a <RCCEx_PLLSAI2_Config+0x86>
 8002c28:	2b03      	cmp	r3, #3
 8002c2a:	d825      	bhi.n	8002c78 <RCCEx_PLLSAI2_Config+0xa4>
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d002      	beq.n	8002c36 <RCCEx_PLLSAI2_Config+0x62>
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d009      	beq.n	8002c48 <RCCEx_PLLSAI2_Config+0x74>
 8002c34:	e020      	b.n	8002c78 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c36:	4b55      	ldr	r3, [pc, #340]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d11d      	bne.n	8002c7e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c46:	e01a      	b.n	8002c7e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c48:	4b50      	ldr	r3, [pc, #320]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d116      	bne.n	8002c82 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c58:	e013      	b.n	8002c82 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c5a:	4b4c      	ldr	r3, [pc, #304]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d10f      	bne.n	8002c86 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c66:	4b49      	ldr	r3, [pc, #292]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d109      	bne.n	8002c86 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c76:	e006      	b.n	8002c86 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c7c:	e004      	b.n	8002c88 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c7e:	bf00      	nop
 8002c80:	e002      	b.n	8002c88 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c82:	bf00      	nop
 8002c84:	e000      	b.n	8002c88 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c86:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c88:	7bfb      	ldrb	r3, [r7, #15]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d10d      	bne.n	8002caa <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c8e:	4b3f      	ldr	r3, [pc, #252]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6819      	ldr	r1, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	011b      	lsls	r3, r3, #4
 8002ca2:	430b      	orrs	r3, r1
 8002ca4:	4939      	ldr	r1, [pc, #228]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002caa:	7bfb      	ldrb	r3, [r7, #15]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d167      	bne.n	8002d80 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002cb0:	4b36      	ldr	r3, [pc, #216]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a35      	ldr	r2, [pc, #212]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cb6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cbc:	f7fe f974 	bl	8000fa8 <HAL_GetTick>
 8002cc0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002cc2:	e009      	b.n	8002cd8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002cc4:	f7fe f970 	bl	8000fa8 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d902      	bls.n	8002cd8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	73fb      	strb	r3, [r7, #15]
        break;
 8002cd6:	e005      	b.n	8002ce4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002cd8:	4b2c      	ldr	r3, [pc, #176]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d1ef      	bne.n	8002cc4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002ce4:	7bfb      	ldrb	r3, [r7, #15]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d14a      	bne.n	8002d80 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d111      	bne.n	8002d14 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002cf0:	4b26      	ldr	r3, [pc, #152]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cf2:	695b      	ldr	r3, [r3, #20]
 8002cf4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002cf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cfc:	687a      	ldr	r2, [r7, #4]
 8002cfe:	6892      	ldr	r2, [r2, #8]
 8002d00:	0211      	lsls	r1, r2, #8
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	68d2      	ldr	r2, [r2, #12]
 8002d06:	0912      	lsrs	r2, r2, #4
 8002d08:	0452      	lsls	r2, r2, #17
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	491f      	ldr	r1, [pc, #124]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	614b      	str	r3, [r1, #20]
 8002d12:	e011      	b.n	8002d38 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d14:	4b1d      	ldr	r3, [pc, #116]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d16:	695b      	ldr	r3, [r3, #20]
 8002d18:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002d1c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	6892      	ldr	r2, [r2, #8]
 8002d24:	0211      	lsls	r1, r2, #8
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	6912      	ldr	r2, [r2, #16]
 8002d2a:	0852      	lsrs	r2, r2, #1
 8002d2c:	3a01      	subs	r2, #1
 8002d2e:	0652      	lsls	r2, r2, #25
 8002d30:	430a      	orrs	r2, r1
 8002d32:	4916      	ldr	r1, [pc, #88]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002d38:	4b14      	ldr	r3, [pc, #80]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a13      	ldr	r2, [pc, #76]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d42:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d44:	f7fe f930 	bl	8000fa8 <HAL_GetTick>
 8002d48:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d4a:	e009      	b.n	8002d60 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d4c:	f7fe f92c 	bl	8000fa8 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d902      	bls.n	8002d60 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	73fb      	strb	r3, [r7, #15]
          break;
 8002d5e:	e005      	b.n	8002d6c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d60:	4b0a      	ldr	r3, [pc, #40]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d0ef      	beq.n	8002d4c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002d6c:	7bfb      	ldrb	r3, [r7, #15]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d106      	bne.n	8002d80 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002d72:	4b06      	ldr	r3, [pc, #24]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d74:	695a      	ldr	r2, [r3, #20]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	695b      	ldr	r3, [r3, #20]
 8002d7a:	4904      	ldr	r1, [pc, #16]	; (8002d8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	40021000 	.word	0x40021000

08002d90 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d079      	beq.n	8002e96 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d106      	bne.n	8002dbc <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f7fd fe20 	bl	80009fc <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	f003 0310 	and.w	r3, r3, #16
 8002dce:	2b10      	cmp	r3, #16
 8002dd0:	d058      	beq.n	8002e84 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	22ca      	movs	r2, #202	; 0xca
 8002dd8:	625a      	str	r2, [r3, #36]	; 0x24
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2253      	movs	r2, #83	; 0x53
 8002de0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 f880 	bl	8002ee8 <RTC_EnterInitMode>
 8002de8:	4603      	mov	r3, r0
 8002dea:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8002dec:	7bfb      	ldrb	r3, [r7, #15]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d127      	bne.n	8002e42 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	6812      	ldr	r2, [r2, #0]
 8002dfc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002e00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e04:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	6899      	ldr	r1, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	431a      	orrs	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	699b      	ldr	r3, [r3, #24]
 8002e1a:	431a      	orrs	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	68d2      	ldr	r2, [r2, #12]
 8002e2c:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6919      	ldr	r1, [r3, #16]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	041a      	lsls	r2, r3, #16
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 f884 	bl	8002f50 <RTC_ExitInitMode>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8002e4c:	7bfb      	ldrb	r3, [r7, #15]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d113      	bne.n	8002e7a <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f022 0203 	bic.w	r2, r2, #3
 8002e60:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	69da      	ldr	r2, [r3, #28]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	695b      	ldr	r3, [r3, #20]
 8002e70:	431a      	orrs	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	22ff      	movs	r2, #255	; 0xff
 8002e80:	625a      	str	r2, [r3, #36]	; 0x24
 8002e82:	e001      	b.n	8002e88 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8002e84:	2300      	movs	r3, #0
 8002e86:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002e88:	7bfb      	ldrb	r3, [r7, #15]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d103      	bne.n	8002e96 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2201      	movs	r2, #1
 8002e92:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  return status;
 8002e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3710      	adds	r7, #16
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a0d      	ldr	r2, [pc, #52]	; (8002ee4 <HAL_RTC_WaitForSynchro+0x44>)
 8002eae:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8002eb0:	f7fe f87a 	bl	8000fa8 <HAL_GetTick>
 8002eb4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002eb6:	e009      	b.n	8002ecc <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002eb8:	f7fe f876 	bl	8000fa8 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ec6:	d901      	bls.n	8002ecc <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e007      	b.n	8002edc <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	f003 0320 	and.w	r3, r3, #32
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d0ee      	beq.n	8002eb8 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8002eda:	2300      	movs	r3, #0
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3710      	adds	r7, #16
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	0003ff5f 	.word	0x0003ff5f

08002ee8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d120      	bne.n	8002f44 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f04f 32ff 	mov.w	r2, #4294967295
 8002f0a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002f0c:	f7fe f84c 	bl	8000fa8 <HAL_GetTick>
 8002f10:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002f12:	e00d      	b.n	8002f30 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002f14:	f7fe f848 	bl	8000fa8 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f22:	d905      	bls.n	8002f30 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2203      	movs	r2, #3
 8002f2c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d102      	bne.n	8002f44 <RTC_EnterInitMode+0x5c>
 8002f3e:	7bfb      	ldrb	r3, [r7, #15]
 8002f40:	2b03      	cmp	r3, #3
 8002f42:	d1e7      	bne.n	8002f14 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
	...

08002f50 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8002f5c:	4b1a      	ldr	r3, [pc, #104]	; (8002fc8 <RTC_ExitInitMode+0x78>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	4a19      	ldr	r2, [pc, #100]	; (8002fc8 <RTC_ExitInitMode+0x78>)
 8002f62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f66:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002f68:	4b17      	ldr	r3, [pc, #92]	; (8002fc8 <RTC_ExitInitMode+0x78>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f003 0320 	and.w	r3, r3, #32
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d10c      	bne.n	8002f8e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f7ff ff93 	bl	8002ea0 <HAL_RTC_WaitForSynchro>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d01e      	beq.n	8002fbe <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2203      	movs	r2, #3
 8002f84:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	73fb      	strb	r3, [r7, #15]
 8002f8c:	e017      	b.n	8002fbe <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002f8e:	4b0e      	ldr	r3, [pc, #56]	; (8002fc8 <RTC_ExitInitMode+0x78>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	4a0d      	ldr	r2, [pc, #52]	; (8002fc8 <RTC_ExitInitMode+0x78>)
 8002f94:	f023 0320 	bic.w	r3, r3, #32
 8002f98:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7ff ff80 	bl	8002ea0 <HAL_RTC_WaitForSynchro>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d005      	beq.n	8002fb2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2203      	movs	r2, #3
 8002faa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002fb2:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <RTC_ExitInitMode+0x78>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	4a04      	ldr	r2, [pc, #16]	; (8002fc8 <RTC_ExitInitMode+0x78>)
 8002fb8:	f043 0320 	orr.w	r3, r3, #32
 8002fbc:	6093      	str	r3, [r2, #8]
  }

  return status;
 8002fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3710      	adds	r7, #16
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	40002800 	.word	0x40002800

08002fcc <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d101      	bne.n	8002fe6 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	e07f      	b.n	80030e6 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2202      	movs	r2, #2
 8002ff2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	22ca      	movs	r2, #202	; 0xca
 8002ffc:	625a      	str	r2, [r3, #36]	; 0x24
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2253      	movs	r2, #83	; 0x53
 8003004:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003014:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	b2da      	uxtb	r2, r3
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003026:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003032:	2b00      	cmp	r3, #0
 8003034:	d120      	bne.n	8003078 <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 8003036:	f7fd ffb7 	bl	8000fa8 <HAL_GetTick>
 800303a:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 800303c:	e015      	b.n	800306a <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800303e:	f7fd ffb3 	bl	8000fa8 <HAL_GetTick>
 8003042:	4602      	mov	r2, r0
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800304c:	d90d      	bls.n	800306a <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	22ff      	movs	r2, #255	; 0xff
 8003054:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2203      	movs	r2, #3
 800305a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e03d      	b.n	80030e6 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	f003 0304 	and.w	r3, r3, #4
 8003074:	2b00      	cmp	r3, #0
 8003076:	d0e2      	beq.n	800303e <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	68ba      	ldr	r2, [r7, #8]
 800307e:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f023 0107 	bic.w	r1, r3, #7
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	430a      	orrs	r2, r1
 8003092:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003094:	4b16      	ldr	r3, [pc, #88]	; (80030f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a15      	ldr	r2, [pc, #84]	; (80030f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 800309a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800309e:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80030a0:	4b13      	ldr	r3, [pc, #76]	; (80030f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	4a12      	ldr	r2, [pc, #72]	; (80030f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80030a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030aa:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689a      	ldr	r2, [r3, #8]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030ba:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80030ca:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	22ff      	movs	r2, #255	; 0xff
 80030d2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3718      	adds	r7, #24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40010400 	.word	0x40010400

080030f4 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 80030fc:	4b0f      	ldr	r3, [pc, #60]	; (800313c <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 80030fe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003102:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00b      	beq.n	800312a <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	b2da      	uxtb	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003122:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f000 f80b 	bl	8003140 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8003132:	bf00      	nop
 8003134:	3708      	adds	r7, #8
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	40010400 	.word	0x40010400

08003140 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e049      	b.n	80031fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d106      	bne.n	8003180 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f7fd fd58 	bl	8000c30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2202      	movs	r2, #2
 8003184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	3304      	adds	r3, #4
 8003190:	4619      	mov	r1, r3
 8003192:	4610      	mov	r0, r2
 8003194:	f000 f8c6 	bl	8003324 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3708      	adds	r7, #8
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
	...

08003204 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003212:	b2db      	uxtb	r3, r3
 8003214:	2b01      	cmp	r3, #1
 8003216:	d001      	beq.n	800321c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e047      	b.n	80032ac <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2202      	movs	r2, #2
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a23      	ldr	r2, [pc, #140]	; (80032b8 <HAL_TIM_Base_Start+0xb4>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d01d      	beq.n	800326a <HAL_TIM_Base_Start+0x66>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003236:	d018      	beq.n	800326a <HAL_TIM_Base_Start+0x66>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a1f      	ldr	r2, [pc, #124]	; (80032bc <HAL_TIM_Base_Start+0xb8>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d013      	beq.n	800326a <HAL_TIM_Base_Start+0x66>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a1e      	ldr	r2, [pc, #120]	; (80032c0 <HAL_TIM_Base_Start+0xbc>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d00e      	beq.n	800326a <HAL_TIM_Base_Start+0x66>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a1c      	ldr	r2, [pc, #112]	; (80032c4 <HAL_TIM_Base_Start+0xc0>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d009      	beq.n	800326a <HAL_TIM_Base_Start+0x66>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a1b      	ldr	r2, [pc, #108]	; (80032c8 <HAL_TIM_Base_Start+0xc4>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d004      	beq.n	800326a <HAL_TIM_Base_Start+0x66>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a19      	ldr	r2, [pc, #100]	; (80032cc <HAL_TIM_Base_Start+0xc8>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d115      	bne.n	8003296 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	689a      	ldr	r2, [r3, #8]
 8003270:	4b17      	ldr	r3, [pc, #92]	; (80032d0 <HAL_TIM_Base_Start+0xcc>)
 8003272:	4013      	ands	r3, r2
 8003274:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2b06      	cmp	r3, #6
 800327a:	d015      	beq.n	80032a8 <HAL_TIM_Base_Start+0xa4>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003282:	d011      	beq.n	80032a8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f042 0201 	orr.w	r2, r2, #1
 8003292:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003294:	e008      	b.n	80032a8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f042 0201 	orr.w	r2, r2, #1
 80032a4:	601a      	str	r2, [r3, #0]
 80032a6:	e000      	b.n	80032aa <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032a8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80032aa:	2300      	movs	r3, #0
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3714      	adds	r7, #20
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr
 80032b8:	40012c00 	.word	0x40012c00
 80032bc:	40000400 	.word	0x40000400
 80032c0:	40000800 	.word	0x40000800
 80032c4:	40000c00 	.word	0x40000c00
 80032c8:	40013400 	.word	0x40013400
 80032cc:	40014000 	.word	0x40014000
 80032d0:	00010007 	.word	0x00010007

080032d4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6a1a      	ldr	r2, [r3, #32]
 80032e2:	f241 1311 	movw	r3, #4369	; 0x1111
 80032e6:	4013      	ands	r3, r2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d10f      	bne.n	800330c <HAL_TIM_Base_Stop+0x38>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	6a1a      	ldr	r2, [r3, #32]
 80032f2:	f240 4344 	movw	r3, #1092	; 0x444
 80032f6:	4013      	ands	r3, r2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d107      	bne.n	800330c <HAL_TIM_Base_Stop+0x38>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0201 	bic.w	r2, r2, #1
 800330a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	370c      	adds	r7, #12
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
	...

08003324 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4a40      	ldr	r2, [pc, #256]	; (8003438 <TIM_Base_SetConfig+0x114>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d013      	beq.n	8003364 <TIM_Base_SetConfig+0x40>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003342:	d00f      	beq.n	8003364 <TIM_Base_SetConfig+0x40>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4a3d      	ldr	r2, [pc, #244]	; (800343c <TIM_Base_SetConfig+0x118>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d00b      	beq.n	8003364 <TIM_Base_SetConfig+0x40>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	4a3c      	ldr	r2, [pc, #240]	; (8003440 <TIM_Base_SetConfig+0x11c>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d007      	beq.n	8003364 <TIM_Base_SetConfig+0x40>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a3b      	ldr	r2, [pc, #236]	; (8003444 <TIM_Base_SetConfig+0x120>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d003      	beq.n	8003364 <TIM_Base_SetConfig+0x40>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a3a      	ldr	r2, [pc, #232]	; (8003448 <TIM_Base_SetConfig+0x124>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d108      	bne.n	8003376 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800336a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	68fa      	ldr	r2, [r7, #12]
 8003372:	4313      	orrs	r3, r2
 8003374:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a2f      	ldr	r2, [pc, #188]	; (8003438 <TIM_Base_SetConfig+0x114>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d01f      	beq.n	80033be <TIM_Base_SetConfig+0x9a>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003384:	d01b      	beq.n	80033be <TIM_Base_SetConfig+0x9a>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a2c      	ldr	r2, [pc, #176]	; (800343c <TIM_Base_SetConfig+0x118>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d017      	beq.n	80033be <TIM_Base_SetConfig+0x9a>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a2b      	ldr	r2, [pc, #172]	; (8003440 <TIM_Base_SetConfig+0x11c>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d013      	beq.n	80033be <TIM_Base_SetConfig+0x9a>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a2a      	ldr	r2, [pc, #168]	; (8003444 <TIM_Base_SetConfig+0x120>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d00f      	beq.n	80033be <TIM_Base_SetConfig+0x9a>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a29      	ldr	r2, [pc, #164]	; (8003448 <TIM_Base_SetConfig+0x124>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d00b      	beq.n	80033be <TIM_Base_SetConfig+0x9a>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a28      	ldr	r2, [pc, #160]	; (800344c <TIM_Base_SetConfig+0x128>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d007      	beq.n	80033be <TIM_Base_SetConfig+0x9a>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a27      	ldr	r2, [pc, #156]	; (8003450 <TIM_Base_SetConfig+0x12c>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d003      	beq.n	80033be <TIM_Base_SetConfig+0x9a>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a26      	ldr	r2, [pc, #152]	; (8003454 <TIM_Base_SetConfig+0x130>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d108      	bne.n	80033d0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	68fa      	ldr	r2, [r7, #12]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	4313      	orrs	r3, r2
 80033dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	68fa      	ldr	r2, [r7, #12]
 80033e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	689a      	ldr	r2, [r3, #8]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a10      	ldr	r2, [pc, #64]	; (8003438 <TIM_Base_SetConfig+0x114>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d00f      	beq.n	800341c <TIM_Base_SetConfig+0xf8>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a12      	ldr	r2, [pc, #72]	; (8003448 <TIM_Base_SetConfig+0x124>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d00b      	beq.n	800341c <TIM_Base_SetConfig+0xf8>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	4a11      	ldr	r2, [pc, #68]	; (800344c <TIM_Base_SetConfig+0x128>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d007      	beq.n	800341c <TIM_Base_SetConfig+0xf8>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a10      	ldr	r2, [pc, #64]	; (8003450 <TIM_Base_SetConfig+0x12c>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d003      	beq.n	800341c <TIM_Base_SetConfig+0xf8>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a0f      	ldr	r2, [pc, #60]	; (8003454 <TIM_Base_SetConfig+0x130>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d103      	bne.n	8003424 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	691a      	ldr	r2, [r3, #16]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	615a      	str	r2, [r3, #20]
}
 800342a:	bf00      	nop
 800342c:	3714      	adds	r7, #20
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	40012c00 	.word	0x40012c00
 800343c:	40000400 	.word	0x40000400
 8003440:	40000800 	.word	0x40000800
 8003444:	40000c00 	.word	0x40000c00
 8003448:	40013400 	.word	0x40013400
 800344c:	40014000 	.word	0x40014000
 8003450:	40014400 	.word	0x40014400
 8003454:	40014800 	.word	0x40014800

08003458 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003468:	2b01      	cmp	r3, #1
 800346a:	d101      	bne.n	8003470 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800346c:	2302      	movs	r3, #2
 800346e:	e068      	b.n	8003542 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2202      	movs	r2, #2
 800347c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a2e      	ldr	r2, [pc, #184]	; (8003550 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d004      	beq.n	80034a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a2d      	ldr	r2, [pc, #180]	; (8003554 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d108      	bne.n	80034b6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80034aa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034bc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68fa      	ldr	r2, [r7, #12]
 80034ce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a1e      	ldr	r2, [pc, #120]	; (8003550 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d01d      	beq.n	8003516 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034e2:	d018      	beq.n	8003516 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a1b      	ldr	r2, [pc, #108]	; (8003558 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d013      	beq.n	8003516 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a1a      	ldr	r2, [pc, #104]	; (800355c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d00e      	beq.n	8003516 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a18      	ldr	r2, [pc, #96]	; (8003560 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d009      	beq.n	8003516 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a13      	ldr	r2, [pc, #76]	; (8003554 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d004      	beq.n	8003516 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a14      	ldr	r2, [pc, #80]	; (8003564 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d10c      	bne.n	8003530 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800351c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	4313      	orrs	r3, r2
 8003526:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68ba      	ldr	r2, [r7, #8]
 800352e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003540:	2300      	movs	r3, #0
}
 8003542:	4618      	mov	r0, r3
 8003544:	3714      	adds	r7, #20
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	40012c00 	.word	0x40012c00
 8003554:	40013400 	.word	0x40013400
 8003558:	40000400 	.word	0x40000400
 800355c:	40000800 	.word	0x40000800
 8003560:	40000c00 	.word	0x40000c00
 8003564:	40014000 	.word	0x40014000

08003568 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e040      	b.n	80035fc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800357e:	2b00      	cmp	r3, #0
 8003580:	d106      	bne.n	8003590 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f7fd fbd0 	bl	8000d30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2224      	movs	r2, #36	; 0x24
 8003594:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f022 0201 	bic.w	r2, r2, #1
 80035a4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d002      	beq.n	80035b4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 ff14 	bl	80043dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 fc59 	bl	8003e6c <UART_SetConfig>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d101      	bne.n	80035c4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e01b      	b.n	80035fc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	685a      	ldr	r2, [r3, #4]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80035d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	689a      	ldr	r2, [r3, #8]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f042 0201 	orr.w	r2, r2, #1
 80035f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f000 ff93 	bl	8004520 <UART_CheckIdleState>
 80035fa:	4603      	mov	r3, r0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3708      	adds	r7, #8
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b08a      	sub	sp, #40	; 0x28
 8003608:	af02      	add	r7, sp, #8
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	603b      	str	r3, [r7, #0]
 8003610:	4613      	mov	r3, r2
 8003612:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003618:	2b20      	cmp	r3, #32
 800361a:	d178      	bne.n	800370e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d002      	beq.n	8003628 <HAL_UART_Transmit+0x24>
 8003622:	88fb      	ldrh	r3, [r7, #6]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e071      	b.n	8003710 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2221      	movs	r2, #33	; 0x21
 8003638:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800363a:	f7fd fcb5 	bl	8000fa8 <HAL_GetTick>
 800363e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	88fa      	ldrh	r2, [r7, #6]
 8003644:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	88fa      	ldrh	r2, [r7, #6]
 800364c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003658:	d108      	bne.n	800366c <HAL_UART_Transmit+0x68>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d104      	bne.n	800366c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003662:	2300      	movs	r3, #0
 8003664:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	61bb      	str	r3, [r7, #24]
 800366a:	e003      	b.n	8003674 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003670:	2300      	movs	r3, #0
 8003672:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003674:	e030      	b.n	80036d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	9300      	str	r3, [sp, #0]
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	2200      	movs	r2, #0
 800367e:	2180      	movs	r1, #128	; 0x80
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f000 fff5 	bl	8004670 <UART_WaitOnFlagUntilTimeout>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d004      	beq.n	8003696 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2220      	movs	r2, #32
 8003690:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e03c      	b.n	8003710 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d10b      	bne.n	80036b4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	881a      	ldrh	r2, [r3, #0]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036a8:	b292      	uxth	r2, r2
 80036aa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	3302      	adds	r3, #2
 80036b0:	61bb      	str	r3, [r7, #24]
 80036b2:	e008      	b.n	80036c6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	781a      	ldrb	r2, [r3, #0]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	b292      	uxth	r2, r2
 80036be:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	3301      	adds	r3, #1
 80036c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	3b01      	subs	r3, #1
 80036d0:	b29a      	uxth	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80036de:	b29b      	uxth	r3, r3
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1c8      	bne.n	8003676 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	9300      	str	r3, [sp, #0]
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	2200      	movs	r2, #0
 80036ec:	2140      	movs	r1, #64	; 0x40
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f000 ffbe 	bl	8004670 <UART_WaitOnFlagUntilTimeout>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d004      	beq.n	8003704 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2220      	movs	r2, #32
 80036fe:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003700:	2303      	movs	r3, #3
 8003702:	e005      	b.n	8003710 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2220      	movs	r2, #32
 8003708:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800370a:	2300      	movs	r3, #0
 800370c:	e000      	b.n	8003710 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800370e:	2302      	movs	r3, #2
  }
}
 8003710:	4618      	mov	r0, r3
 8003712:	3720      	adds	r7, #32
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003718:	b480      	push	{r7}
 800371a:	b08b      	sub	sp, #44	; 0x2c
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	4613      	mov	r3, r2
 8003724:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800372a:	2b20      	cmp	r3, #32
 800372c:	d147      	bne.n	80037be <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d002      	beq.n	800373a <HAL_UART_Transmit_IT+0x22>
 8003734:	88fb      	ldrh	r3, [r7, #6]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d101      	bne.n	800373e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e040      	b.n	80037c0 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	68ba      	ldr	r2, [r7, #8]
 8003742:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	88fa      	ldrh	r2, [r7, #6]
 8003748:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	88fa      	ldrh	r2, [r7, #6]
 8003750:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2221      	movs	r2, #33	; 0x21
 8003766:	67da      	str	r2, [r3, #124]	; 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003770:	d107      	bne.n	8003782 <HAL_UART_Transmit_IT+0x6a>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d103      	bne.n	8003782 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	4a13      	ldr	r2, [pc, #76]	; (80037cc <HAL_UART_Transmit_IT+0xb4>)
 800377e:	66da      	str	r2, [r3, #108]	; 0x6c
 8003780:	e002      	b.n	8003788 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	4a12      	ldr	r2, [pc, #72]	; (80037d0 <HAL_UART_Transmit_IT+0xb8>)
 8003786:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	e853 3f00 	ldrex	r3, [r3]
 8003794:	613b      	str	r3, [r7, #16]
   return(result);
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800379c:	627b      	str	r3, [r7, #36]	; 0x24
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	461a      	mov	r2, r3
 80037a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a6:	623b      	str	r3, [r7, #32]
 80037a8:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037aa:	69f9      	ldr	r1, [r7, #28]
 80037ac:	6a3a      	ldr	r2, [r7, #32]
 80037ae:	e841 2300 	strex	r3, r2, [r1]
 80037b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80037b4:	69bb      	ldr	r3, [r7, #24]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1e6      	bne.n	8003788 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 80037ba:	2300      	movs	r3, #0
 80037bc:	e000      	b.n	80037c0 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80037be:	2302      	movs	r3, #2
  }
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	372c      	adds	r7, #44	; 0x2c
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr
 80037cc:	08004a79 	.word	0x08004a79
 80037d0:	080049c1 	.word	0x080049c1

080037d4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b08a      	sub	sp, #40	; 0x28
 80037d8:	af00      	add	r7, sp, #0
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	4613      	mov	r3, r2
 80037e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037e8:	2b20      	cmp	r3, #32
 80037ea:	d137      	bne.n	800385c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d002      	beq.n	80037f8 <HAL_UART_Receive_IT+0x24>
 80037f2:	88fb      	ldrh	r3, [r7, #6]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d101      	bne.n	80037fc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e030      	b.n	800385e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a18      	ldr	r2, [pc, #96]	; (8003868 <HAL_UART_Receive_IT+0x94>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d01f      	beq.n	800384c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d018      	beq.n	800384c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	e853 3f00 	ldrex	r3, [r3]
 8003826:	613b      	str	r3, [r7, #16]
   return(result);
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800382e:	627b      	str	r3, [r7, #36]	; 0x24
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	461a      	mov	r2, r3
 8003836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003838:	623b      	str	r3, [r7, #32]
 800383a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383c:	69f9      	ldr	r1, [r7, #28]
 800383e:	6a3a      	ldr	r2, [r7, #32]
 8003840:	e841 2300 	strex	r3, r2, [r1]
 8003844:	61bb      	str	r3, [r7, #24]
   return(result);
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d1e6      	bne.n	800381a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800384c:	88fb      	ldrh	r3, [r7, #6]
 800384e:	461a      	mov	r2, r3
 8003850:	68b9      	ldr	r1, [r7, #8]
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f000 ff74 	bl	8004740 <UART_Start_Receive_IT>
 8003858:	4603      	mov	r3, r0
 800385a:	e000      	b.n	800385e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800385c:	2302      	movs	r3, #2
  }
}
 800385e:	4618      	mov	r0, r3
 8003860:	3728      	adds	r7, #40	; 0x28
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	40008000 	.word	0x40008000

0800386c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b0ba      	sub	sp, #232	; 0xe8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	69db      	ldr	r3, [r3, #28]
 800387a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003892:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003896:	f640 030f 	movw	r3, #2063	; 0x80f
 800389a:	4013      	ands	r3, r2
 800389c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80038a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d115      	bne.n	80038d4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80038a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80038ac:	f003 0320 	and.w	r3, r3, #32
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00f      	beq.n	80038d4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80038b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80038b8:	f003 0320 	and.w	r3, r3, #32
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d009      	beq.n	80038d4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	f000 82ae 	beq.w	8003e26 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	4798      	blx	r3
      }
      return;
 80038d2:	e2a8      	b.n	8003e26 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80038d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f000 8117 	beq.w	8003b0c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80038de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d106      	bne.n	80038f8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80038ea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80038ee:	4b85      	ldr	r3, [pc, #532]	; (8003b04 <HAL_UART_IRQHandler+0x298>)
 80038f0:	4013      	ands	r3, r2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	f000 810a 	beq.w	8003b0c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80038f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80038fc:	f003 0301 	and.w	r3, r3, #1
 8003900:	2b00      	cmp	r3, #0
 8003902:	d011      	beq.n	8003928 <HAL_UART_IRQHandler+0xbc>
 8003904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800390c:	2b00      	cmp	r3, #0
 800390e:	d00b      	beq.n	8003928 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2201      	movs	r2, #1
 8003916:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800391e:	f043 0201 	orr.w	r2, r3, #1
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800392c:	f003 0302 	and.w	r3, r3, #2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d011      	beq.n	8003958 <HAL_UART_IRQHandler+0xec>
 8003934:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003938:	f003 0301 	and.w	r3, r3, #1
 800393c:	2b00      	cmp	r3, #0
 800393e:	d00b      	beq.n	8003958 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2202      	movs	r2, #2
 8003946:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800394e:	f043 0204 	orr.w	r2, r3, #4
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800395c:	f003 0304 	and.w	r3, r3, #4
 8003960:	2b00      	cmp	r3, #0
 8003962:	d011      	beq.n	8003988 <HAL_UART_IRQHandler+0x11c>
 8003964:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00b      	beq.n	8003988 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2204      	movs	r2, #4
 8003976:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800397e:	f043 0202 	orr.w	r2, r3, #2
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800398c:	f003 0308 	and.w	r3, r3, #8
 8003990:	2b00      	cmp	r3, #0
 8003992:	d017      	beq.n	80039c4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003994:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003998:	f003 0320 	and.w	r3, r3, #32
 800399c:	2b00      	cmp	r3, #0
 800399e:	d105      	bne.n	80039ac <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80039a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039a4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00b      	beq.n	80039c4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2208      	movs	r2, #8
 80039b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039ba:	f043 0208 	orr.w	r2, r3, #8
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80039c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d012      	beq.n	80039f6 <HAL_UART_IRQHandler+0x18a>
 80039d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039d4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d00c      	beq.n	80039f6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80039e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039ec:	f043 0220 	orr.w	r2, r3, #32
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	f000 8214 	beq.w	8003e2a <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a06:	f003 0320 	and.w	r3, r3, #32
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00d      	beq.n	8003a2a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a12:	f003 0320 	and.w	r3, r3, #32
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d007      	beq.n	8003a2a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a30:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a3e:	2b40      	cmp	r3, #64	; 0x40
 8003a40:	d005      	beq.n	8003a4e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003a42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003a46:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d04f      	beq.n	8003aee <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 ff3c 	bl	80048cc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a5e:	2b40      	cmp	r3, #64	; 0x40
 8003a60:	d141      	bne.n	8003ae6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	3308      	adds	r3, #8
 8003a68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003a70:	e853 3f00 	ldrex	r3, [r3]
 8003a74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003a78:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003a7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	3308      	adds	r3, #8
 8003a8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003a8e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003a92:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003a9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003a9e:	e841 2300 	strex	r3, r2, [r1]
 8003aa2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003aa6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1d9      	bne.n	8003a62 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d013      	beq.n	8003ade <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003aba:	4a13      	ldr	r2, [pc, #76]	; (8003b08 <HAL_UART_IRQHandler+0x29c>)
 8003abc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7fd fbef 	bl	80012a6 <HAL_DMA_Abort_IT>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d017      	beq.n	8003afe <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003ad8:	4610      	mov	r0, r2
 8003ada:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003adc:	e00f      	b.n	8003afe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f9ae 	bl	8003e40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ae4:	e00b      	b.n	8003afe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 f9aa 	bl	8003e40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003aec:	e007      	b.n	8003afe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f000 f9a6 	bl	8003e40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003afc:	e195      	b.n	8003e2a <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003afe:	bf00      	nop
    return;
 8003b00:	e193      	b.n	8003e2a <HAL_UART_IRQHandler+0x5be>
 8003b02:	bf00      	nop
 8003b04:	04000120 	.word	0x04000120
 8003b08:	08004995 	.word	0x08004995

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	f040 814e 	bne.w	8003db2 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b1a:	f003 0310 	and.w	r3, r3, #16
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	f000 8147 	beq.w	8003db2 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003b24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b28:	f003 0310 	and.w	r3, r3, #16
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f000 8140 	beq.w	8003db2 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2210      	movs	r2, #16
 8003b38:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b44:	2b40      	cmp	r3, #64	; 0x40
 8003b46:	f040 80b8 	bne.w	8003cba <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003b56:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 8167 	beq.w	8003e2e <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003b66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	f080 815f 	bcs.w	8003e2e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003b76:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0320 	and.w	r3, r3, #32
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	f040 8086 	bne.w	8003c98 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b94:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003b98:	e853 3f00 	ldrex	r3, [r3]
 8003b9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003ba0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ba4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ba8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003bb6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003bba:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003bc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003bc6:	e841 2300 	strex	r3, r2, [r1]
 8003bca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003bce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1da      	bne.n	8003b8c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	3308      	adds	r3, #8
 8003bdc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003be0:	e853 3f00 	ldrex	r3, [r3]
 8003be4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003be6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003be8:	f023 0301 	bic.w	r3, r3, #1
 8003bec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	3308      	adds	r3, #8
 8003bf6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003bfa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003bfe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c00:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003c02:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003c06:	e841 2300 	strex	r3, r2, [r1]
 8003c0a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003c0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1e1      	bne.n	8003bd6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	3308      	adds	r3, #8
 8003c18:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003c1c:	e853 3f00 	ldrex	r3, [r3]
 8003c20:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003c22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	3308      	adds	r3, #8
 8003c32:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003c36:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003c38:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c3a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003c3c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003c3e:	e841 2300 	strex	r3, r2, [r1]
 8003c42:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003c44:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1e3      	bne.n	8003c12 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2220      	movs	r2, #32
 8003c4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c60:	e853 3f00 	ldrex	r3, [r3]
 8003c64:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003c66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c68:	f023 0310 	bic.w	r3, r3, #16
 8003c6c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	461a      	mov	r2, r3
 8003c76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c7a:	65bb      	str	r3, [r7, #88]	; 0x58
 8003c7c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003c80:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003c82:	e841 2300 	strex	r3, r2, [r1]
 8003c86:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003c88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d1e4      	bne.n	8003c58 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7fd fac9 	bl	800122a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2202      	movs	r2, #2
 8003c9c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003caa:	b29b      	uxth	r3, r3
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 f8ce 	bl	8003e54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003cb8:	e0b9      	b.n	8003e2e <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f000 80ab 	beq.w	8003e32 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8003cdc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 80a6 	beq.w	8003e32 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cee:	e853 3f00 	ldrex	r3, [r3]
 8003cf2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003cf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cf6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003cfa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	461a      	mov	r2, r3
 8003d04:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003d08:	647b      	str	r3, [r7, #68]	; 0x44
 8003d0a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d0c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003d0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003d10:	e841 2300 	strex	r3, r2, [r1]
 8003d14:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003d16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d1e4      	bne.n	8003ce6 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	3308      	adds	r3, #8
 8003d22:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d26:	e853 3f00 	ldrex	r3, [r3]
 8003d2a:	623b      	str	r3, [r7, #32]
   return(result);
 8003d2c:	6a3b      	ldr	r3, [r7, #32]
 8003d2e:	f023 0301 	bic.w	r3, r3, #1
 8003d32:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	3308      	adds	r3, #8
 8003d3c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003d40:	633a      	str	r2, [r7, #48]	; 0x30
 8003d42:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d44:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003d46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d48:	e841 2300 	strex	r3, r2, [r1]
 8003d4c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1e3      	bne.n	8003d1c <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	e853 3f00 	ldrex	r3, [r3]
 8003d74:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f023 0310 	bic.w	r3, r3, #16
 8003d7c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	461a      	mov	r2, r3
 8003d86:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003d8a:	61fb      	str	r3, [r7, #28]
 8003d8c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d8e:	69b9      	ldr	r1, [r7, #24]
 8003d90:	69fa      	ldr	r2, [r7, #28]
 8003d92:	e841 2300 	strex	r3, r2, [r1]
 8003d96:	617b      	str	r3, [r7, #20]
   return(result);
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1e4      	bne.n	8003d68 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2202      	movs	r2, #2
 8003da2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003da4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003da8:	4619      	mov	r1, r3
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 f852 	bl	8003e54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003db0:	e03f      	b.n	8003e32 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003db2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003db6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00e      	beq.n	8003ddc <HAL_UART_IRQHandler+0x570>
 8003dbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003dc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d008      	beq.n	8003ddc <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003dd2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f001 f895 	bl	8004f04 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003dda:	e02d      	b.n	8003e38 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003ddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003de0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00e      	beq.n	8003e06 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003de8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003dec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d008      	beq.n	8003e06 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d01c      	beq.n	8003e36 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	4798      	blx	r3
    }
    return;
 8003e04:	e017      	b.n	8003e36 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d012      	beq.n	8003e38 <HAL_UART_IRQHandler+0x5cc>
 8003e12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00c      	beq.n	8003e38 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f000 fe8a 	bl	8004b38 <UART_EndTransmit_IT>
    return;
 8003e24:	e008      	b.n	8003e38 <HAL_UART_IRQHandler+0x5cc>
      return;
 8003e26:	bf00      	nop
 8003e28:	e006      	b.n	8003e38 <HAL_UART_IRQHandler+0x5cc>
    return;
 8003e2a:	bf00      	nop
 8003e2c:	e004      	b.n	8003e38 <HAL_UART_IRQHandler+0x5cc>
      return;
 8003e2e:	bf00      	nop
 8003e30:	e002      	b.n	8003e38 <HAL_UART_IRQHandler+0x5cc>
      return;
 8003e32:	bf00      	nop
 8003e34:	e000      	b.n	8003e38 <HAL_UART_IRQHandler+0x5cc>
    return;
 8003e36:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003e38:	37e8      	adds	r7, #232	; 0xe8
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop

08003e40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003e48:	bf00      	nop
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e60:	bf00      	nop
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e70:	b08a      	sub	sp, #40	; 0x28
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e76:	2300      	movs	r3, #0
 8003e78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	689a      	ldr	r2, [r3, #8]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	431a      	orrs	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	4ba4      	ldr	r3, [pc, #656]	; (800412c <UART_SetConfig+0x2c0>)
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	6812      	ldr	r2, [r2, #0]
 8003ea2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ea4:	430b      	orrs	r3, r1
 8003ea6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	68da      	ldr	r2, [r3, #12]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a99      	ldr	r2, [pc, #612]	; (8004130 <UART_SetConfig+0x2c4>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d004      	beq.n	8003ed8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6a1b      	ldr	r3, [r3, #32]
 8003ed2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a90      	ldr	r2, [pc, #576]	; (8004134 <UART_SetConfig+0x2c8>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d126      	bne.n	8003f44 <UART_SetConfig+0xd8>
 8003ef6:	4b90      	ldr	r3, [pc, #576]	; (8004138 <UART_SetConfig+0x2cc>)
 8003ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003efc:	f003 0303 	and.w	r3, r3, #3
 8003f00:	2b03      	cmp	r3, #3
 8003f02:	d81b      	bhi.n	8003f3c <UART_SetConfig+0xd0>
 8003f04:	a201      	add	r2, pc, #4	; (adr r2, 8003f0c <UART_SetConfig+0xa0>)
 8003f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f0a:	bf00      	nop
 8003f0c:	08003f1d 	.word	0x08003f1d
 8003f10:	08003f2d 	.word	0x08003f2d
 8003f14:	08003f25 	.word	0x08003f25
 8003f18:	08003f35 	.word	0x08003f35
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f22:	e116      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003f24:	2302      	movs	r3, #2
 8003f26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f2a:	e112      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003f2c:	2304      	movs	r3, #4
 8003f2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f32:	e10e      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003f34:	2308      	movs	r3, #8
 8003f36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f3a:	e10a      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003f3c:	2310      	movs	r3, #16
 8003f3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f42:	e106      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a7c      	ldr	r2, [pc, #496]	; (800413c <UART_SetConfig+0x2d0>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d138      	bne.n	8003fc0 <UART_SetConfig+0x154>
 8003f4e:	4b7a      	ldr	r3, [pc, #488]	; (8004138 <UART_SetConfig+0x2cc>)
 8003f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f54:	f003 030c 	and.w	r3, r3, #12
 8003f58:	2b0c      	cmp	r3, #12
 8003f5a:	d82d      	bhi.n	8003fb8 <UART_SetConfig+0x14c>
 8003f5c:	a201      	add	r2, pc, #4	; (adr r2, 8003f64 <UART_SetConfig+0xf8>)
 8003f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f62:	bf00      	nop
 8003f64:	08003f99 	.word	0x08003f99
 8003f68:	08003fb9 	.word	0x08003fb9
 8003f6c:	08003fb9 	.word	0x08003fb9
 8003f70:	08003fb9 	.word	0x08003fb9
 8003f74:	08003fa9 	.word	0x08003fa9
 8003f78:	08003fb9 	.word	0x08003fb9
 8003f7c:	08003fb9 	.word	0x08003fb9
 8003f80:	08003fb9 	.word	0x08003fb9
 8003f84:	08003fa1 	.word	0x08003fa1
 8003f88:	08003fb9 	.word	0x08003fb9
 8003f8c:	08003fb9 	.word	0x08003fb9
 8003f90:	08003fb9 	.word	0x08003fb9
 8003f94:	08003fb1 	.word	0x08003fb1
 8003f98:	2300      	movs	r3, #0
 8003f9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f9e:	e0d8      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fa6:	e0d4      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003fa8:	2304      	movs	r3, #4
 8003faa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fae:	e0d0      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003fb0:	2308      	movs	r3, #8
 8003fb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fb6:	e0cc      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003fb8:	2310      	movs	r3, #16
 8003fba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fbe:	e0c8      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a5e      	ldr	r2, [pc, #376]	; (8004140 <UART_SetConfig+0x2d4>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d125      	bne.n	8004016 <UART_SetConfig+0x1aa>
 8003fca:	4b5b      	ldr	r3, [pc, #364]	; (8004138 <UART_SetConfig+0x2cc>)
 8003fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003fd4:	2b30      	cmp	r3, #48	; 0x30
 8003fd6:	d016      	beq.n	8004006 <UART_SetConfig+0x19a>
 8003fd8:	2b30      	cmp	r3, #48	; 0x30
 8003fda:	d818      	bhi.n	800400e <UART_SetConfig+0x1a2>
 8003fdc:	2b20      	cmp	r3, #32
 8003fde:	d00a      	beq.n	8003ff6 <UART_SetConfig+0x18a>
 8003fe0:	2b20      	cmp	r3, #32
 8003fe2:	d814      	bhi.n	800400e <UART_SetConfig+0x1a2>
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d002      	beq.n	8003fee <UART_SetConfig+0x182>
 8003fe8:	2b10      	cmp	r3, #16
 8003fea:	d008      	beq.n	8003ffe <UART_SetConfig+0x192>
 8003fec:	e00f      	b.n	800400e <UART_SetConfig+0x1a2>
 8003fee:	2300      	movs	r3, #0
 8003ff0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ff4:	e0ad      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ffc:	e0a9      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003ffe:	2304      	movs	r3, #4
 8004000:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004004:	e0a5      	b.n	8004152 <UART_SetConfig+0x2e6>
 8004006:	2308      	movs	r3, #8
 8004008:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800400c:	e0a1      	b.n	8004152 <UART_SetConfig+0x2e6>
 800400e:	2310      	movs	r3, #16
 8004010:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004014:	e09d      	b.n	8004152 <UART_SetConfig+0x2e6>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a4a      	ldr	r2, [pc, #296]	; (8004144 <UART_SetConfig+0x2d8>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d125      	bne.n	800406c <UART_SetConfig+0x200>
 8004020:	4b45      	ldr	r3, [pc, #276]	; (8004138 <UART_SetConfig+0x2cc>)
 8004022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004026:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800402a:	2bc0      	cmp	r3, #192	; 0xc0
 800402c:	d016      	beq.n	800405c <UART_SetConfig+0x1f0>
 800402e:	2bc0      	cmp	r3, #192	; 0xc0
 8004030:	d818      	bhi.n	8004064 <UART_SetConfig+0x1f8>
 8004032:	2b80      	cmp	r3, #128	; 0x80
 8004034:	d00a      	beq.n	800404c <UART_SetConfig+0x1e0>
 8004036:	2b80      	cmp	r3, #128	; 0x80
 8004038:	d814      	bhi.n	8004064 <UART_SetConfig+0x1f8>
 800403a:	2b00      	cmp	r3, #0
 800403c:	d002      	beq.n	8004044 <UART_SetConfig+0x1d8>
 800403e:	2b40      	cmp	r3, #64	; 0x40
 8004040:	d008      	beq.n	8004054 <UART_SetConfig+0x1e8>
 8004042:	e00f      	b.n	8004064 <UART_SetConfig+0x1f8>
 8004044:	2300      	movs	r3, #0
 8004046:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800404a:	e082      	b.n	8004152 <UART_SetConfig+0x2e6>
 800404c:	2302      	movs	r3, #2
 800404e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004052:	e07e      	b.n	8004152 <UART_SetConfig+0x2e6>
 8004054:	2304      	movs	r3, #4
 8004056:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800405a:	e07a      	b.n	8004152 <UART_SetConfig+0x2e6>
 800405c:	2308      	movs	r3, #8
 800405e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004062:	e076      	b.n	8004152 <UART_SetConfig+0x2e6>
 8004064:	2310      	movs	r3, #16
 8004066:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800406a:	e072      	b.n	8004152 <UART_SetConfig+0x2e6>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a35      	ldr	r2, [pc, #212]	; (8004148 <UART_SetConfig+0x2dc>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d12a      	bne.n	80040cc <UART_SetConfig+0x260>
 8004076:	4b30      	ldr	r3, [pc, #192]	; (8004138 <UART_SetConfig+0x2cc>)
 8004078:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800407c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004080:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004084:	d01a      	beq.n	80040bc <UART_SetConfig+0x250>
 8004086:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800408a:	d81b      	bhi.n	80040c4 <UART_SetConfig+0x258>
 800408c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004090:	d00c      	beq.n	80040ac <UART_SetConfig+0x240>
 8004092:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004096:	d815      	bhi.n	80040c4 <UART_SetConfig+0x258>
 8004098:	2b00      	cmp	r3, #0
 800409a:	d003      	beq.n	80040a4 <UART_SetConfig+0x238>
 800409c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040a0:	d008      	beq.n	80040b4 <UART_SetConfig+0x248>
 80040a2:	e00f      	b.n	80040c4 <UART_SetConfig+0x258>
 80040a4:	2300      	movs	r3, #0
 80040a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040aa:	e052      	b.n	8004152 <UART_SetConfig+0x2e6>
 80040ac:	2302      	movs	r3, #2
 80040ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040b2:	e04e      	b.n	8004152 <UART_SetConfig+0x2e6>
 80040b4:	2304      	movs	r3, #4
 80040b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ba:	e04a      	b.n	8004152 <UART_SetConfig+0x2e6>
 80040bc:	2308      	movs	r3, #8
 80040be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040c2:	e046      	b.n	8004152 <UART_SetConfig+0x2e6>
 80040c4:	2310      	movs	r3, #16
 80040c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ca:	e042      	b.n	8004152 <UART_SetConfig+0x2e6>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a17      	ldr	r2, [pc, #92]	; (8004130 <UART_SetConfig+0x2c4>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d13a      	bne.n	800414c <UART_SetConfig+0x2e0>
 80040d6:	4b18      	ldr	r3, [pc, #96]	; (8004138 <UART_SetConfig+0x2cc>)
 80040d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80040e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040e4:	d01a      	beq.n	800411c <UART_SetConfig+0x2b0>
 80040e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040ea:	d81b      	bhi.n	8004124 <UART_SetConfig+0x2b8>
 80040ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040f0:	d00c      	beq.n	800410c <UART_SetConfig+0x2a0>
 80040f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040f6:	d815      	bhi.n	8004124 <UART_SetConfig+0x2b8>
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d003      	beq.n	8004104 <UART_SetConfig+0x298>
 80040fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004100:	d008      	beq.n	8004114 <UART_SetConfig+0x2a8>
 8004102:	e00f      	b.n	8004124 <UART_SetConfig+0x2b8>
 8004104:	2300      	movs	r3, #0
 8004106:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800410a:	e022      	b.n	8004152 <UART_SetConfig+0x2e6>
 800410c:	2302      	movs	r3, #2
 800410e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004112:	e01e      	b.n	8004152 <UART_SetConfig+0x2e6>
 8004114:	2304      	movs	r3, #4
 8004116:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800411a:	e01a      	b.n	8004152 <UART_SetConfig+0x2e6>
 800411c:	2308      	movs	r3, #8
 800411e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004122:	e016      	b.n	8004152 <UART_SetConfig+0x2e6>
 8004124:	2310      	movs	r3, #16
 8004126:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800412a:	e012      	b.n	8004152 <UART_SetConfig+0x2e6>
 800412c:	efff69f3 	.word	0xefff69f3
 8004130:	40008000 	.word	0x40008000
 8004134:	40013800 	.word	0x40013800
 8004138:	40021000 	.word	0x40021000
 800413c:	40004400 	.word	0x40004400
 8004140:	40004800 	.word	0x40004800
 8004144:	40004c00 	.word	0x40004c00
 8004148:	40005000 	.word	0x40005000
 800414c:	2310      	movs	r3, #16
 800414e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a9f      	ldr	r2, [pc, #636]	; (80043d4 <UART_SetConfig+0x568>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d17a      	bne.n	8004252 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800415c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004160:	2b08      	cmp	r3, #8
 8004162:	d824      	bhi.n	80041ae <UART_SetConfig+0x342>
 8004164:	a201      	add	r2, pc, #4	; (adr r2, 800416c <UART_SetConfig+0x300>)
 8004166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800416a:	bf00      	nop
 800416c:	08004191 	.word	0x08004191
 8004170:	080041af 	.word	0x080041af
 8004174:	08004199 	.word	0x08004199
 8004178:	080041af 	.word	0x080041af
 800417c:	0800419f 	.word	0x0800419f
 8004180:	080041af 	.word	0x080041af
 8004184:	080041af 	.word	0x080041af
 8004188:	080041af 	.word	0x080041af
 800418c:	080041a7 	.word	0x080041a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004190:	f7fe f8a6 	bl	80022e0 <HAL_RCC_GetPCLK1Freq>
 8004194:	61f8      	str	r0, [r7, #28]
        break;
 8004196:	e010      	b.n	80041ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004198:	4b8f      	ldr	r3, [pc, #572]	; (80043d8 <UART_SetConfig+0x56c>)
 800419a:	61fb      	str	r3, [r7, #28]
        break;
 800419c:	e00d      	b.n	80041ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800419e:	f7fe f807 	bl	80021b0 <HAL_RCC_GetSysClockFreq>
 80041a2:	61f8      	str	r0, [r7, #28]
        break;
 80041a4:	e009      	b.n	80041ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041aa:	61fb      	str	r3, [r7, #28]
        break;
 80041ac:	e005      	b.n	80041ba <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80041ae:	2300      	movs	r3, #0
 80041b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80041b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	f000 80fb 	beq.w	80043b8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	685a      	ldr	r2, [r3, #4]
 80041c6:	4613      	mov	r3, r2
 80041c8:	005b      	lsls	r3, r3, #1
 80041ca:	4413      	add	r3, r2
 80041cc:	69fa      	ldr	r2, [r7, #28]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d305      	bcc.n	80041de <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80041d8:	69fa      	ldr	r2, [r7, #28]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d903      	bls.n	80041e6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80041e4:	e0e8      	b.n	80043b8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	2200      	movs	r2, #0
 80041ea:	461c      	mov	r4, r3
 80041ec:	4615      	mov	r5, r2
 80041ee:	f04f 0200 	mov.w	r2, #0
 80041f2:	f04f 0300 	mov.w	r3, #0
 80041f6:	022b      	lsls	r3, r5, #8
 80041f8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80041fc:	0222      	lsls	r2, r4, #8
 80041fe:	68f9      	ldr	r1, [r7, #12]
 8004200:	6849      	ldr	r1, [r1, #4]
 8004202:	0849      	lsrs	r1, r1, #1
 8004204:	2000      	movs	r0, #0
 8004206:	4688      	mov	r8, r1
 8004208:	4681      	mov	r9, r0
 800420a:	eb12 0a08 	adds.w	sl, r2, r8
 800420e:	eb43 0b09 	adc.w	fp, r3, r9
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	603b      	str	r3, [r7, #0]
 800421a:	607a      	str	r2, [r7, #4]
 800421c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004220:	4650      	mov	r0, sl
 8004222:	4659      	mov	r1, fp
 8004224:	f7fc f82c 	bl	8000280 <__aeabi_uldivmod>
 8004228:	4602      	mov	r2, r0
 800422a:	460b      	mov	r3, r1
 800422c:	4613      	mov	r3, r2
 800422e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004236:	d308      	bcc.n	800424a <UART_SetConfig+0x3de>
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800423e:	d204      	bcs.n	800424a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	60da      	str	r2, [r3, #12]
 8004248:	e0b6      	b.n	80043b8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004250:	e0b2      	b.n	80043b8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	69db      	ldr	r3, [r3, #28]
 8004256:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800425a:	d15e      	bne.n	800431a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800425c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004260:	2b08      	cmp	r3, #8
 8004262:	d828      	bhi.n	80042b6 <UART_SetConfig+0x44a>
 8004264:	a201      	add	r2, pc, #4	; (adr r2, 800426c <UART_SetConfig+0x400>)
 8004266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800426a:	bf00      	nop
 800426c:	08004291 	.word	0x08004291
 8004270:	08004299 	.word	0x08004299
 8004274:	080042a1 	.word	0x080042a1
 8004278:	080042b7 	.word	0x080042b7
 800427c:	080042a7 	.word	0x080042a7
 8004280:	080042b7 	.word	0x080042b7
 8004284:	080042b7 	.word	0x080042b7
 8004288:	080042b7 	.word	0x080042b7
 800428c:	080042af 	.word	0x080042af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004290:	f7fe f826 	bl	80022e0 <HAL_RCC_GetPCLK1Freq>
 8004294:	61f8      	str	r0, [r7, #28]
        break;
 8004296:	e014      	b.n	80042c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004298:	f7fe f838 	bl	800230c <HAL_RCC_GetPCLK2Freq>
 800429c:	61f8      	str	r0, [r7, #28]
        break;
 800429e:	e010      	b.n	80042c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042a0:	4b4d      	ldr	r3, [pc, #308]	; (80043d8 <UART_SetConfig+0x56c>)
 80042a2:	61fb      	str	r3, [r7, #28]
        break;
 80042a4:	e00d      	b.n	80042c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042a6:	f7fd ff83 	bl	80021b0 <HAL_RCC_GetSysClockFreq>
 80042aa:	61f8      	str	r0, [r7, #28]
        break;
 80042ac:	e009      	b.n	80042c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042b2:	61fb      	str	r3, [r7, #28]
        break;
 80042b4:	e005      	b.n	80042c2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80042c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d077      	beq.n	80043b8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	005a      	lsls	r2, r3, #1
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	085b      	lsrs	r3, r3, #1
 80042d2:	441a      	add	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042dc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	2b0f      	cmp	r3, #15
 80042e2:	d916      	bls.n	8004312 <UART_SetConfig+0x4a6>
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042ea:	d212      	bcs.n	8004312 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	f023 030f 	bic.w	r3, r3, #15
 80042f4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	085b      	lsrs	r3, r3, #1
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	f003 0307 	and.w	r3, r3, #7
 8004300:	b29a      	uxth	r2, r3
 8004302:	8afb      	ldrh	r3, [r7, #22]
 8004304:	4313      	orrs	r3, r2
 8004306:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	8afa      	ldrh	r2, [r7, #22]
 800430e:	60da      	str	r2, [r3, #12]
 8004310:	e052      	b.n	80043b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004318:	e04e      	b.n	80043b8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800431a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800431e:	2b08      	cmp	r3, #8
 8004320:	d827      	bhi.n	8004372 <UART_SetConfig+0x506>
 8004322:	a201      	add	r2, pc, #4	; (adr r2, 8004328 <UART_SetConfig+0x4bc>)
 8004324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004328:	0800434d 	.word	0x0800434d
 800432c:	08004355 	.word	0x08004355
 8004330:	0800435d 	.word	0x0800435d
 8004334:	08004373 	.word	0x08004373
 8004338:	08004363 	.word	0x08004363
 800433c:	08004373 	.word	0x08004373
 8004340:	08004373 	.word	0x08004373
 8004344:	08004373 	.word	0x08004373
 8004348:	0800436b 	.word	0x0800436b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800434c:	f7fd ffc8 	bl	80022e0 <HAL_RCC_GetPCLK1Freq>
 8004350:	61f8      	str	r0, [r7, #28]
        break;
 8004352:	e014      	b.n	800437e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004354:	f7fd ffda 	bl	800230c <HAL_RCC_GetPCLK2Freq>
 8004358:	61f8      	str	r0, [r7, #28]
        break;
 800435a:	e010      	b.n	800437e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800435c:	4b1e      	ldr	r3, [pc, #120]	; (80043d8 <UART_SetConfig+0x56c>)
 800435e:	61fb      	str	r3, [r7, #28]
        break;
 8004360:	e00d      	b.n	800437e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004362:	f7fd ff25 	bl	80021b0 <HAL_RCC_GetSysClockFreq>
 8004366:	61f8      	str	r0, [r7, #28]
        break;
 8004368:	e009      	b.n	800437e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800436a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800436e:	61fb      	str	r3, [r7, #28]
        break;
 8004370:	e005      	b.n	800437e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004372:	2300      	movs	r3, #0
 8004374:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800437c:	bf00      	nop
    }

    if (pclk != 0U)
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d019      	beq.n	80043b8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	085a      	lsrs	r2, r3, #1
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	441a      	add	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	fbb2 f3f3 	udiv	r3, r2, r3
 8004396:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	2b0f      	cmp	r3, #15
 800439c:	d909      	bls.n	80043b2 <UART_SetConfig+0x546>
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043a4:	d205      	bcs.n	80043b2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	60da      	str	r2, [r3, #12]
 80043b0:	e002      	b.n	80043b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80043c4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3728      	adds	r7, #40	; 0x28
 80043cc:	46bd      	mov	sp, r7
 80043ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043d2:	bf00      	nop
 80043d4:	40008000 	.word	0x40008000
 80043d8:	00f42400 	.word	0x00f42400

080043dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d00a      	beq.n	8004406 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	430a      	orrs	r2, r1
 8004404:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	2b00      	cmp	r3, #0
 8004410:	d00a      	beq.n	8004428 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	430a      	orrs	r2, r1
 8004426:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b00      	cmp	r3, #0
 8004432:	d00a      	beq.n	800444a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	430a      	orrs	r2, r1
 8004448:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444e:	f003 0304 	and.w	r3, r3, #4
 8004452:	2b00      	cmp	r3, #0
 8004454:	d00a      	beq.n	800446c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	430a      	orrs	r2, r1
 800446a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	f003 0310 	and.w	r3, r3, #16
 8004474:	2b00      	cmp	r3, #0
 8004476:	d00a      	beq.n	800448e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	430a      	orrs	r2, r1
 800448c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004492:	f003 0320 	and.w	r3, r3, #32
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00a      	beq.n	80044b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	430a      	orrs	r2, r1
 80044ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d01a      	beq.n	80044f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044da:	d10a      	bne.n	80044f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	430a      	orrs	r2, r1
 80044f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00a      	beq.n	8004514 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	605a      	str	r2, [r3, #4]
  }
}
 8004514:	bf00      	nop
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr

08004520 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b098      	sub	sp, #96	; 0x60
 8004524:	af02      	add	r7, sp, #8
 8004526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004530:	f7fc fd3a 	bl	8000fa8 <HAL_GetTick>
 8004534:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0308 	and.w	r3, r3, #8
 8004540:	2b08      	cmp	r3, #8
 8004542:	d12e      	bne.n	80045a2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004544:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004548:	9300      	str	r3, [sp, #0]
 800454a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800454c:	2200      	movs	r2, #0
 800454e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f88c 	bl	8004670 <UART_WaitOnFlagUntilTimeout>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d021      	beq.n	80045a2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004566:	e853 3f00 	ldrex	r3, [r3]
 800456a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800456c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800456e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004572:	653b      	str	r3, [r7, #80]	; 0x50
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	461a      	mov	r2, r3
 800457a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800457c:	647b      	str	r3, [r7, #68]	; 0x44
 800457e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004580:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004582:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004584:	e841 2300 	strex	r3, r2, [r1]
 8004588:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800458a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1e6      	bne.n	800455e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2220      	movs	r2, #32
 8004594:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e062      	b.n	8004668 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0304 	and.w	r3, r3, #4
 80045ac:	2b04      	cmp	r3, #4
 80045ae:	d149      	bne.n	8004644 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80045b4:	9300      	str	r3, [sp, #0]
 80045b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045b8:	2200      	movs	r2, #0
 80045ba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f856 	bl	8004670 <UART_WaitOnFlagUntilTimeout>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d03c      	beq.n	8004644 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d2:	e853 3f00 	ldrex	r3, [r3]
 80045d6:	623b      	str	r3, [r7, #32]
   return(result);
 80045d8:	6a3b      	ldr	r3, [r7, #32]
 80045da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80045de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	461a      	mov	r2, r3
 80045e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045e8:	633b      	str	r3, [r7, #48]	; 0x30
 80045ea:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80045ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045f0:	e841 2300 	strex	r3, r2, [r1]
 80045f4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80045f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d1e6      	bne.n	80045ca <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	3308      	adds	r3, #8
 8004602:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	e853 3f00 	ldrex	r3, [r3]
 800460a:	60fb      	str	r3, [r7, #12]
   return(result);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f023 0301 	bic.w	r3, r3, #1
 8004612:	64bb      	str	r3, [r7, #72]	; 0x48
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	3308      	adds	r3, #8
 800461a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800461c:	61fa      	str	r2, [r7, #28]
 800461e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004620:	69b9      	ldr	r1, [r7, #24]
 8004622:	69fa      	ldr	r2, [r7, #28]
 8004624:	e841 2300 	strex	r3, r2, [r1]
 8004628:	617b      	str	r3, [r7, #20]
   return(result);
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d1e5      	bne.n	80045fc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2220      	movs	r2, #32
 8004634:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e011      	b.n	8004668 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2220      	movs	r2, #32
 8004648:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2220      	movs	r2, #32
 800464e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3758      	adds	r7, #88	; 0x58
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	60b9      	str	r1, [r7, #8]
 800467a:	603b      	str	r3, [r7, #0]
 800467c:	4613      	mov	r3, r2
 800467e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004680:	e049      	b.n	8004716 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004688:	d045      	beq.n	8004716 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800468a:	f7fc fc8d 	bl	8000fa8 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	429a      	cmp	r2, r3
 8004698:	d302      	bcc.n	80046a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d101      	bne.n	80046a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e048      	b.n	8004736 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0304 	and.w	r3, r3, #4
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d031      	beq.n	8004716 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	69db      	ldr	r3, [r3, #28]
 80046b8:	f003 0308 	and.w	r3, r3, #8
 80046bc:	2b08      	cmp	r3, #8
 80046be:	d110      	bne.n	80046e2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2208      	movs	r2, #8
 80046c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046c8:	68f8      	ldr	r0, [r7, #12]
 80046ca:	f000 f8ff 	bl	80048cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2208      	movs	r2, #8
 80046d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e029      	b.n	8004736 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	69db      	ldr	r3, [r3, #28]
 80046e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046f0:	d111      	bne.n	8004716 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046fc:	68f8      	ldr	r0, [r7, #12]
 80046fe:	f000 f8e5 	bl	80048cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2220      	movs	r2, #32
 8004706:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e00f      	b.n	8004736 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	69da      	ldr	r2, [r3, #28]
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	4013      	ands	r3, r2
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	429a      	cmp	r2, r3
 8004724:	bf0c      	ite	eq
 8004726:	2301      	moveq	r3, #1
 8004728:	2300      	movne	r3, #0
 800472a:	b2db      	uxtb	r3, r3
 800472c:	461a      	mov	r2, r3
 800472e:	79fb      	ldrb	r3, [r7, #7]
 8004730:	429a      	cmp	r2, r3
 8004732:	d0a6      	beq.n	8004682 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3710      	adds	r7, #16
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
	...

08004740 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004740:	b480      	push	{r7}
 8004742:	b097      	sub	sp, #92	; 0x5c
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	4613      	mov	r3, r2
 800474c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	68ba      	ldr	r2, [r7, #8]
 8004752:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	88fa      	ldrh	r2, [r7, #6]
 8004758:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	88fa      	ldrh	r2, [r7, #6]
 8004760:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2200      	movs	r2, #0
 8004768:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004772:	d10e      	bne.n	8004792 <UART_Start_Receive_IT+0x52>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d105      	bne.n	8004788 <UART_Start_Receive_IT+0x48>
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004782:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004786:	e02d      	b.n	80047e4 <UART_Start_Receive_IT+0xa4>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	22ff      	movs	r2, #255	; 0xff
 800478c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004790:	e028      	b.n	80047e4 <UART_Start_Receive_IT+0xa4>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10d      	bne.n	80047b6 <UART_Start_Receive_IT+0x76>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d104      	bne.n	80047ac <UART_Start_Receive_IT+0x6c>
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	22ff      	movs	r2, #255	; 0xff
 80047a6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80047aa:	e01b      	b.n	80047e4 <UART_Start_Receive_IT+0xa4>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	227f      	movs	r2, #127	; 0x7f
 80047b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80047b4:	e016      	b.n	80047e4 <UART_Start_Receive_IT+0xa4>
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047be:	d10d      	bne.n	80047dc <UART_Start_Receive_IT+0x9c>
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	691b      	ldr	r3, [r3, #16]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d104      	bne.n	80047d2 <UART_Start_Receive_IT+0x92>
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	227f      	movs	r2, #127	; 0x7f
 80047cc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80047d0:	e008      	b.n	80047e4 <UART_Start_Receive_IT+0xa4>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	223f      	movs	r2, #63	; 0x3f
 80047d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80047da:	e003      	b.n	80047e4 <UART_Start_Receive_IT+0xa4>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2222      	movs	r2, #34	; 0x22
 80047f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	3308      	adds	r3, #8
 80047fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047fe:	e853 3f00 	ldrex	r3, [r3]
 8004802:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004806:	f043 0301 	orr.w	r3, r3, #1
 800480a:	657b      	str	r3, [r7, #84]	; 0x54
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	3308      	adds	r3, #8
 8004812:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004814:	64ba      	str	r2, [r7, #72]	; 0x48
 8004816:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004818:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800481a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800481c:	e841 2300 	strex	r3, r2, [r1]
 8004820:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004822:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004824:	2b00      	cmp	r3, #0
 8004826:	d1e5      	bne.n	80047f4 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004830:	d107      	bne.n	8004842 <UART_Start_Receive_IT+0x102>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d103      	bne.n	8004842 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	4a21      	ldr	r2, [pc, #132]	; (80048c4 <UART_Start_Receive_IT+0x184>)
 800483e:	669a      	str	r2, [r3, #104]	; 0x68
 8004840:	e002      	b.n	8004848 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	4a20      	ldr	r2, [pc, #128]	; (80048c8 <UART_Start_Receive_IT+0x188>)
 8004846:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	691b      	ldr	r3, [r3, #16]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d019      	beq.n	8004884 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004858:	e853 3f00 	ldrex	r3, [r3]
 800485c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800485e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004860:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8004864:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	461a      	mov	r2, r3
 800486c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800486e:	637b      	str	r3, [r7, #52]	; 0x34
 8004870:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004872:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004874:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004876:	e841 2300 	strex	r3, r2, [r1]
 800487a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800487c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1e6      	bne.n	8004850 <UART_Start_Receive_IT+0x110>
 8004882:	e018      	b.n	80048b6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	e853 3f00 	ldrex	r3, [r3]
 8004890:	613b      	str	r3, [r7, #16]
   return(result);
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	f043 0320 	orr.w	r3, r3, #32
 8004898:	653b      	str	r3, [r7, #80]	; 0x50
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	461a      	mov	r2, r3
 80048a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048a2:	623b      	str	r3, [r7, #32]
 80048a4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a6:	69f9      	ldr	r1, [r7, #28]
 80048a8:	6a3a      	ldr	r2, [r7, #32]
 80048aa:	e841 2300 	strex	r3, r2, [r1]
 80048ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1e6      	bne.n	8004884 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	375c      	adds	r7, #92	; 0x5c
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr
 80048c4:	08004d49 	.word	0x08004d49
 80048c8:	08004b8d 	.word	0x08004b8d

080048cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b095      	sub	sp, #84	; 0x54
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048dc:	e853 3f00 	ldrex	r3, [r3]
 80048e0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80048e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80048e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	461a      	mov	r2, r3
 80048f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048f2:	643b      	str	r3, [r7, #64]	; 0x40
 80048f4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80048f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048fa:	e841 2300 	strex	r3, r2, [r1]
 80048fe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1e6      	bne.n	80048d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	3308      	adds	r3, #8
 800490c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800490e:	6a3b      	ldr	r3, [r7, #32]
 8004910:	e853 3f00 	ldrex	r3, [r3]
 8004914:	61fb      	str	r3, [r7, #28]
   return(result);
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	f023 0301 	bic.w	r3, r3, #1
 800491c:	64bb      	str	r3, [r7, #72]	; 0x48
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	3308      	adds	r3, #8
 8004924:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004926:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004928:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800492c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800492e:	e841 2300 	strex	r3, r2, [r1]
 8004932:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004936:	2b00      	cmp	r3, #0
 8004938:	d1e5      	bne.n	8004906 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800493e:	2b01      	cmp	r3, #1
 8004940:	d118      	bne.n	8004974 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	e853 3f00 	ldrex	r3, [r3]
 800494e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	f023 0310 	bic.w	r3, r3, #16
 8004956:	647b      	str	r3, [r7, #68]	; 0x44
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	461a      	mov	r2, r3
 800495e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004960:	61bb      	str	r3, [r7, #24]
 8004962:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004964:	6979      	ldr	r1, [r7, #20]
 8004966:	69ba      	ldr	r2, [r7, #24]
 8004968:	e841 2300 	strex	r3, r2, [r1]
 800496c:	613b      	str	r3, [r7, #16]
   return(result);
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d1e6      	bne.n	8004942 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2220      	movs	r2, #32
 8004978:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004988:	bf00      	nop
 800498a:	3754      	adds	r7, #84	; 0x54
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr

08004994 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049b2:	68f8      	ldr	r0, [r7, #12]
 80049b4:	f7ff fa44 	bl	8003e40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049b8:	bf00      	nop
 80049ba:	3710      	adds	r7, #16
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}

080049c0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b08f      	sub	sp, #60	; 0x3c
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80049cc:	2b21      	cmp	r3, #33	; 0x21
 80049ce:	d14d      	bne.n	8004a6c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d132      	bne.n	8004a42 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e2:	6a3b      	ldr	r3, [r7, #32]
 80049e4:	e853 3f00 	ldrex	r3, [r3]
 80049e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049f0:	637b      	str	r3, [r7, #52]	; 0x34
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	461a      	mov	r2, r3
 80049f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049fc:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a02:	e841 2300 	strex	r3, r2, [r1]
 8004a06:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1e6      	bne.n	80049dc <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	e853 3f00 	ldrex	r3, [r3]
 8004a1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a22:	633b      	str	r3, [r7, #48]	; 0x30
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	461a      	mov	r2, r3
 8004a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a2c:	61bb      	str	r3, [r7, #24]
 8004a2e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a30:	6979      	ldr	r1, [r7, #20]
 8004a32:	69ba      	ldr	r2, [r7, #24]
 8004a34:	e841 2300 	strex	r3, r2, [r1]
 8004a38:	613b      	str	r3, [r7, #16]
   return(result);
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d1e6      	bne.n	8004a0e <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8004a40:	e014      	b.n	8004a6c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a46:	781a      	ldrb	r2, [r3, #0]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	b292      	uxth	r2, r2
 8004a4e:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a54:	1c5a      	adds	r2, r3, #1
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	3b01      	subs	r3, #1
 8004a64:	b29a      	uxth	r2, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8004a6c:	bf00      	nop
 8004a6e:	373c      	adds	r7, #60	; 0x3c
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b091      	sub	sp, #68	; 0x44
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a84:	2b21      	cmp	r3, #33	; 0x21
 8004a86:	d151      	bne.n	8004b2c <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d132      	bne.n	8004afa <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9c:	e853 3f00 	ldrex	r3, [r3]
 8004aa0:	623b      	str	r3, [r7, #32]
   return(result);
 8004aa2:	6a3b      	ldr	r3, [r7, #32]
 8004aa4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004aa8:	63bb      	str	r3, [r7, #56]	; 0x38
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	461a      	mov	r2, r3
 8004ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ab2:	633b      	str	r3, [r7, #48]	; 0x30
 8004ab4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ab8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004aba:	e841 2300 	strex	r3, r2, [r1]
 8004abe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d1e6      	bne.n	8004a94 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	e853 3f00 	ldrex	r3, [r3]
 8004ad2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ada:	637b      	str	r3, [r7, #52]	; 0x34
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ae4:	61fb      	str	r3, [r7, #28]
 8004ae6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae8:	69b9      	ldr	r1, [r7, #24]
 8004aea:	69fa      	ldr	r2, [r7, #28]
 8004aec:	e841 2300 	strex	r3, r2, [r1]
 8004af0:	617b      	str	r3, [r7, #20]
   return(result);
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1e6      	bne.n	8004ac6 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8004af8:	e018      	b.n	8004b2c <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004afe:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004b00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b02:	881a      	ldrh	r2, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b0c:	b292      	uxth	r2, r2
 8004b0e:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b14:	1c9a      	adds	r2, r3, #2
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	3b01      	subs	r3, #1
 8004b24:	b29a      	uxth	r2, r3
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8004b2c:	bf00      	nop
 8004b2e:	3744      	adds	r7, #68	; 0x44
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b088      	sub	sp, #32
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	e853 3f00 	ldrex	r3, [r3]
 8004b4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b54:	61fb      	str	r3, [r7, #28]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	61bb      	str	r3, [r7, #24]
 8004b60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b62:	6979      	ldr	r1, [r7, #20]
 8004b64:	69ba      	ldr	r2, [r7, #24]
 8004b66:	e841 2300 	strex	r3, r2, [r1]
 8004b6a:	613b      	str	r3, [r7, #16]
   return(result);
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d1e6      	bne.n	8004b40 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2220      	movs	r2, #32
 8004b76:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f7fb feda 	bl	8000938 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b84:	bf00      	nop
 8004b86:	3720      	adds	r7, #32
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b09c      	sub	sp, #112	; 0x70
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004b9a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ba4:	2b22      	cmp	r3, #34	; 0x22
 8004ba6:	f040 80be 	bne.w	8004d26 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004bb0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004bb4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8004bb8:	b2d9      	uxtb	r1, r3
 8004bba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8004bbe:	b2da      	uxtb	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc4:	400a      	ands	r2, r1
 8004bc6:	b2d2      	uxtb	r2, r2
 8004bc8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bce:	1c5a      	adds	r2, r3, #1
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	b29a      	uxth	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	f040 80a3 	bne.w	8004d3a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bfc:	e853 3f00 	ldrex	r3, [r3]
 8004c00:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004c02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c08:	66bb      	str	r3, [r7, #104]	; 0x68
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	461a      	mov	r2, r3
 8004c10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004c12:	65bb      	str	r3, [r7, #88]	; 0x58
 8004c14:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c16:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004c18:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004c1a:	e841 2300 	strex	r3, r2, [r1]
 8004c1e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004c20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1e6      	bne.n	8004bf4 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	3308      	adds	r3, #8
 8004c2c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c30:	e853 3f00 	ldrex	r3, [r3]
 8004c34:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004c36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c38:	f023 0301 	bic.w	r3, r3, #1
 8004c3c:	667b      	str	r3, [r7, #100]	; 0x64
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	3308      	adds	r3, #8
 8004c44:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004c46:	647a      	str	r2, [r7, #68]	; 0x44
 8004c48:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004c4c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c4e:	e841 2300 	strex	r3, r2, [r1]
 8004c52:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004c54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1e5      	bne.n	8004c26 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2220      	movs	r2, #32
 8004c5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a34      	ldr	r2, [pc, #208]	; (8004d44 <UART_RxISR_8BIT+0x1b8>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d01f      	beq.n	8004cb8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d018      	beq.n	8004cb8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8e:	e853 3f00 	ldrex	r3, [r3]
 8004c92:	623b      	str	r3, [r7, #32]
   return(result);
 8004c94:	6a3b      	ldr	r3, [r7, #32]
 8004c96:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004c9a:	663b      	str	r3, [r7, #96]	; 0x60
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ca4:	633b      	str	r3, [r7, #48]	; 0x30
 8004ca6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004caa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cac:	e841 2300 	strex	r3, r2, [r1]
 8004cb0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1e6      	bne.n	8004c86 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d12e      	bne.n	8004d1e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	e853 3f00 	ldrex	r3, [r3]
 8004cd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f023 0310 	bic.w	r3, r3, #16
 8004cda:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ce4:	61fb      	str	r3, [r7, #28]
 8004ce6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce8:	69b9      	ldr	r1, [r7, #24]
 8004cea:	69fa      	ldr	r2, [r7, #28]
 8004cec:	e841 2300 	strex	r3, r2, [r1]
 8004cf0:	617b      	str	r3, [r7, #20]
   return(result);
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d1e6      	bne.n	8004cc6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	f003 0310 	and.w	r3, r3, #16
 8004d02:	2b10      	cmp	r3, #16
 8004d04:	d103      	bne.n	8004d0e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2210      	movs	r2, #16
 8004d0c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004d14:	4619      	mov	r1, r3
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f7ff f89c 	bl	8003e54 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004d1c:	e00d      	b.n	8004d3a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f7fb fe14 	bl	800094c <HAL_UART_RxCpltCallback>
}
 8004d24:	e009      	b.n	8004d3a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	8b1b      	ldrh	r3, [r3, #24]
 8004d2c:	b29a      	uxth	r2, r3
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f042 0208 	orr.w	r2, r2, #8
 8004d36:	b292      	uxth	r2, r2
 8004d38:	831a      	strh	r2, [r3, #24]
}
 8004d3a:	bf00      	nop
 8004d3c:	3770      	adds	r7, #112	; 0x70
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}
 8004d42:	bf00      	nop
 8004d44:	40008000 	.word	0x40008000

08004d48 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b09c      	sub	sp, #112	; 0x70
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004d56:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d60:	2b22      	cmp	r3, #34	; 0x22
 8004d62:	f040 80be 	bne.w	8004ee2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004d6c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d74:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004d76:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8004d7a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8004d7e:	4013      	ands	r3, r2
 8004d80:	b29a      	uxth	r2, r3
 8004d82:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004d84:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d8a:	1c9a      	adds	r2, r3, #2
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	b29a      	uxth	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	f040 80a3 	bne.w	8004ef6 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004db8:	e853 3f00 	ldrex	r3, [r3]
 8004dbc:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004dbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004dc0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004dc4:	667b      	str	r3, [r7, #100]	; 0x64
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	461a      	mov	r2, r3
 8004dcc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004dce:	657b      	str	r3, [r7, #84]	; 0x54
 8004dd0:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004dd4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004dd6:	e841 2300 	strex	r3, r2, [r1]
 8004dda:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004ddc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d1e6      	bne.n	8004db0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	3308      	adds	r3, #8
 8004de8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dec:	e853 3f00 	ldrex	r3, [r3]
 8004df0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004df4:	f023 0301 	bic.w	r3, r3, #1
 8004df8:	663b      	str	r3, [r7, #96]	; 0x60
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	3308      	adds	r3, #8
 8004e00:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004e02:	643a      	str	r2, [r7, #64]	; 0x40
 8004e04:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e06:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e08:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e0a:	e841 2300 	strex	r3, r2, [r1]
 8004e0e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d1e5      	bne.n	8004de2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2220      	movs	r2, #32
 8004e1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a34      	ldr	r2, [pc, #208]	; (8004f00 <UART_RxISR_16BIT+0x1b8>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d01f      	beq.n	8004e74 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d018      	beq.n	8004e74 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e48:	6a3b      	ldr	r3, [r7, #32]
 8004e4a:	e853 3f00 	ldrex	r3, [r3]
 8004e4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e50:	69fb      	ldr	r3, [r7, #28]
 8004e52:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004e56:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e62:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e68:	e841 2300 	strex	r3, r2, [r1]
 8004e6c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1e6      	bne.n	8004e42 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d12e      	bne.n	8004eda <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	e853 3f00 	ldrex	r3, [r3]
 8004e8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	f023 0310 	bic.w	r3, r3, #16
 8004e96:	65bb      	str	r3, [r7, #88]	; 0x58
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ea0:	61bb      	str	r3, [r7, #24]
 8004ea2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea4:	6979      	ldr	r1, [r7, #20]
 8004ea6:	69ba      	ldr	r2, [r7, #24]
 8004ea8:	e841 2300 	strex	r3, r2, [r1]
 8004eac:	613b      	str	r3, [r7, #16]
   return(result);
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d1e6      	bne.n	8004e82 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	69db      	ldr	r3, [r3, #28]
 8004eba:	f003 0310 	and.w	r3, r3, #16
 8004ebe:	2b10      	cmp	r3, #16
 8004ec0:	d103      	bne.n	8004eca <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2210      	movs	r2, #16
 8004ec8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f7fe ffbe 	bl	8003e54 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004ed8:	e00d      	b.n	8004ef6 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f7fb fd36 	bl	800094c <HAL_UART_RxCpltCallback>
}
 8004ee0:	e009      	b.n	8004ef6 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	8b1b      	ldrh	r3, [r3, #24]
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f042 0208 	orr.w	r2, r2, #8
 8004ef2:	b292      	uxth	r2, r2
 8004ef4:	831a      	strh	r2, [r3, #24]
}
 8004ef6:	bf00      	nop
 8004ef8:	3770      	adds	r7, #112	; 0x70
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	40008000 	.word	0x40008000

08004f04 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004f0c:	bf00      	nop
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <__itoa>:
 8004f18:	1e93      	subs	r3, r2, #2
 8004f1a:	2b22      	cmp	r3, #34	; 0x22
 8004f1c:	b510      	push	{r4, lr}
 8004f1e:	460c      	mov	r4, r1
 8004f20:	d904      	bls.n	8004f2c <__itoa+0x14>
 8004f22:	2300      	movs	r3, #0
 8004f24:	700b      	strb	r3, [r1, #0]
 8004f26:	461c      	mov	r4, r3
 8004f28:	4620      	mov	r0, r4
 8004f2a:	bd10      	pop	{r4, pc}
 8004f2c:	2a0a      	cmp	r2, #10
 8004f2e:	d109      	bne.n	8004f44 <__itoa+0x2c>
 8004f30:	2800      	cmp	r0, #0
 8004f32:	da07      	bge.n	8004f44 <__itoa+0x2c>
 8004f34:	232d      	movs	r3, #45	; 0x2d
 8004f36:	700b      	strb	r3, [r1, #0]
 8004f38:	4240      	negs	r0, r0
 8004f3a:	2101      	movs	r1, #1
 8004f3c:	4421      	add	r1, r4
 8004f3e:	f000 f805 	bl	8004f4c <__utoa>
 8004f42:	e7f1      	b.n	8004f28 <__itoa+0x10>
 8004f44:	2100      	movs	r1, #0
 8004f46:	e7f9      	b.n	8004f3c <__itoa+0x24>

08004f48 <itoa>:
 8004f48:	f7ff bfe6 	b.w	8004f18 <__itoa>

08004f4c <__utoa>:
 8004f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f4e:	4c1f      	ldr	r4, [pc, #124]	; (8004fcc <__utoa+0x80>)
 8004f50:	b08b      	sub	sp, #44	; 0x2c
 8004f52:	4605      	mov	r5, r0
 8004f54:	460b      	mov	r3, r1
 8004f56:	466e      	mov	r6, sp
 8004f58:	f104 0c20 	add.w	ip, r4, #32
 8004f5c:	6820      	ldr	r0, [r4, #0]
 8004f5e:	6861      	ldr	r1, [r4, #4]
 8004f60:	4637      	mov	r7, r6
 8004f62:	c703      	stmia	r7!, {r0, r1}
 8004f64:	3408      	adds	r4, #8
 8004f66:	4564      	cmp	r4, ip
 8004f68:	463e      	mov	r6, r7
 8004f6a:	d1f7      	bne.n	8004f5c <__utoa+0x10>
 8004f6c:	7921      	ldrb	r1, [r4, #4]
 8004f6e:	7139      	strb	r1, [r7, #4]
 8004f70:	1e91      	subs	r1, r2, #2
 8004f72:	6820      	ldr	r0, [r4, #0]
 8004f74:	6038      	str	r0, [r7, #0]
 8004f76:	2922      	cmp	r1, #34	; 0x22
 8004f78:	f04f 0100 	mov.w	r1, #0
 8004f7c:	d904      	bls.n	8004f88 <__utoa+0x3c>
 8004f7e:	7019      	strb	r1, [r3, #0]
 8004f80:	460b      	mov	r3, r1
 8004f82:	4618      	mov	r0, r3
 8004f84:	b00b      	add	sp, #44	; 0x2c
 8004f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f88:	1e58      	subs	r0, r3, #1
 8004f8a:	4684      	mov	ip, r0
 8004f8c:	fbb5 f7f2 	udiv	r7, r5, r2
 8004f90:	fb02 5617 	mls	r6, r2, r7, r5
 8004f94:	3628      	adds	r6, #40	; 0x28
 8004f96:	446e      	add	r6, sp
 8004f98:	460c      	mov	r4, r1
 8004f9a:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8004f9e:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8004fa2:	462e      	mov	r6, r5
 8004fa4:	42b2      	cmp	r2, r6
 8004fa6:	f101 0101 	add.w	r1, r1, #1
 8004faa:	463d      	mov	r5, r7
 8004fac:	d9ee      	bls.n	8004f8c <__utoa+0x40>
 8004fae:	2200      	movs	r2, #0
 8004fb0:	545a      	strb	r2, [r3, r1]
 8004fb2:	1919      	adds	r1, r3, r4
 8004fb4:	1aa5      	subs	r5, r4, r2
 8004fb6:	42aa      	cmp	r2, r5
 8004fb8:	dae3      	bge.n	8004f82 <__utoa+0x36>
 8004fba:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004fbe:	780e      	ldrb	r6, [r1, #0]
 8004fc0:	7006      	strb	r6, [r0, #0]
 8004fc2:	3201      	adds	r2, #1
 8004fc4:	f801 5901 	strb.w	r5, [r1], #-1
 8004fc8:	e7f4      	b.n	8004fb4 <__utoa+0x68>
 8004fca:	bf00      	nop
 8004fcc:	080059b0 	.word	0x080059b0

08004fd0 <siprintf>:
 8004fd0:	b40e      	push	{r1, r2, r3}
 8004fd2:	b500      	push	{lr}
 8004fd4:	b09c      	sub	sp, #112	; 0x70
 8004fd6:	ab1d      	add	r3, sp, #116	; 0x74
 8004fd8:	9002      	str	r0, [sp, #8]
 8004fda:	9006      	str	r0, [sp, #24]
 8004fdc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004fe0:	4809      	ldr	r0, [pc, #36]	; (8005008 <siprintf+0x38>)
 8004fe2:	9107      	str	r1, [sp, #28]
 8004fe4:	9104      	str	r1, [sp, #16]
 8004fe6:	4909      	ldr	r1, [pc, #36]	; (800500c <siprintf+0x3c>)
 8004fe8:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fec:	9105      	str	r1, [sp, #20]
 8004fee:	6800      	ldr	r0, [r0, #0]
 8004ff0:	9301      	str	r3, [sp, #4]
 8004ff2:	a902      	add	r1, sp, #8
 8004ff4:	f000 f992 	bl	800531c <_svfiprintf_r>
 8004ff8:	9b02      	ldr	r3, [sp, #8]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	701a      	strb	r2, [r3, #0]
 8004ffe:	b01c      	add	sp, #112	; 0x70
 8005000:	f85d eb04 	ldr.w	lr, [sp], #4
 8005004:	b003      	add	sp, #12
 8005006:	4770      	bx	lr
 8005008:	200000a4 	.word	0x200000a4
 800500c:	ffff0208 	.word	0xffff0208

08005010 <memset>:
 8005010:	4402      	add	r2, r0
 8005012:	4603      	mov	r3, r0
 8005014:	4293      	cmp	r3, r2
 8005016:	d100      	bne.n	800501a <memset+0xa>
 8005018:	4770      	bx	lr
 800501a:	f803 1b01 	strb.w	r1, [r3], #1
 800501e:	e7f9      	b.n	8005014 <memset+0x4>

08005020 <__errno>:
 8005020:	4b01      	ldr	r3, [pc, #4]	; (8005028 <__errno+0x8>)
 8005022:	6818      	ldr	r0, [r3, #0]
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	200000a4 	.word	0x200000a4

0800502c <__libc_init_array>:
 800502c:	b570      	push	{r4, r5, r6, lr}
 800502e:	4d0d      	ldr	r5, [pc, #52]	; (8005064 <__libc_init_array+0x38>)
 8005030:	4c0d      	ldr	r4, [pc, #52]	; (8005068 <__libc_init_array+0x3c>)
 8005032:	1b64      	subs	r4, r4, r5
 8005034:	10a4      	asrs	r4, r4, #2
 8005036:	2600      	movs	r6, #0
 8005038:	42a6      	cmp	r6, r4
 800503a:	d109      	bne.n	8005050 <__libc_init_array+0x24>
 800503c:	4d0b      	ldr	r5, [pc, #44]	; (800506c <__libc_init_array+0x40>)
 800503e:	4c0c      	ldr	r4, [pc, #48]	; (8005070 <__libc_init_array+0x44>)
 8005040:	f000 fc6a 	bl	8005918 <_init>
 8005044:	1b64      	subs	r4, r4, r5
 8005046:	10a4      	asrs	r4, r4, #2
 8005048:	2600      	movs	r6, #0
 800504a:	42a6      	cmp	r6, r4
 800504c:	d105      	bne.n	800505a <__libc_init_array+0x2e>
 800504e:	bd70      	pop	{r4, r5, r6, pc}
 8005050:	f855 3b04 	ldr.w	r3, [r5], #4
 8005054:	4798      	blx	r3
 8005056:	3601      	adds	r6, #1
 8005058:	e7ee      	b.n	8005038 <__libc_init_array+0xc>
 800505a:	f855 3b04 	ldr.w	r3, [r5], #4
 800505e:	4798      	blx	r3
 8005060:	3601      	adds	r6, #1
 8005062:	e7f2      	b.n	800504a <__libc_init_array+0x1e>
 8005064:	08005a10 	.word	0x08005a10
 8005068:	08005a10 	.word	0x08005a10
 800506c:	08005a10 	.word	0x08005a10
 8005070:	08005a14 	.word	0x08005a14

08005074 <__retarget_lock_acquire_recursive>:
 8005074:	4770      	bx	lr

08005076 <__retarget_lock_release_recursive>:
 8005076:	4770      	bx	lr

08005078 <_free_r>:
 8005078:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800507a:	2900      	cmp	r1, #0
 800507c:	d044      	beq.n	8005108 <_free_r+0x90>
 800507e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005082:	9001      	str	r0, [sp, #4]
 8005084:	2b00      	cmp	r3, #0
 8005086:	f1a1 0404 	sub.w	r4, r1, #4
 800508a:	bfb8      	it	lt
 800508c:	18e4      	addlt	r4, r4, r3
 800508e:	f000 f8df 	bl	8005250 <__malloc_lock>
 8005092:	4a1e      	ldr	r2, [pc, #120]	; (800510c <_free_r+0x94>)
 8005094:	9801      	ldr	r0, [sp, #4]
 8005096:	6813      	ldr	r3, [r2, #0]
 8005098:	b933      	cbnz	r3, 80050a8 <_free_r+0x30>
 800509a:	6063      	str	r3, [r4, #4]
 800509c:	6014      	str	r4, [r2, #0]
 800509e:	b003      	add	sp, #12
 80050a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80050a4:	f000 b8da 	b.w	800525c <__malloc_unlock>
 80050a8:	42a3      	cmp	r3, r4
 80050aa:	d908      	bls.n	80050be <_free_r+0x46>
 80050ac:	6825      	ldr	r5, [r4, #0]
 80050ae:	1961      	adds	r1, r4, r5
 80050b0:	428b      	cmp	r3, r1
 80050b2:	bf01      	itttt	eq
 80050b4:	6819      	ldreq	r1, [r3, #0]
 80050b6:	685b      	ldreq	r3, [r3, #4]
 80050b8:	1949      	addeq	r1, r1, r5
 80050ba:	6021      	streq	r1, [r4, #0]
 80050bc:	e7ed      	b.n	800509a <_free_r+0x22>
 80050be:	461a      	mov	r2, r3
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	b10b      	cbz	r3, 80050c8 <_free_r+0x50>
 80050c4:	42a3      	cmp	r3, r4
 80050c6:	d9fa      	bls.n	80050be <_free_r+0x46>
 80050c8:	6811      	ldr	r1, [r2, #0]
 80050ca:	1855      	adds	r5, r2, r1
 80050cc:	42a5      	cmp	r5, r4
 80050ce:	d10b      	bne.n	80050e8 <_free_r+0x70>
 80050d0:	6824      	ldr	r4, [r4, #0]
 80050d2:	4421      	add	r1, r4
 80050d4:	1854      	adds	r4, r2, r1
 80050d6:	42a3      	cmp	r3, r4
 80050d8:	6011      	str	r1, [r2, #0]
 80050da:	d1e0      	bne.n	800509e <_free_r+0x26>
 80050dc:	681c      	ldr	r4, [r3, #0]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	6053      	str	r3, [r2, #4]
 80050e2:	440c      	add	r4, r1
 80050e4:	6014      	str	r4, [r2, #0]
 80050e6:	e7da      	b.n	800509e <_free_r+0x26>
 80050e8:	d902      	bls.n	80050f0 <_free_r+0x78>
 80050ea:	230c      	movs	r3, #12
 80050ec:	6003      	str	r3, [r0, #0]
 80050ee:	e7d6      	b.n	800509e <_free_r+0x26>
 80050f0:	6825      	ldr	r5, [r4, #0]
 80050f2:	1961      	adds	r1, r4, r5
 80050f4:	428b      	cmp	r3, r1
 80050f6:	bf04      	itt	eq
 80050f8:	6819      	ldreq	r1, [r3, #0]
 80050fa:	685b      	ldreq	r3, [r3, #4]
 80050fc:	6063      	str	r3, [r4, #4]
 80050fe:	bf04      	itt	eq
 8005100:	1949      	addeq	r1, r1, r5
 8005102:	6021      	streq	r1, [r4, #0]
 8005104:	6054      	str	r4, [r2, #4]
 8005106:	e7ca      	b.n	800509e <_free_r+0x26>
 8005108:	b003      	add	sp, #12
 800510a:	bd30      	pop	{r4, r5, pc}
 800510c:	20000394 	.word	0x20000394

08005110 <sbrk_aligned>:
 8005110:	b570      	push	{r4, r5, r6, lr}
 8005112:	4e0e      	ldr	r6, [pc, #56]	; (800514c <sbrk_aligned+0x3c>)
 8005114:	460c      	mov	r4, r1
 8005116:	6831      	ldr	r1, [r6, #0]
 8005118:	4605      	mov	r5, r0
 800511a:	b911      	cbnz	r1, 8005122 <sbrk_aligned+0x12>
 800511c:	f000 fba6 	bl	800586c <_sbrk_r>
 8005120:	6030      	str	r0, [r6, #0]
 8005122:	4621      	mov	r1, r4
 8005124:	4628      	mov	r0, r5
 8005126:	f000 fba1 	bl	800586c <_sbrk_r>
 800512a:	1c43      	adds	r3, r0, #1
 800512c:	d00a      	beq.n	8005144 <sbrk_aligned+0x34>
 800512e:	1cc4      	adds	r4, r0, #3
 8005130:	f024 0403 	bic.w	r4, r4, #3
 8005134:	42a0      	cmp	r0, r4
 8005136:	d007      	beq.n	8005148 <sbrk_aligned+0x38>
 8005138:	1a21      	subs	r1, r4, r0
 800513a:	4628      	mov	r0, r5
 800513c:	f000 fb96 	bl	800586c <_sbrk_r>
 8005140:	3001      	adds	r0, #1
 8005142:	d101      	bne.n	8005148 <sbrk_aligned+0x38>
 8005144:	f04f 34ff 	mov.w	r4, #4294967295
 8005148:	4620      	mov	r0, r4
 800514a:	bd70      	pop	{r4, r5, r6, pc}
 800514c:	20000398 	.word	0x20000398

08005150 <_malloc_r>:
 8005150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005154:	1ccd      	adds	r5, r1, #3
 8005156:	f025 0503 	bic.w	r5, r5, #3
 800515a:	3508      	adds	r5, #8
 800515c:	2d0c      	cmp	r5, #12
 800515e:	bf38      	it	cc
 8005160:	250c      	movcc	r5, #12
 8005162:	2d00      	cmp	r5, #0
 8005164:	4607      	mov	r7, r0
 8005166:	db01      	blt.n	800516c <_malloc_r+0x1c>
 8005168:	42a9      	cmp	r1, r5
 800516a:	d905      	bls.n	8005178 <_malloc_r+0x28>
 800516c:	230c      	movs	r3, #12
 800516e:	603b      	str	r3, [r7, #0]
 8005170:	2600      	movs	r6, #0
 8005172:	4630      	mov	r0, r6
 8005174:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005178:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800524c <_malloc_r+0xfc>
 800517c:	f000 f868 	bl	8005250 <__malloc_lock>
 8005180:	f8d8 3000 	ldr.w	r3, [r8]
 8005184:	461c      	mov	r4, r3
 8005186:	bb5c      	cbnz	r4, 80051e0 <_malloc_r+0x90>
 8005188:	4629      	mov	r1, r5
 800518a:	4638      	mov	r0, r7
 800518c:	f7ff ffc0 	bl	8005110 <sbrk_aligned>
 8005190:	1c43      	adds	r3, r0, #1
 8005192:	4604      	mov	r4, r0
 8005194:	d155      	bne.n	8005242 <_malloc_r+0xf2>
 8005196:	f8d8 4000 	ldr.w	r4, [r8]
 800519a:	4626      	mov	r6, r4
 800519c:	2e00      	cmp	r6, #0
 800519e:	d145      	bne.n	800522c <_malloc_r+0xdc>
 80051a0:	2c00      	cmp	r4, #0
 80051a2:	d048      	beq.n	8005236 <_malloc_r+0xe6>
 80051a4:	6823      	ldr	r3, [r4, #0]
 80051a6:	4631      	mov	r1, r6
 80051a8:	4638      	mov	r0, r7
 80051aa:	eb04 0903 	add.w	r9, r4, r3
 80051ae:	f000 fb5d 	bl	800586c <_sbrk_r>
 80051b2:	4581      	cmp	r9, r0
 80051b4:	d13f      	bne.n	8005236 <_malloc_r+0xe6>
 80051b6:	6821      	ldr	r1, [r4, #0]
 80051b8:	1a6d      	subs	r5, r5, r1
 80051ba:	4629      	mov	r1, r5
 80051bc:	4638      	mov	r0, r7
 80051be:	f7ff ffa7 	bl	8005110 <sbrk_aligned>
 80051c2:	3001      	adds	r0, #1
 80051c4:	d037      	beq.n	8005236 <_malloc_r+0xe6>
 80051c6:	6823      	ldr	r3, [r4, #0]
 80051c8:	442b      	add	r3, r5
 80051ca:	6023      	str	r3, [r4, #0]
 80051cc:	f8d8 3000 	ldr.w	r3, [r8]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d038      	beq.n	8005246 <_malloc_r+0xf6>
 80051d4:	685a      	ldr	r2, [r3, #4]
 80051d6:	42a2      	cmp	r2, r4
 80051d8:	d12b      	bne.n	8005232 <_malloc_r+0xe2>
 80051da:	2200      	movs	r2, #0
 80051dc:	605a      	str	r2, [r3, #4]
 80051de:	e00f      	b.n	8005200 <_malloc_r+0xb0>
 80051e0:	6822      	ldr	r2, [r4, #0]
 80051e2:	1b52      	subs	r2, r2, r5
 80051e4:	d41f      	bmi.n	8005226 <_malloc_r+0xd6>
 80051e6:	2a0b      	cmp	r2, #11
 80051e8:	d917      	bls.n	800521a <_malloc_r+0xca>
 80051ea:	1961      	adds	r1, r4, r5
 80051ec:	42a3      	cmp	r3, r4
 80051ee:	6025      	str	r5, [r4, #0]
 80051f0:	bf18      	it	ne
 80051f2:	6059      	strne	r1, [r3, #4]
 80051f4:	6863      	ldr	r3, [r4, #4]
 80051f6:	bf08      	it	eq
 80051f8:	f8c8 1000 	streq.w	r1, [r8]
 80051fc:	5162      	str	r2, [r4, r5]
 80051fe:	604b      	str	r3, [r1, #4]
 8005200:	4638      	mov	r0, r7
 8005202:	f104 060b 	add.w	r6, r4, #11
 8005206:	f000 f829 	bl	800525c <__malloc_unlock>
 800520a:	f026 0607 	bic.w	r6, r6, #7
 800520e:	1d23      	adds	r3, r4, #4
 8005210:	1af2      	subs	r2, r6, r3
 8005212:	d0ae      	beq.n	8005172 <_malloc_r+0x22>
 8005214:	1b9b      	subs	r3, r3, r6
 8005216:	50a3      	str	r3, [r4, r2]
 8005218:	e7ab      	b.n	8005172 <_malloc_r+0x22>
 800521a:	42a3      	cmp	r3, r4
 800521c:	6862      	ldr	r2, [r4, #4]
 800521e:	d1dd      	bne.n	80051dc <_malloc_r+0x8c>
 8005220:	f8c8 2000 	str.w	r2, [r8]
 8005224:	e7ec      	b.n	8005200 <_malloc_r+0xb0>
 8005226:	4623      	mov	r3, r4
 8005228:	6864      	ldr	r4, [r4, #4]
 800522a:	e7ac      	b.n	8005186 <_malloc_r+0x36>
 800522c:	4634      	mov	r4, r6
 800522e:	6876      	ldr	r6, [r6, #4]
 8005230:	e7b4      	b.n	800519c <_malloc_r+0x4c>
 8005232:	4613      	mov	r3, r2
 8005234:	e7cc      	b.n	80051d0 <_malloc_r+0x80>
 8005236:	230c      	movs	r3, #12
 8005238:	603b      	str	r3, [r7, #0]
 800523a:	4638      	mov	r0, r7
 800523c:	f000 f80e 	bl	800525c <__malloc_unlock>
 8005240:	e797      	b.n	8005172 <_malloc_r+0x22>
 8005242:	6025      	str	r5, [r4, #0]
 8005244:	e7dc      	b.n	8005200 <_malloc_r+0xb0>
 8005246:	605b      	str	r3, [r3, #4]
 8005248:	deff      	udf	#255	; 0xff
 800524a:	bf00      	nop
 800524c:	20000394 	.word	0x20000394

08005250 <__malloc_lock>:
 8005250:	4801      	ldr	r0, [pc, #4]	; (8005258 <__malloc_lock+0x8>)
 8005252:	f7ff bf0f 	b.w	8005074 <__retarget_lock_acquire_recursive>
 8005256:	bf00      	nop
 8005258:	20000390 	.word	0x20000390

0800525c <__malloc_unlock>:
 800525c:	4801      	ldr	r0, [pc, #4]	; (8005264 <__malloc_unlock+0x8>)
 800525e:	f7ff bf0a 	b.w	8005076 <__retarget_lock_release_recursive>
 8005262:	bf00      	nop
 8005264:	20000390 	.word	0x20000390

08005268 <__ssputs_r>:
 8005268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800526c:	688e      	ldr	r6, [r1, #8]
 800526e:	461f      	mov	r7, r3
 8005270:	42be      	cmp	r6, r7
 8005272:	680b      	ldr	r3, [r1, #0]
 8005274:	4682      	mov	sl, r0
 8005276:	460c      	mov	r4, r1
 8005278:	4690      	mov	r8, r2
 800527a:	d82c      	bhi.n	80052d6 <__ssputs_r+0x6e>
 800527c:	898a      	ldrh	r2, [r1, #12]
 800527e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005282:	d026      	beq.n	80052d2 <__ssputs_r+0x6a>
 8005284:	6965      	ldr	r5, [r4, #20]
 8005286:	6909      	ldr	r1, [r1, #16]
 8005288:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800528c:	eba3 0901 	sub.w	r9, r3, r1
 8005290:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005294:	1c7b      	adds	r3, r7, #1
 8005296:	444b      	add	r3, r9
 8005298:	106d      	asrs	r5, r5, #1
 800529a:	429d      	cmp	r5, r3
 800529c:	bf38      	it	cc
 800529e:	461d      	movcc	r5, r3
 80052a0:	0553      	lsls	r3, r2, #21
 80052a2:	d527      	bpl.n	80052f4 <__ssputs_r+0x8c>
 80052a4:	4629      	mov	r1, r5
 80052a6:	f7ff ff53 	bl	8005150 <_malloc_r>
 80052aa:	4606      	mov	r6, r0
 80052ac:	b360      	cbz	r0, 8005308 <__ssputs_r+0xa0>
 80052ae:	6921      	ldr	r1, [r4, #16]
 80052b0:	464a      	mov	r2, r9
 80052b2:	f000 faeb 	bl	800588c <memcpy>
 80052b6:	89a3      	ldrh	r3, [r4, #12]
 80052b8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80052bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052c0:	81a3      	strh	r3, [r4, #12]
 80052c2:	6126      	str	r6, [r4, #16]
 80052c4:	6165      	str	r5, [r4, #20]
 80052c6:	444e      	add	r6, r9
 80052c8:	eba5 0509 	sub.w	r5, r5, r9
 80052cc:	6026      	str	r6, [r4, #0]
 80052ce:	60a5      	str	r5, [r4, #8]
 80052d0:	463e      	mov	r6, r7
 80052d2:	42be      	cmp	r6, r7
 80052d4:	d900      	bls.n	80052d8 <__ssputs_r+0x70>
 80052d6:	463e      	mov	r6, r7
 80052d8:	6820      	ldr	r0, [r4, #0]
 80052da:	4632      	mov	r2, r6
 80052dc:	4641      	mov	r1, r8
 80052de:	f000 faab 	bl	8005838 <memmove>
 80052e2:	68a3      	ldr	r3, [r4, #8]
 80052e4:	1b9b      	subs	r3, r3, r6
 80052e6:	60a3      	str	r3, [r4, #8]
 80052e8:	6823      	ldr	r3, [r4, #0]
 80052ea:	4433      	add	r3, r6
 80052ec:	6023      	str	r3, [r4, #0]
 80052ee:	2000      	movs	r0, #0
 80052f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052f4:	462a      	mov	r2, r5
 80052f6:	f000 fad7 	bl	80058a8 <_realloc_r>
 80052fa:	4606      	mov	r6, r0
 80052fc:	2800      	cmp	r0, #0
 80052fe:	d1e0      	bne.n	80052c2 <__ssputs_r+0x5a>
 8005300:	6921      	ldr	r1, [r4, #16]
 8005302:	4650      	mov	r0, sl
 8005304:	f7ff feb8 	bl	8005078 <_free_r>
 8005308:	230c      	movs	r3, #12
 800530a:	f8ca 3000 	str.w	r3, [sl]
 800530e:	89a3      	ldrh	r3, [r4, #12]
 8005310:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005314:	81a3      	strh	r3, [r4, #12]
 8005316:	f04f 30ff 	mov.w	r0, #4294967295
 800531a:	e7e9      	b.n	80052f0 <__ssputs_r+0x88>

0800531c <_svfiprintf_r>:
 800531c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005320:	4698      	mov	r8, r3
 8005322:	898b      	ldrh	r3, [r1, #12]
 8005324:	061b      	lsls	r3, r3, #24
 8005326:	b09d      	sub	sp, #116	; 0x74
 8005328:	4607      	mov	r7, r0
 800532a:	460d      	mov	r5, r1
 800532c:	4614      	mov	r4, r2
 800532e:	d50e      	bpl.n	800534e <_svfiprintf_r+0x32>
 8005330:	690b      	ldr	r3, [r1, #16]
 8005332:	b963      	cbnz	r3, 800534e <_svfiprintf_r+0x32>
 8005334:	2140      	movs	r1, #64	; 0x40
 8005336:	f7ff ff0b 	bl	8005150 <_malloc_r>
 800533a:	6028      	str	r0, [r5, #0]
 800533c:	6128      	str	r0, [r5, #16]
 800533e:	b920      	cbnz	r0, 800534a <_svfiprintf_r+0x2e>
 8005340:	230c      	movs	r3, #12
 8005342:	603b      	str	r3, [r7, #0]
 8005344:	f04f 30ff 	mov.w	r0, #4294967295
 8005348:	e0d0      	b.n	80054ec <_svfiprintf_r+0x1d0>
 800534a:	2340      	movs	r3, #64	; 0x40
 800534c:	616b      	str	r3, [r5, #20]
 800534e:	2300      	movs	r3, #0
 8005350:	9309      	str	r3, [sp, #36]	; 0x24
 8005352:	2320      	movs	r3, #32
 8005354:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005358:	f8cd 800c 	str.w	r8, [sp, #12]
 800535c:	2330      	movs	r3, #48	; 0x30
 800535e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005504 <_svfiprintf_r+0x1e8>
 8005362:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005366:	f04f 0901 	mov.w	r9, #1
 800536a:	4623      	mov	r3, r4
 800536c:	469a      	mov	sl, r3
 800536e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005372:	b10a      	cbz	r2, 8005378 <_svfiprintf_r+0x5c>
 8005374:	2a25      	cmp	r2, #37	; 0x25
 8005376:	d1f9      	bne.n	800536c <_svfiprintf_r+0x50>
 8005378:	ebba 0b04 	subs.w	fp, sl, r4
 800537c:	d00b      	beq.n	8005396 <_svfiprintf_r+0x7a>
 800537e:	465b      	mov	r3, fp
 8005380:	4622      	mov	r2, r4
 8005382:	4629      	mov	r1, r5
 8005384:	4638      	mov	r0, r7
 8005386:	f7ff ff6f 	bl	8005268 <__ssputs_r>
 800538a:	3001      	adds	r0, #1
 800538c:	f000 80a9 	beq.w	80054e2 <_svfiprintf_r+0x1c6>
 8005390:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005392:	445a      	add	r2, fp
 8005394:	9209      	str	r2, [sp, #36]	; 0x24
 8005396:	f89a 3000 	ldrb.w	r3, [sl]
 800539a:	2b00      	cmp	r3, #0
 800539c:	f000 80a1 	beq.w	80054e2 <_svfiprintf_r+0x1c6>
 80053a0:	2300      	movs	r3, #0
 80053a2:	f04f 32ff 	mov.w	r2, #4294967295
 80053a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80053aa:	f10a 0a01 	add.w	sl, sl, #1
 80053ae:	9304      	str	r3, [sp, #16]
 80053b0:	9307      	str	r3, [sp, #28]
 80053b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80053b6:	931a      	str	r3, [sp, #104]	; 0x68
 80053b8:	4654      	mov	r4, sl
 80053ba:	2205      	movs	r2, #5
 80053bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053c0:	4850      	ldr	r0, [pc, #320]	; (8005504 <_svfiprintf_r+0x1e8>)
 80053c2:	f7fa ff0d 	bl	80001e0 <memchr>
 80053c6:	9a04      	ldr	r2, [sp, #16]
 80053c8:	b9d8      	cbnz	r0, 8005402 <_svfiprintf_r+0xe6>
 80053ca:	06d0      	lsls	r0, r2, #27
 80053cc:	bf44      	itt	mi
 80053ce:	2320      	movmi	r3, #32
 80053d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053d4:	0711      	lsls	r1, r2, #28
 80053d6:	bf44      	itt	mi
 80053d8:	232b      	movmi	r3, #43	; 0x2b
 80053da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053de:	f89a 3000 	ldrb.w	r3, [sl]
 80053e2:	2b2a      	cmp	r3, #42	; 0x2a
 80053e4:	d015      	beq.n	8005412 <_svfiprintf_r+0xf6>
 80053e6:	9a07      	ldr	r2, [sp, #28]
 80053e8:	4654      	mov	r4, sl
 80053ea:	2000      	movs	r0, #0
 80053ec:	f04f 0c0a 	mov.w	ip, #10
 80053f0:	4621      	mov	r1, r4
 80053f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053f6:	3b30      	subs	r3, #48	; 0x30
 80053f8:	2b09      	cmp	r3, #9
 80053fa:	d94d      	bls.n	8005498 <_svfiprintf_r+0x17c>
 80053fc:	b1b0      	cbz	r0, 800542c <_svfiprintf_r+0x110>
 80053fe:	9207      	str	r2, [sp, #28]
 8005400:	e014      	b.n	800542c <_svfiprintf_r+0x110>
 8005402:	eba0 0308 	sub.w	r3, r0, r8
 8005406:	fa09 f303 	lsl.w	r3, r9, r3
 800540a:	4313      	orrs	r3, r2
 800540c:	9304      	str	r3, [sp, #16]
 800540e:	46a2      	mov	sl, r4
 8005410:	e7d2      	b.n	80053b8 <_svfiprintf_r+0x9c>
 8005412:	9b03      	ldr	r3, [sp, #12]
 8005414:	1d19      	adds	r1, r3, #4
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	9103      	str	r1, [sp, #12]
 800541a:	2b00      	cmp	r3, #0
 800541c:	bfbb      	ittet	lt
 800541e:	425b      	neglt	r3, r3
 8005420:	f042 0202 	orrlt.w	r2, r2, #2
 8005424:	9307      	strge	r3, [sp, #28]
 8005426:	9307      	strlt	r3, [sp, #28]
 8005428:	bfb8      	it	lt
 800542a:	9204      	strlt	r2, [sp, #16]
 800542c:	7823      	ldrb	r3, [r4, #0]
 800542e:	2b2e      	cmp	r3, #46	; 0x2e
 8005430:	d10c      	bne.n	800544c <_svfiprintf_r+0x130>
 8005432:	7863      	ldrb	r3, [r4, #1]
 8005434:	2b2a      	cmp	r3, #42	; 0x2a
 8005436:	d134      	bne.n	80054a2 <_svfiprintf_r+0x186>
 8005438:	9b03      	ldr	r3, [sp, #12]
 800543a:	1d1a      	adds	r2, r3, #4
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	9203      	str	r2, [sp, #12]
 8005440:	2b00      	cmp	r3, #0
 8005442:	bfb8      	it	lt
 8005444:	f04f 33ff 	movlt.w	r3, #4294967295
 8005448:	3402      	adds	r4, #2
 800544a:	9305      	str	r3, [sp, #20]
 800544c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8005514 <_svfiprintf_r+0x1f8>
 8005450:	7821      	ldrb	r1, [r4, #0]
 8005452:	2203      	movs	r2, #3
 8005454:	4650      	mov	r0, sl
 8005456:	f7fa fec3 	bl	80001e0 <memchr>
 800545a:	b138      	cbz	r0, 800546c <_svfiprintf_r+0x150>
 800545c:	9b04      	ldr	r3, [sp, #16]
 800545e:	eba0 000a 	sub.w	r0, r0, sl
 8005462:	2240      	movs	r2, #64	; 0x40
 8005464:	4082      	lsls	r2, r0
 8005466:	4313      	orrs	r3, r2
 8005468:	3401      	adds	r4, #1
 800546a:	9304      	str	r3, [sp, #16]
 800546c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005470:	4825      	ldr	r0, [pc, #148]	; (8005508 <_svfiprintf_r+0x1ec>)
 8005472:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005476:	2206      	movs	r2, #6
 8005478:	f7fa feb2 	bl	80001e0 <memchr>
 800547c:	2800      	cmp	r0, #0
 800547e:	d038      	beq.n	80054f2 <_svfiprintf_r+0x1d6>
 8005480:	4b22      	ldr	r3, [pc, #136]	; (800550c <_svfiprintf_r+0x1f0>)
 8005482:	bb1b      	cbnz	r3, 80054cc <_svfiprintf_r+0x1b0>
 8005484:	9b03      	ldr	r3, [sp, #12]
 8005486:	3307      	adds	r3, #7
 8005488:	f023 0307 	bic.w	r3, r3, #7
 800548c:	3308      	adds	r3, #8
 800548e:	9303      	str	r3, [sp, #12]
 8005490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005492:	4433      	add	r3, r6
 8005494:	9309      	str	r3, [sp, #36]	; 0x24
 8005496:	e768      	b.n	800536a <_svfiprintf_r+0x4e>
 8005498:	fb0c 3202 	mla	r2, ip, r2, r3
 800549c:	460c      	mov	r4, r1
 800549e:	2001      	movs	r0, #1
 80054a0:	e7a6      	b.n	80053f0 <_svfiprintf_r+0xd4>
 80054a2:	2300      	movs	r3, #0
 80054a4:	3401      	adds	r4, #1
 80054a6:	9305      	str	r3, [sp, #20]
 80054a8:	4619      	mov	r1, r3
 80054aa:	f04f 0c0a 	mov.w	ip, #10
 80054ae:	4620      	mov	r0, r4
 80054b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80054b4:	3a30      	subs	r2, #48	; 0x30
 80054b6:	2a09      	cmp	r2, #9
 80054b8:	d903      	bls.n	80054c2 <_svfiprintf_r+0x1a6>
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d0c6      	beq.n	800544c <_svfiprintf_r+0x130>
 80054be:	9105      	str	r1, [sp, #20]
 80054c0:	e7c4      	b.n	800544c <_svfiprintf_r+0x130>
 80054c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80054c6:	4604      	mov	r4, r0
 80054c8:	2301      	movs	r3, #1
 80054ca:	e7f0      	b.n	80054ae <_svfiprintf_r+0x192>
 80054cc:	ab03      	add	r3, sp, #12
 80054ce:	9300      	str	r3, [sp, #0]
 80054d0:	462a      	mov	r2, r5
 80054d2:	4b0f      	ldr	r3, [pc, #60]	; (8005510 <_svfiprintf_r+0x1f4>)
 80054d4:	a904      	add	r1, sp, #16
 80054d6:	4638      	mov	r0, r7
 80054d8:	f3af 8000 	nop.w
 80054dc:	1c42      	adds	r2, r0, #1
 80054de:	4606      	mov	r6, r0
 80054e0:	d1d6      	bne.n	8005490 <_svfiprintf_r+0x174>
 80054e2:	89ab      	ldrh	r3, [r5, #12]
 80054e4:	065b      	lsls	r3, r3, #25
 80054e6:	f53f af2d 	bmi.w	8005344 <_svfiprintf_r+0x28>
 80054ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 80054ec:	b01d      	add	sp, #116	; 0x74
 80054ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054f2:	ab03      	add	r3, sp, #12
 80054f4:	9300      	str	r3, [sp, #0]
 80054f6:	462a      	mov	r2, r5
 80054f8:	4b05      	ldr	r3, [pc, #20]	; (8005510 <_svfiprintf_r+0x1f4>)
 80054fa:	a904      	add	r1, sp, #16
 80054fc:	4638      	mov	r0, r7
 80054fe:	f000 f879 	bl	80055f4 <_printf_i>
 8005502:	e7eb      	b.n	80054dc <_svfiprintf_r+0x1c0>
 8005504:	080059d5 	.word	0x080059d5
 8005508:	080059df 	.word	0x080059df
 800550c:	00000000 	.word	0x00000000
 8005510:	08005269 	.word	0x08005269
 8005514:	080059db 	.word	0x080059db

08005518 <_printf_common>:
 8005518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800551c:	4616      	mov	r6, r2
 800551e:	4699      	mov	r9, r3
 8005520:	688a      	ldr	r2, [r1, #8]
 8005522:	690b      	ldr	r3, [r1, #16]
 8005524:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005528:	4293      	cmp	r3, r2
 800552a:	bfb8      	it	lt
 800552c:	4613      	movlt	r3, r2
 800552e:	6033      	str	r3, [r6, #0]
 8005530:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005534:	4607      	mov	r7, r0
 8005536:	460c      	mov	r4, r1
 8005538:	b10a      	cbz	r2, 800553e <_printf_common+0x26>
 800553a:	3301      	adds	r3, #1
 800553c:	6033      	str	r3, [r6, #0]
 800553e:	6823      	ldr	r3, [r4, #0]
 8005540:	0699      	lsls	r1, r3, #26
 8005542:	bf42      	ittt	mi
 8005544:	6833      	ldrmi	r3, [r6, #0]
 8005546:	3302      	addmi	r3, #2
 8005548:	6033      	strmi	r3, [r6, #0]
 800554a:	6825      	ldr	r5, [r4, #0]
 800554c:	f015 0506 	ands.w	r5, r5, #6
 8005550:	d106      	bne.n	8005560 <_printf_common+0x48>
 8005552:	f104 0a19 	add.w	sl, r4, #25
 8005556:	68e3      	ldr	r3, [r4, #12]
 8005558:	6832      	ldr	r2, [r6, #0]
 800555a:	1a9b      	subs	r3, r3, r2
 800555c:	42ab      	cmp	r3, r5
 800555e:	dc26      	bgt.n	80055ae <_printf_common+0x96>
 8005560:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005564:	1e13      	subs	r3, r2, #0
 8005566:	6822      	ldr	r2, [r4, #0]
 8005568:	bf18      	it	ne
 800556a:	2301      	movne	r3, #1
 800556c:	0692      	lsls	r2, r2, #26
 800556e:	d42b      	bmi.n	80055c8 <_printf_common+0xb0>
 8005570:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005574:	4649      	mov	r1, r9
 8005576:	4638      	mov	r0, r7
 8005578:	47c0      	blx	r8
 800557a:	3001      	adds	r0, #1
 800557c:	d01e      	beq.n	80055bc <_printf_common+0xa4>
 800557e:	6823      	ldr	r3, [r4, #0]
 8005580:	6922      	ldr	r2, [r4, #16]
 8005582:	f003 0306 	and.w	r3, r3, #6
 8005586:	2b04      	cmp	r3, #4
 8005588:	bf02      	ittt	eq
 800558a:	68e5      	ldreq	r5, [r4, #12]
 800558c:	6833      	ldreq	r3, [r6, #0]
 800558e:	1aed      	subeq	r5, r5, r3
 8005590:	68a3      	ldr	r3, [r4, #8]
 8005592:	bf0c      	ite	eq
 8005594:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005598:	2500      	movne	r5, #0
 800559a:	4293      	cmp	r3, r2
 800559c:	bfc4      	itt	gt
 800559e:	1a9b      	subgt	r3, r3, r2
 80055a0:	18ed      	addgt	r5, r5, r3
 80055a2:	2600      	movs	r6, #0
 80055a4:	341a      	adds	r4, #26
 80055a6:	42b5      	cmp	r5, r6
 80055a8:	d11a      	bne.n	80055e0 <_printf_common+0xc8>
 80055aa:	2000      	movs	r0, #0
 80055ac:	e008      	b.n	80055c0 <_printf_common+0xa8>
 80055ae:	2301      	movs	r3, #1
 80055b0:	4652      	mov	r2, sl
 80055b2:	4649      	mov	r1, r9
 80055b4:	4638      	mov	r0, r7
 80055b6:	47c0      	blx	r8
 80055b8:	3001      	adds	r0, #1
 80055ba:	d103      	bne.n	80055c4 <_printf_common+0xac>
 80055bc:	f04f 30ff 	mov.w	r0, #4294967295
 80055c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055c4:	3501      	adds	r5, #1
 80055c6:	e7c6      	b.n	8005556 <_printf_common+0x3e>
 80055c8:	18e1      	adds	r1, r4, r3
 80055ca:	1c5a      	adds	r2, r3, #1
 80055cc:	2030      	movs	r0, #48	; 0x30
 80055ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80055d2:	4422      	add	r2, r4
 80055d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80055d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80055dc:	3302      	adds	r3, #2
 80055de:	e7c7      	b.n	8005570 <_printf_common+0x58>
 80055e0:	2301      	movs	r3, #1
 80055e2:	4622      	mov	r2, r4
 80055e4:	4649      	mov	r1, r9
 80055e6:	4638      	mov	r0, r7
 80055e8:	47c0      	blx	r8
 80055ea:	3001      	adds	r0, #1
 80055ec:	d0e6      	beq.n	80055bc <_printf_common+0xa4>
 80055ee:	3601      	adds	r6, #1
 80055f0:	e7d9      	b.n	80055a6 <_printf_common+0x8e>
	...

080055f4 <_printf_i>:
 80055f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055f8:	7e0f      	ldrb	r7, [r1, #24]
 80055fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80055fc:	2f78      	cmp	r7, #120	; 0x78
 80055fe:	4691      	mov	r9, r2
 8005600:	4680      	mov	r8, r0
 8005602:	460c      	mov	r4, r1
 8005604:	469a      	mov	sl, r3
 8005606:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800560a:	d807      	bhi.n	800561c <_printf_i+0x28>
 800560c:	2f62      	cmp	r7, #98	; 0x62
 800560e:	d80a      	bhi.n	8005626 <_printf_i+0x32>
 8005610:	2f00      	cmp	r7, #0
 8005612:	f000 80d4 	beq.w	80057be <_printf_i+0x1ca>
 8005616:	2f58      	cmp	r7, #88	; 0x58
 8005618:	f000 80c0 	beq.w	800579c <_printf_i+0x1a8>
 800561c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005620:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005624:	e03a      	b.n	800569c <_printf_i+0xa8>
 8005626:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800562a:	2b15      	cmp	r3, #21
 800562c:	d8f6      	bhi.n	800561c <_printf_i+0x28>
 800562e:	a101      	add	r1, pc, #4	; (adr r1, 8005634 <_printf_i+0x40>)
 8005630:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005634:	0800568d 	.word	0x0800568d
 8005638:	080056a1 	.word	0x080056a1
 800563c:	0800561d 	.word	0x0800561d
 8005640:	0800561d 	.word	0x0800561d
 8005644:	0800561d 	.word	0x0800561d
 8005648:	0800561d 	.word	0x0800561d
 800564c:	080056a1 	.word	0x080056a1
 8005650:	0800561d 	.word	0x0800561d
 8005654:	0800561d 	.word	0x0800561d
 8005658:	0800561d 	.word	0x0800561d
 800565c:	0800561d 	.word	0x0800561d
 8005660:	080057a5 	.word	0x080057a5
 8005664:	080056cd 	.word	0x080056cd
 8005668:	0800575f 	.word	0x0800575f
 800566c:	0800561d 	.word	0x0800561d
 8005670:	0800561d 	.word	0x0800561d
 8005674:	080057c7 	.word	0x080057c7
 8005678:	0800561d 	.word	0x0800561d
 800567c:	080056cd 	.word	0x080056cd
 8005680:	0800561d 	.word	0x0800561d
 8005684:	0800561d 	.word	0x0800561d
 8005688:	08005767 	.word	0x08005767
 800568c:	682b      	ldr	r3, [r5, #0]
 800568e:	1d1a      	adds	r2, r3, #4
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	602a      	str	r2, [r5, #0]
 8005694:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005698:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800569c:	2301      	movs	r3, #1
 800569e:	e09f      	b.n	80057e0 <_printf_i+0x1ec>
 80056a0:	6820      	ldr	r0, [r4, #0]
 80056a2:	682b      	ldr	r3, [r5, #0]
 80056a4:	0607      	lsls	r7, r0, #24
 80056a6:	f103 0104 	add.w	r1, r3, #4
 80056aa:	6029      	str	r1, [r5, #0]
 80056ac:	d501      	bpl.n	80056b2 <_printf_i+0xbe>
 80056ae:	681e      	ldr	r6, [r3, #0]
 80056b0:	e003      	b.n	80056ba <_printf_i+0xc6>
 80056b2:	0646      	lsls	r6, r0, #25
 80056b4:	d5fb      	bpl.n	80056ae <_printf_i+0xba>
 80056b6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80056ba:	2e00      	cmp	r6, #0
 80056bc:	da03      	bge.n	80056c6 <_printf_i+0xd2>
 80056be:	232d      	movs	r3, #45	; 0x2d
 80056c0:	4276      	negs	r6, r6
 80056c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056c6:	485a      	ldr	r0, [pc, #360]	; (8005830 <_printf_i+0x23c>)
 80056c8:	230a      	movs	r3, #10
 80056ca:	e012      	b.n	80056f2 <_printf_i+0xfe>
 80056cc:	682b      	ldr	r3, [r5, #0]
 80056ce:	6820      	ldr	r0, [r4, #0]
 80056d0:	1d19      	adds	r1, r3, #4
 80056d2:	6029      	str	r1, [r5, #0]
 80056d4:	0605      	lsls	r5, r0, #24
 80056d6:	d501      	bpl.n	80056dc <_printf_i+0xe8>
 80056d8:	681e      	ldr	r6, [r3, #0]
 80056da:	e002      	b.n	80056e2 <_printf_i+0xee>
 80056dc:	0641      	lsls	r1, r0, #25
 80056de:	d5fb      	bpl.n	80056d8 <_printf_i+0xe4>
 80056e0:	881e      	ldrh	r6, [r3, #0]
 80056e2:	4853      	ldr	r0, [pc, #332]	; (8005830 <_printf_i+0x23c>)
 80056e4:	2f6f      	cmp	r7, #111	; 0x6f
 80056e6:	bf0c      	ite	eq
 80056e8:	2308      	moveq	r3, #8
 80056ea:	230a      	movne	r3, #10
 80056ec:	2100      	movs	r1, #0
 80056ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80056f2:	6865      	ldr	r5, [r4, #4]
 80056f4:	60a5      	str	r5, [r4, #8]
 80056f6:	2d00      	cmp	r5, #0
 80056f8:	bfa2      	ittt	ge
 80056fa:	6821      	ldrge	r1, [r4, #0]
 80056fc:	f021 0104 	bicge.w	r1, r1, #4
 8005700:	6021      	strge	r1, [r4, #0]
 8005702:	b90e      	cbnz	r6, 8005708 <_printf_i+0x114>
 8005704:	2d00      	cmp	r5, #0
 8005706:	d04b      	beq.n	80057a0 <_printf_i+0x1ac>
 8005708:	4615      	mov	r5, r2
 800570a:	fbb6 f1f3 	udiv	r1, r6, r3
 800570e:	fb03 6711 	mls	r7, r3, r1, r6
 8005712:	5dc7      	ldrb	r7, [r0, r7]
 8005714:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005718:	4637      	mov	r7, r6
 800571a:	42bb      	cmp	r3, r7
 800571c:	460e      	mov	r6, r1
 800571e:	d9f4      	bls.n	800570a <_printf_i+0x116>
 8005720:	2b08      	cmp	r3, #8
 8005722:	d10b      	bne.n	800573c <_printf_i+0x148>
 8005724:	6823      	ldr	r3, [r4, #0]
 8005726:	07de      	lsls	r6, r3, #31
 8005728:	d508      	bpl.n	800573c <_printf_i+0x148>
 800572a:	6923      	ldr	r3, [r4, #16]
 800572c:	6861      	ldr	r1, [r4, #4]
 800572e:	4299      	cmp	r1, r3
 8005730:	bfde      	ittt	le
 8005732:	2330      	movle	r3, #48	; 0x30
 8005734:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005738:	f105 35ff 	addle.w	r5, r5, #4294967295
 800573c:	1b52      	subs	r2, r2, r5
 800573e:	6122      	str	r2, [r4, #16]
 8005740:	f8cd a000 	str.w	sl, [sp]
 8005744:	464b      	mov	r3, r9
 8005746:	aa03      	add	r2, sp, #12
 8005748:	4621      	mov	r1, r4
 800574a:	4640      	mov	r0, r8
 800574c:	f7ff fee4 	bl	8005518 <_printf_common>
 8005750:	3001      	adds	r0, #1
 8005752:	d14a      	bne.n	80057ea <_printf_i+0x1f6>
 8005754:	f04f 30ff 	mov.w	r0, #4294967295
 8005758:	b004      	add	sp, #16
 800575a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800575e:	6823      	ldr	r3, [r4, #0]
 8005760:	f043 0320 	orr.w	r3, r3, #32
 8005764:	6023      	str	r3, [r4, #0]
 8005766:	4833      	ldr	r0, [pc, #204]	; (8005834 <_printf_i+0x240>)
 8005768:	2778      	movs	r7, #120	; 0x78
 800576a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800576e:	6823      	ldr	r3, [r4, #0]
 8005770:	6829      	ldr	r1, [r5, #0]
 8005772:	061f      	lsls	r7, r3, #24
 8005774:	f851 6b04 	ldr.w	r6, [r1], #4
 8005778:	d402      	bmi.n	8005780 <_printf_i+0x18c>
 800577a:	065f      	lsls	r7, r3, #25
 800577c:	bf48      	it	mi
 800577e:	b2b6      	uxthmi	r6, r6
 8005780:	07df      	lsls	r7, r3, #31
 8005782:	bf48      	it	mi
 8005784:	f043 0320 	orrmi.w	r3, r3, #32
 8005788:	6029      	str	r1, [r5, #0]
 800578a:	bf48      	it	mi
 800578c:	6023      	strmi	r3, [r4, #0]
 800578e:	b91e      	cbnz	r6, 8005798 <_printf_i+0x1a4>
 8005790:	6823      	ldr	r3, [r4, #0]
 8005792:	f023 0320 	bic.w	r3, r3, #32
 8005796:	6023      	str	r3, [r4, #0]
 8005798:	2310      	movs	r3, #16
 800579a:	e7a7      	b.n	80056ec <_printf_i+0xf8>
 800579c:	4824      	ldr	r0, [pc, #144]	; (8005830 <_printf_i+0x23c>)
 800579e:	e7e4      	b.n	800576a <_printf_i+0x176>
 80057a0:	4615      	mov	r5, r2
 80057a2:	e7bd      	b.n	8005720 <_printf_i+0x12c>
 80057a4:	682b      	ldr	r3, [r5, #0]
 80057a6:	6826      	ldr	r6, [r4, #0]
 80057a8:	6961      	ldr	r1, [r4, #20]
 80057aa:	1d18      	adds	r0, r3, #4
 80057ac:	6028      	str	r0, [r5, #0]
 80057ae:	0635      	lsls	r5, r6, #24
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	d501      	bpl.n	80057b8 <_printf_i+0x1c4>
 80057b4:	6019      	str	r1, [r3, #0]
 80057b6:	e002      	b.n	80057be <_printf_i+0x1ca>
 80057b8:	0670      	lsls	r0, r6, #25
 80057ba:	d5fb      	bpl.n	80057b4 <_printf_i+0x1c0>
 80057bc:	8019      	strh	r1, [r3, #0]
 80057be:	2300      	movs	r3, #0
 80057c0:	6123      	str	r3, [r4, #16]
 80057c2:	4615      	mov	r5, r2
 80057c4:	e7bc      	b.n	8005740 <_printf_i+0x14c>
 80057c6:	682b      	ldr	r3, [r5, #0]
 80057c8:	1d1a      	adds	r2, r3, #4
 80057ca:	602a      	str	r2, [r5, #0]
 80057cc:	681d      	ldr	r5, [r3, #0]
 80057ce:	6862      	ldr	r2, [r4, #4]
 80057d0:	2100      	movs	r1, #0
 80057d2:	4628      	mov	r0, r5
 80057d4:	f7fa fd04 	bl	80001e0 <memchr>
 80057d8:	b108      	cbz	r0, 80057de <_printf_i+0x1ea>
 80057da:	1b40      	subs	r0, r0, r5
 80057dc:	6060      	str	r0, [r4, #4]
 80057de:	6863      	ldr	r3, [r4, #4]
 80057e0:	6123      	str	r3, [r4, #16]
 80057e2:	2300      	movs	r3, #0
 80057e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057e8:	e7aa      	b.n	8005740 <_printf_i+0x14c>
 80057ea:	6923      	ldr	r3, [r4, #16]
 80057ec:	462a      	mov	r2, r5
 80057ee:	4649      	mov	r1, r9
 80057f0:	4640      	mov	r0, r8
 80057f2:	47d0      	blx	sl
 80057f4:	3001      	adds	r0, #1
 80057f6:	d0ad      	beq.n	8005754 <_printf_i+0x160>
 80057f8:	6823      	ldr	r3, [r4, #0]
 80057fa:	079b      	lsls	r3, r3, #30
 80057fc:	d413      	bmi.n	8005826 <_printf_i+0x232>
 80057fe:	68e0      	ldr	r0, [r4, #12]
 8005800:	9b03      	ldr	r3, [sp, #12]
 8005802:	4298      	cmp	r0, r3
 8005804:	bfb8      	it	lt
 8005806:	4618      	movlt	r0, r3
 8005808:	e7a6      	b.n	8005758 <_printf_i+0x164>
 800580a:	2301      	movs	r3, #1
 800580c:	4632      	mov	r2, r6
 800580e:	4649      	mov	r1, r9
 8005810:	4640      	mov	r0, r8
 8005812:	47d0      	blx	sl
 8005814:	3001      	adds	r0, #1
 8005816:	d09d      	beq.n	8005754 <_printf_i+0x160>
 8005818:	3501      	adds	r5, #1
 800581a:	68e3      	ldr	r3, [r4, #12]
 800581c:	9903      	ldr	r1, [sp, #12]
 800581e:	1a5b      	subs	r3, r3, r1
 8005820:	42ab      	cmp	r3, r5
 8005822:	dcf2      	bgt.n	800580a <_printf_i+0x216>
 8005824:	e7eb      	b.n	80057fe <_printf_i+0x20a>
 8005826:	2500      	movs	r5, #0
 8005828:	f104 0619 	add.w	r6, r4, #25
 800582c:	e7f5      	b.n	800581a <_printf_i+0x226>
 800582e:	bf00      	nop
 8005830:	080059e6 	.word	0x080059e6
 8005834:	080059f7 	.word	0x080059f7

08005838 <memmove>:
 8005838:	4288      	cmp	r0, r1
 800583a:	b510      	push	{r4, lr}
 800583c:	eb01 0402 	add.w	r4, r1, r2
 8005840:	d902      	bls.n	8005848 <memmove+0x10>
 8005842:	4284      	cmp	r4, r0
 8005844:	4623      	mov	r3, r4
 8005846:	d807      	bhi.n	8005858 <memmove+0x20>
 8005848:	1e43      	subs	r3, r0, #1
 800584a:	42a1      	cmp	r1, r4
 800584c:	d008      	beq.n	8005860 <memmove+0x28>
 800584e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005852:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005856:	e7f8      	b.n	800584a <memmove+0x12>
 8005858:	4402      	add	r2, r0
 800585a:	4601      	mov	r1, r0
 800585c:	428a      	cmp	r2, r1
 800585e:	d100      	bne.n	8005862 <memmove+0x2a>
 8005860:	bd10      	pop	{r4, pc}
 8005862:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005866:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800586a:	e7f7      	b.n	800585c <memmove+0x24>

0800586c <_sbrk_r>:
 800586c:	b538      	push	{r3, r4, r5, lr}
 800586e:	4d06      	ldr	r5, [pc, #24]	; (8005888 <_sbrk_r+0x1c>)
 8005870:	2300      	movs	r3, #0
 8005872:	4604      	mov	r4, r0
 8005874:	4608      	mov	r0, r1
 8005876:	602b      	str	r3, [r5, #0]
 8005878:	f7fb f95c 	bl	8000b34 <_sbrk>
 800587c:	1c43      	adds	r3, r0, #1
 800587e:	d102      	bne.n	8005886 <_sbrk_r+0x1a>
 8005880:	682b      	ldr	r3, [r5, #0]
 8005882:	b103      	cbz	r3, 8005886 <_sbrk_r+0x1a>
 8005884:	6023      	str	r3, [r4, #0]
 8005886:	bd38      	pop	{r3, r4, r5, pc}
 8005888:	2000038c 	.word	0x2000038c

0800588c <memcpy>:
 800588c:	440a      	add	r2, r1
 800588e:	4291      	cmp	r1, r2
 8005890:	f100 33ff 	add.w	r3, r0, #4294967295
 8005894:	d100      	bne.n	8005898 <memcpy+0xc>
 8005896:	4770      	bx	lr
 8005898:	b510      	push	{r4, lr}
 800589a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800589e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80058a2:	4291      	cmp	r1, r2
 80058a4:	d1f9      	bne.n	800589a <memcpy+0xe>
 80058a6:	bd10      	pop	{r4, pc}

080058a8 <_realloc_r>:
 80058a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058ac:	4680      	mov	r8, r0
 80058ae:	4614      	mov	r4, r2
 80058b0:	460e      	mov	r6, r1
 80058b2:	b921      	cbnz	r1, 80058be <_realloc_r+0x16>
 80058b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058b8:	4611      	mov	r1, r2
 80058ba:	f7ff bc49 	b.w	8005150 <_malloc_r>
 80058be:	b92a      	cbnz	r2, 80058cc <_realloc_r+0x24>
 80058c0:	f7ff fbda 	bl	8005078 <_free_r>
 80058c4:	4625      	mov	r5, r4
 80058c6:	4628      	mov	r0, r5
 80058c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058cc:	f000 f81b 	bl	8005906 <_malloc_usable_size_r>
 80058d0:	4284      	cmp	r4, r0
 80058d2:	4607      	mov	r7, r0
 80058d4:	d802      	bhi.n	80058dc <_realloc_r+0x34>
 80058d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80058da:	d812      	bhi.n	8005902 <_realloc_r+0x5a>
 80058dc:	4621      	mov	r1, r4
 80058de:	4640      	mov	r0, r8
 80058e0:	f7ff fc36 	bl	8005150 <_malloc_r>
 80058e4:	4605      	mov	r5, r0
 80058e6:	2800      	cmp	r0, #0
 80058e8:	d0ed      	beq.n	80058c6 <_realloc_r+0x1e>
 80058ea:	42bc      	cmp	r4, r7
 80058ec:	4622      	mov	r2, r4
 80058ee:	4631      	mov	r1, r6
 80058f0:	bf28      	it	cs
 80058f2:	463a      	movcs	r2, r7
 80058f4:	f7ff ffca 	bl	800588c <memcpy>
 80058f8:	4631      	mov	r1, r6
 80058fa:	4640      	mov	r0, r8
 80058fc:	f7ff fbbc 	bl	8005078 <_free_r>
 8005900:	e7e1      	b.n	80058c6 <_realloc_r+0x1e>
 8005902:	4635      	mov	r5, r6
 8005904:	e7df      	b.n	80058c6 <_realloc_r+0x1e>

08005906 <_malloc_usable_size_r>:
 8005906:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800590a:	1f18      	subs	r0, r3, #4
 800590c:	2b00      	cmp	r3, #0
 800590e:	bfbc      	itt	lt
 8005910:	580b      	ldrlt	r3, [r1, r0]
 8005912:	18c0      	addlt	r0, r0, r3
 8005914:	4770      	bx	lr
	...

08005918 <_init>:
 8005918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800591a:	bf00      	nop
 800591c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800591e:	bc08      	pop	{r3}
 8005920:	469e      	mov	lr, r3
 8005922:	4770      	bx	lr

08005924 <_fini>:
 8005924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005926:	bf00      	nop
 8005928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800592a:	bc08      	pop	{r3}
 800592c:	469e      	mov	lr, r3
 800592e:	4770      	bx	lr
