FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * linux/include/asm-alpha/timex.h
 *
 * ALPHA architecture timex specifications
 */
#ifndef _ASMALPHA_TIMEX_H
#define _ASMALPHA_TIMEX_H

/* With only one or two oddballs, we use the RTC as the ticker, selecting
   the 32.768kHz reference clock, which nicely divides down to our HZ.  */
/* bench 22754.0.0 85e8be780282 */
/* bench 22754.0.1 a14cc22bdb3a */
/* bench 22754.0.2 7024d5cef1ab */
/* bench 22754.0.3 de111fc15e3f */
/* bench 22754.0.4 e6edff454e53 */
/* bench 22754.0.5 d8896619f07d */
/* bench 22754.0.6 e8211d16287e */
/* bench 12266.0.1 bce44a33e019 */
/* bench 12266.0.2 3c95095279b7 */
/* bench 12266.0.3 4a249b9ad2f7 */
/* bench 12266.0.4 709c82624461 */
/* bench 12266.0.5 9bf6eff7f721 */
/* bench 12266.0.6 c1556ef792ef */
/* bench 12266.0.7 dc585ce9b6df */
 * Currently only used on SMP for scheduling.
 *
 * Only the low 32 bits are available as a continuously counting entity. 
 * But this only means we'll force a reschedule every 8 seconds or so,
 * which isn't an evil thing.
/* bench 16579.0.0 e7502c827f32 */
/* bench 16579.0.1 1eb9b3badcb3 */
/* bench 16579.0.2 58ea025fea5e */
/* bench 16579.0.3 ea00af4d17d6 */
/* bench 16579.0.4 b31612d89e99 */
/* bench 16579.0.5 1b8cc67352e0 */
/* bench 16579.0.6 30902e091620 */
/* bench 16579.0.7 50f773c25d28 */
/* bench 16579.0.8 5dd9748ee15b */
/* bench 16579.0.9 992f4a6b5192 */

typedef unsigned int cycles_t;

static inline cycles_t get_cycles (void)
{
	cycles_t ret;
	__asm__ __volatile__ ("rpcc %0" : "=r"(ret));
	return ret;
}

#endif
