unsigned int\r\nF_1 (\r\nT_1 * V_1 ,\r\nunsigned int * V_2 ,\r\nT_1 * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister unsigned int V_5 , V_6 ;\r\nregister int V_7 ;\r\nregister unsigned int V_8 , V_9 ;\r\nregister boolean V_10 = FALSE , V_11 ;\r\nV_5 = * V_1 ;\r\nif ( ( V_7 = F_2 ( V_5 ) ) == V_12 ) {\r\nif ( F_3 ( V_5 ) ) {\r\nif ( F_4 () ) return ( V_13 ) ;\r\nF_5 () ;\r\nF_6 ( V_5 ) ;\r\n}\r\nif ( F_7 ( V_5 ) || F_8 ( V_5 ) ) {\r\n* V_3 = V_5 ;\r\nreturn ( V_14 ) ;\r\n}\r\n}\r\nif ( F_9 ( V_5 ) ) {\r\n* V_3 = V_5 ;\r\nreturn ( V_14 ) ;\r\n}\r\nif ( F_10 ( V_5 ) ) {\r\nif ( F_4 () ) return ( V_13 ) ;\r\nF_5 () ;\r\nF_11 ( V_5 ) ;\r\n* V_3 = V_5 ;\r\nreturn ( V_14 ) ;\r\n}\r\nif ( V_7 > 0 ) {\r\nV_11 = F_12 ( V_5 ) ;\r\nF_13 ( V_5 ) ;\r\n}\r\nelse {\r\nF_14 ( V_5 ) ;\r\nV_7 ++ ;\r\nF_15 ( V_5 , V_7 ) ;\r\nV_11 = V_7 & 1 ;\r\n}\r\nif ( V_11 ) {\r\nF_16 ( V_5 ) ;\r\n}\r\nF_17 ( V_6 ) ;\r\nV_8 = 1 << V_15 ;\r\nwhile ( V_8 && F_18 ( V_5 ) ) {\r\nF_19 ( V_6 , V_8 , V_9 ) ;\r\nif( V_9 <= F_20 ( V_5 ) ) {\r\nF_19 ( V_6 , ( V_8 << 1 ) , V_6 ) ;\r\nF_21 ( V_5 , V_9 , V_5 ) ;\r\n}\r\nF_22 ( V_8 ) ;\r\nF_16 ( V_5 ) ;\r\n}\r\nif ( V_11 ) {\r\nF_22 ( V_6 ) ;\r\n}\r\nif ( F_18 ( V_5 ) ) {\r\nif ( ! V_11 && F_23 ( V_6 , V_5 ) )\r\nF_24 ( V_6 ) ;\r\nV_10 = F_25 ( V_6 ) ;\r\nF_22 ( V_6 ) ;\r\nswitch ( F_26 () ) {\r\ncase V_16 :\r\nF_24 ( V_6 ) ;\r\nbreak;\r\ncase V_17 :\r\nif ( V_10 ) {\r\nF_24 ( V_6 ) ;\r\n}\r\nbreak;\r\n}\r\nif ( F_27 ( V_6 ) ) V_7 += 2 ;\r\nif ( F_28 () ) {\r\nF_29 ( V_6 ,\r\n( ( V_7 - V_18 ) >> 1 ) + V_18 ) ;\r\n* V_3 = V_6 ;\r\nreturn ( V_19 ) ;\r\n}\r\nelse F_30 () ;\r\n}\r\nelse {\r\nF_22 ( V_6 ) ;\r\n}\r\nF_29 ( V_6 , ( ( V_7 - V_18 ) >> 1 ) + V_18 ) ;\r\n* V_3 = V_6 ;\r\nreturn ( V_14 ) ;\r\n}
