@article{explicit-operand-forwarding,
    author = {James Balfour and Richard C. Harting and William J. Dally},
    title = {Operand Registers and Explicit Operand Forwarding},
    journal ={IEEE Computer Architecture Letters},
    volume = {8},
    number = {2},
    issn = {1556-6056},
    year = {2009},
    pages = {60-63},
    doi = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2009.45},
    url = {http://cva.stanford.edu/projects/elm/pubs/cal_2009_orf.pdf},
    publisher = {IEEE Computer Society},
    address = {Los Alamitos, CA, USA}
}

@inproceedings{cheah2012lean,
  title={A lean FPGA soft processor built using a DSP block},
  author={Cheah, Hui Yan and Fahmy, Suhaib A and Maskell, Douglas L and Kulkarni, Chidamber},
  booktitle={Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays},
  url={http://www3.ntu.edu.sg/home/sfahmy/files/papers/fpga2012-cheah.pdf},
  pages={237--240},
  year={2012},
  organization={ACM}
}

@inproceedings{vespa,
 author = {Yiannacouras, Peter and Steffan, J. Gregory and Rose, Jonathan},
 title = {VESPA: Portable, Scalable, and Flexible FPGA-based Vector Processors},
 booktitle = {Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems},
 series = {CASES '08},
 year = {2008},
 isbn = {978-1-60558-469-0},
 location = {Atlanta, GA, USA},
 pages = {61--70},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1450095.1450107},
 doi = {10.1145/1450095.1450107},
 acmid = {1450107},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {ASIP, FPGA, SIMD, SPREE, VESPA, VIRAM, application specific, custom, microarchitecture, soft processor, vector},
} 

@INPROCEEDINGS{fpga-simd,
author={Xuezheng Chu and McAllister, J.},
booktitle={Field-Programmable Technology (FPT), 2010 International Conference on},
title={FPGA based soft-core SIMD processing: A MIMO-OFDM Fixed-Complexity Sphere Decoder case study},
year={2010},
month={Dec},
pages={479-484},
keywords={MIMO communication;OFDM modulation;antenna arrays;decoding;field programmable gate arrays;instruction sets;quadrature amplitude modulation;reconfigurable architectures;16-QAM;FPGA softcore processors;FSD detector;MIMO-OFDM fixed-complexity sphere decoder;antenna;cutting edge MIMO standards;dedicated circuit-based architectures;flexible modulation schemes;heterogeneous SISD-SIMD-MIMD architectures;next generation multiple-input multiple-output communication systems;programmable multicore architectures;real-time 802.11n MIMO;single instruction multiple data accelerators;soft-core SIMD processing;Computer architecture;Decoding;Field programmable gate arrays;MIMO;OFDM;Program processors;Real time systems},
doi={10.1109/FPT.2010.5681463},}

@INPROCEEDINGS{ultra-fine-2009,
author={Milford, M. and McAllister, J.},
booktitle={Signals, Systems and Computers, 2009 Conference Record of the Forty-Third Asilomar Conference on},
title={An ultra-fine processor for FPGA DSP chip multiprocessors},
year={2009},
month={Nov},
pages={226-230},
keywords={digital signal processing chips;field programmable gate arrays;multiprocessing systems;FPGA DSP chip multiprocessors;FPGA host programmable datapaths;FPGA streaming element processor;hardware solutions;ultrafine processor;Costs;Data processing;Digital signal processing;Digital signal processing chips;Fabrics;Field programmable gate arrays;Hardware;Process design;Random access memory;Table lookup},
doi={10.1109/ACSSC.2009.5470118},
ISSN={1058-6393},}

@INPROCEEDINGS{idea-2012,
author={Hui Yan Cheah and Fahmy, S.A. and Maskell, D.L.},
booktitle={Field-Programmable Technology (FPT), 2012 International Conference on},
title={iDEA: A DSP block based FPGA soft processor},
year={2012},
month={Dec},
pages={151-158},
keywords={digital signal processing chips;field programmable gate arrays;DSP block;DSP extension architecture;DSP48E1 primitive;FPGA soft processor;Kintex-7;Virtex-7;Xilinx Artix-7;Xilinx FPGA;Xilinx MicroBlaze soft core;field programmable gate arrays;iDEA;Computer architecture;Digital signal processing;Field programmable gate arrays;Generators;Pipelines;Random access memory;Registers},
doi={10.1109/FPT.2012.6412128},
url={http://www.ntu.edu.sg/home/sfahmy/files/papers/fpt2012-cheah.pdf}}

@INPROCEEDINGS{mora-2009,
author={Chalamalasetti, S.R. and Purohit, S. and Margala, M. and Vanderbauwhede, W.},
booktitle={Adaptive Hardware and Systems, 2009. AHS 2009. NASA/ESA Conference on},
title={MORA - An Architecture and Programming Model for a Resource Efficient Coarse Grained Reconfigurable Processor},
year={2009},
month={July},
pages={389-396},
keywords={hardware-software codesign;multimedia systems;programming languages;reconfigurable architectures;2D array;MORA architecture;hardware software co-design;low-level programming language;media processing application;resource efficient coarse grained reconfigurable processor;Application software;Arithmetic;Assembly;Computer architecture;Costs;Delay;Hardware;Logic;Silicon;Throughput;Coarse Grained Reconfigurable Architecture;Low level programming language},
doi={10.1109/AHS.2009.37},}

@inproceedings{octavo-2012,
author={C. LaForest, J. Steffan, and J. Gregory},
title={Octavo: an FPGA-Centric Processor Family},
booktitle={ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA)},
year={2012},
month={February},
pages={219-228},
url={http://www.eecg.toronto.edu/~steffan/papers/laforest_octavo_fpga12.pdf}
}

@INPROCEEDINGS{vliw,
author={Anjam, F. and Nadeem, M. and Wong, S.},
booktitle={Field-Programmable Technology (FPT), 2010 International Conference on},
title={A VLIW softcore processor with dynamically adjustable issue-slots},
year={2010},
month={Dec},
pages={393-398},
keywords={field programmable gate arrays;instruction sets;multiprocessing systems;FPGA;VEX ISA;VLIW softcore processor;Xilinx partial reconfiguration flow;adjustable issue-slots;data level parallelism;instruction level parallelism;processor instruction set architecture;very long instruction word softcore processor;Computer architecture;Discrete Fourier transforms;Field programmable gate arrays;Kernel;Parallel processing;Registers;VLIW},
doi={10.1109/FPT.2010.5681444},}

@INPROCEEDINGS{custard,
author={Dimond, R. and Mencer, O. and Luk, W.},
booktitle={Field Programmable Logic and Applications, 2005. International Conference on},
title={CUSTARD - a customisable threaded FPGA soft processor and tools},
year={2005},
month={Aug},
pages={1-6},
keywords={compiler generators;field programmable gate arrays;microprocessor chips;multi-threading;CUSTARD;FPGA implementation;FPGA soft processor;compiler generation system;cryptography benchmark;custom instruction;customisable threaded architecture;fine-grained concurrency;flexible processor;hardware cost;media benchmark;multiple hardware threads;soft processor design;Acceleration;Application software;Computer aided instruction;Computer architecture;Concurrent computing;Costs;Field programmable gate arrays;Hardware;Process design;Yarn},
doi={10.1109/FPL.2005.1515690},}

@online{isa-design-1995,
author={Kong and Patterson},
title={Instruction set design},
year={1995},
url={http://www.cs.berkeley.edu/~pattrsn/152/lec3.ps}
}

@online{dsp-benchmarks,
    author = {{Texas Instruments}},
    title = {C64xx Benchmarks},
    url = {http://www.ti.com/lsds/ti/dsp/c6000_dsp/c64x/benchmarks.page},
    urldate = {2014-01-29}
}

@inproceedings{img-proc-mppa,
    author={Osorio, R.R. and Diaz-Resco, C. and Bruguera, J.D.},
    booktitle={Digital System Design, Architectures, Methods and Tools, 2009. DSD '09. 12th Euromicro Conference on},
    title={High Performance Image Processing on a Massively Parallel Processor Array},
    year={2009},
    month={Aug},
    pages={233-236},
    doi={10.1109/DSD.2009.166},
    url = {http://www.ac.usc.es/system/files/Jornadas09.pdf}
}

@online{virtex6-overview,
    author = {{Xilinx Inc.}},
    title = {{Virtex-6 Family Overview}},
    date = {2012-01-19},
    url = {http://www.xilinx.com/support/documentation/data_sheets/ds150.pdf},
    urldate = {2014-01-29}
}

@online{virtex7-overview,
    author = {{Xilinx Inc.}},
    title = {{7 Series FPGAs Overview}},
    date = {2014-02-18},
    url = {http://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf},
    urldate = {2014-06-18}
}

@online{picoblaze,
    author = {{Xilinx Inc.}},
    title = {PicoBlaze 8-bit Embedded Microcontroller User Guide},
    date = {2011-06-22},
    url = {http://www.xilinx.com/support/documentation/ip_documentation/ug129.pdf},
    urldate = {2014-06-17}
}

@online{microblaze,
    author = {{Xilinx Inc.}},
    title = {MicroBlaze Processor Reference Guide},
    date = {2011-06-22},
    url = {http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_2/mb_ref_guide.pdf},
    urldate = {2014-06-17}
}

@online{nios2,
    author = {{Altera Corporation}},
    title = {Nios II Processor Reference},
    year = {2014},
    month = {February},
    url = {http://www.altera.com/literature/hb/nios2/n2cpu_nii5v1.pdf},
    urldate = {2014-06-17}
}

@online{dsp48e1,
    author = {{Xilinx Inc.}},
    title = {{Virtex-7 FGPA DSP48E1 Slice}},
    subtitle = {User Guide},
    date = {2014-05-10},
    url = {http://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf},
    urldate = {2014-06-17}
}

@online{memory,
    author = {{Xilinx Inc.}},
    title = {{Virtex-6 FGPA Memory Resources}},
    subtitle = {User Guide},
    date = {2013-09-24},
    url = {http://www.xilinx.com/support/documentation/user_guides/ug363.pdf},
    urldate = {2014-01-27}
}

@online{hdl,
    author = {{Xilinx Inc.}},
    title = {{Virtex-6 Libraries Guide for HDL Designs}},
    date = {2011-03-20},
    url = {http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_6/virtex6_hdl.pdf},
    urldate = {2014-01-27}
}

@online{clb,
    author = {{Xilinx Inc.}},
    title = {{Virtex-6 FPGA Configurable Logic Block}},
    date = {2012-02-03},
    url = {http://www.xilinx.com/support/documentation/user_guides/ug364.pdf},
    urldate = {2014-01-27}
}

@article{mppa,
    author={Butts, M.},
    journal={Micro, IEEE},
    title={Synchronization through Communication in a Massively Parallel Processor Array},
    year={2007},
    month={Sept},
    volume={27},
    number={5},
    pages={32-40},
    doi={10.1109/MM.2007.4378781},
    ISSN={0272-1732}
}

@inproceedings{16-core-message-passing,
    author={Zhiyi Yu and Kaidi You and Ruijin Xiao and Heng Quan and Peng Ou and Yan Ying and Haofan Yang and Ming'e Jing and Xiaoyang Zeng},
    booktitle={Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International},
    title={An 800MHz 320mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms},
    year={2012},
    pages={64-66},
    keywords={cache storage;message passing;microprocessor chips;shared memory systems;16-core processor;cache coherence;cache-free memory hierarchy;chip test;cluster-based hierarchical architecture;energy efficiency;frequency 800 MHz;hardware-aided mailbox mechanism;hybrid communication mechanism;message-passing mechanism;multicore processor;power 320 mW;register file;shared-memory architecture;shared-memory intercore communication mechanism;synchronization procedure;voltage 1.2 V;Clocks;Computer architecture;Decoding;Parity check codes;Program processors;Registers;Synchronization},
    doi={10.1109/ISSCC.2012.6176931},
    ISSN={0193-6530}
}

@book{comp-arch-quantitative,
    author = {Hennessy, John L. and Patterson, David A.},
    day = {27},
    edition = {4},
    howpublished = {Paperback},
    isbn = {0123704901},
    month = sep,
    publisher = {Morgan Kaufmann},
    title = {Computer Architecture: A Quantitative Approach, Fourth Edition},
    year = {2006}
}

@book{comp-arch-organization,
  title={Computer Organization and Design: The Hardware/Software Interface, Third Edition},
  author={Patterson, D.A. and Hennessy, J.L.},
  isbn={9780080502571},
  series={The Morgan Kaufmann Series in Computer Architecture and Design},
  year={2004},
  publisher={Elsevier Science}
}

@book{flynn1995computer,
  title={Computer Architecture: Pipelined and Parallel Processor Design},
  author={Flynn, M.J.},
  isbn={9780867202045},
  lccn={94041225},
  series={Computer Science Series},
  url={http://www.google.com/books?id=JS-01OTl9dsC},
  year={1995},
  publisher={Jones and Bartlett}
}

@online{adapteva,
    title = {Epiphany Architecture Reference},
    author = {Adapteva},
    year = {2012},
    url = {http://www.adapteva.com/wp-content/uploads/2012/12/epiphany_arch_reference_3.12.12.18.pdf},
    urldate = {2014-01-27}
}

@online{ambric,
    title = {Structural Object Programming Model: Enabling Efficient Development
        on Massively Parallel Architectures},
    author = {Mike Butts, Laurent Bonetto, Brad Budlong and Paul Wasson},
    year = {2008},
    url = {http://www.ll.mit.edu/HPEC/agendas/proc08/Day3/34-Butts-Presentation.pdf},
    urldate = {2014-01-27}
}

@online{fpga-pipes,
    title = {Inter-Process Communication using Pipes in FPGA-based Adaptive Computing},
    author = {Ming Liu, Zhonghai Lu, Wolfgang Kuehn, Axel Jantsch},
    year = {2010},
    url = {http://web.it.kth.se/~mingliu/publications/isvlsi10.pdf},
    urldate = {2014-02-18}
}

@book{csp,
    title = {Communicating Sequential Processes},
    author = {C. A. R. Hoare},
    year = {2014},
    url = {http://www.usingcsp.com/cspbook.pdf},
    urldate = {2014-02-18}
}
