
Test007-Servo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004290  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08004430  08004430  00014430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044e0  080044e0  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  080044e0  080044e0  000144e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044e8  080044e8  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044e8  080044e8  000144e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044ec  080044ec  000144ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080044f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000068  08004558  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08004558  00020268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c891  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d54  00000000  00000000  0002c96c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c88  00000000  00000000  0002e6c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009c2  00000000  00000000  0002f348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001709c  00000000  00000000  0002fd0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e02e  00000000  00000000  00046da6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008fd4d  00000000  00000000  00054dd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003dc4  00000000  00000000  000e4b24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000e88e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004418 	.word	0x08004418

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004418 	.word	0x08004418

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000580:	f000 fbe2 	bl	8000d48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000584:	f000 f82c 	bl	80005e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000588:	f000 f934 	bl	80007f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800058c:	f000 f908 	bl	80007a0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000590:	f000 f890 	bl	80006b4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  ProgramStart("Motor Control - Servo");
 8000594:	4810      	ldr	r0, [pc, #64]	; (80005d8 <main+0x5c>)
 8000596:	f000 f9b3 	bl	8000900 <ProgramStart>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 800059a:	2104      	movs	r1, #4
 800059c:	480f      	ldr	r0, [pc, #60]	; (80005dc <main+0x60>)
 800059e:	f001 fc45 	bl	8001e2c <HAL_TIM_PWM_Start>
  htim3.Instance->CCR2 = 1000;
 80005a2:	4b0e      	ldr	r3, [pc, #56]	; (80005dc <main+0x60>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 htim3.Instance->CCR2 += 100; //Range : 0~1000
 80005ac:	4b0b      	ldr	r3, [pc, #44]	; (80005dc <main+0x60>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80005b2:	4b0a      	ldr	r3, [pc, #40]	; (80005dc <main+0x60>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	3264      	adds	r2, #100	; 0x64
 80005b8:	639a      	str	r2, [r3, #56]	; 0x38
	 if(htim3.Instance->CCR2 > 2000)htim3.Instance->CCR2 = 1000; //initial value : 50 . . .  50/1000 = 1/20 = 50Hz
 80005ba:	4b08      	ldr	r3, [pc, #32]	; (80005dc <main+0x60>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80005c0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80005c4:	d904      	bls.n	80005d0 <main+0x54>
 80005c6:	4b05      	ldr	r3, [pc, #20]	; (80005dc <main+0x60>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005ce:	639a      	str	r2, [r3, #56]	; 0x38
	 HAL_Delay(50);
 80005d0:	2032      	movs	r0, #50	; 0x32
 80005d2:	f000 fc2b 	bl	8000e2c <HAL_Delay>
	 htim3.Instance->CCR2 += 100; //Range : 0~1000
 80005d6:	e7e9      	b.n	80005ac <main+0x30>
 80005d8:	08004430 	.word	0x08004430
 80005dc:	20000084 	.word	0x20000084

080005e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b094      	sub	sp, #80	; 0x50
 80005e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e6:	f107 0320 	add.w	r3, r7, #32
 80005ea:	2230      	movs	r2, #48	; 0x30
 80005ec:	2100      	movs	r1, #0
 80005ee:	4618      	mov	r0, r3
 80005f0:	f002 ffd0 	bl	8003594 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f4:	f107 030c 	add.w	r3, r7, #12
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]
 8000602:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000604:	2300      	movs	r3, #0
 8000606:	60bb      	str	r3, [r7, #8]
 8000608:	4b28      	ldr	r3, [pc, #160]	; (80006ac <SystemClock_Config+0xcc>)
 800060a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800060c:	4a27      	ldr	r2, [pc, #156]	; (80006ac <SystemClock_Config+0xcc>)
 800060e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000612:	6413      	str	r3, [r2, #64]	; 0x40
 8000614:	4b25      	ldr	r3, [pc, #148]	; (80006ac <SystemClock_Config+0xcc>)
 8000616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800061c:	60bb      	str	r3, [r7, #8]
 800061e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000620:	2300      	movs	r3, #0
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	4b22      	ldr	r3, [pc, #136]	; (80006b0 <SystemClock_Config+0xd0>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a21      	ldr	r2, [pc, #132]	; (80006b0 <SystemClock_Config+0xd0>)
 800062a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800062e:	6013      	str	r3, [r2, #0]
 8000630:	4b1f      	ldr	r3, [pc, #124]	; (80006b0 <SystemClock_Config+0xd0>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800063c:	2302      	movs	r3, #2
 800063e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000640:	2301      	movs	r3, #1
 8000642:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000644:	2310      	movs	r3, #16
 8000646:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000648:	2302      	movs	r3, #2
 800064a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800064c:	2300      	movs	r3, #0
 800064e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000650:	2310      	movs	r3, #16
 8000652:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000654:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000658:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800065a:	2304      	movs	r3, #4
 800065c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800065e:	2304      	movs	r3, #4
 8000660:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000662:	f107 0320 	add.w	r3, r7, #32
 8000666:	4618      	mov	r0, r3
 8000668:	f000 fea0 	bl	80013ac <HAL_RCC_OscConfig>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000672:	f000 f92d 	bl	80008d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000676:	230f      	movs	r3, #15
 8000678:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067a:	2302      	movs	r3, #2
 800067c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067e:	2300      	movs	r3, #0
 8000680:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000682:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000686:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800068c:	f107 030c 	add.w	r3, r7, #12
 8000690:	2102      	movs	r1, #2
 8000692:	4618      	mov	r0, r3
 8000694:	f001 f902 	bl	800189c <HAL_RCC_ClockConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800069e:	f000 f917 	bl	80008d0 <Error_Handler>
  }
}
 80006a2:	bf00      	nop
 80006a4:	3750      	adds	r7, #80	; 0x50
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40007000 	.word	0x40007000

080006b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b08e      	sub	sp, #56	; 0x38
 80006b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]
 80006c2:	605a      	str	r2, [r3, #4]
 80006c4:	609a      	str	r2, [r3, #8]
 80006c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006c8:	f107 0320 	add.w	r3, r7, #32
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
 80006d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	605a      	str	r2, [r3, #4]
 80006da:	609a      	str	r2, [r3, #8]
 80006dc:	60da      	str	r2, [r3, #12]
 80006de:	611a      	str	r2, [r3, #16]
 80006e0:	615a      	str	r2, [r3, #20]
 80006e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80006e4:	4b2c      	ldr	r3, [pc, #176]	; (8000798 <MX_TIM3_Init+0xe4>)
 80006e6:	4a2d      	ldr	r2, [pc, #180]	; (800079c <MX_TIM3_Init+0xe8>)
 80006e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80006ea:	4b2b      	ldr	r3, [pc, #172]	; (8000798 <MX_TIM3_Init+0xe4>)
 80006ec:	2253      	movs	r2, #83	; 0x53
 80006ee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006f0:	4b29      	ldr	r3, [pc, #164]	; (8000798 <MX_TIM3_Init+0xe4>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 80006f6:	4b28      	ldr	r3, [pc, #160]	; (8000798 <MX_TIM3_Init+0xe4>)
 80006f8:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80006fc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006fe:	4b26      	ldr	r3, [pc, #152]	; (8000798 <MX_TIM3_Init+0xe4>)
 8000700:	2200      	movs	r2, #0
 8000702:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000704:	4b24      	ldr	r3, [pc, #144]	; (8000798 <MX_TIM3_Init+0xe4>)
 8000706:	2200      	movs	r2, #0
 8000708:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800070a:	4823      	ldr	r0, [pc, #140]	; (8000798 <MX_TIM3_Init+0xe4>)
 800070c:	f001 fae6 	bl	8001cdc <HAL_TIM_Base_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000716:	f000 f8db 	bl	80008d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800071a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800071e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000720:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000724:	4619      	mov	r1, r3
 8000726:	481c      	ldr	r0, [pc, #112]	; (8000798 <MX_TIM3_Init+0xe4>)
 8000728:	f001 fcf2 	bl	8002110 <HAL_TIM_ConfigClockSource>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000732:	f000 f8cd 	bl	80008d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000736:	4818      	ldr	r0, [pc, #96]	; (8000798 <MX_TIM3_Init+0xe4>)
 8000738:	f001 fb1f 	bl	8001d7a <HAL_TIM_PWM_Init>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000742:	f000 f8c5 	bl	80008d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000746:	2300      	movs	r3, #0
 8000748:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800074a:	2300      	movs	r3, #0
 800074c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800074e:	f107 0320 	add.w	r3, r7, #32
 8000752:	4619      	mov	r1, r3
 8000754:	4810      	ldr	r0, [pc, #64]	; (8000798 <MX_TIM3_Init+0xe4>)
 8000756:	f002 f87b 	bl	8002850 <HAL_TIMEx_MasterConfigSynchronization>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000760:	f000 f8b6 	bl	80008d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000764:	2360      	movs	r3, #96	; 0x60
 8000766:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8000768:	2332      	movs	r3, #50	; 0x32
 800076a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800076c:	2300      	movs	r3, #0
 800076e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000770:	2300      	movs	r3, #0
 8000772:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	2204      	movs	r2, #4
 8000778:	4619      	mov	r1, r3
 800077a:	4807      	ldr	r0, [pc, #28]	; (8000798 <MX_TIM3_Init+0xe4>)
 800077c:	f001 fc06 	bl	8001f8c <HAL_TIM_PWM_ConfigChannel>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000786:	f000 f8a3 	bl	80008d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800078a:	4803      	ldr	r0, [pc, #12]	; (8000798 <MX_TIM3_Init+0xe4>)
 800078c:	f000 f950 	bl	8000a30 <HAL_TIM_MspPostInit>

}
 8000790:	bf00      	nop
 8000792:	3738      	adds	r7, #56	; 0x38
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	20000084 	.word	0x20000084
 800079c:	40000400 	.word	0x40000400

080007a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007a4:	4b11      	ldr	r3, [pc, #68]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007a6:	4a12      	ldr	r2, [pc, #72]	; (80007f0 <MX_USART2_UART_Init+0x50>)
 80007a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007aa:	4b10      	ldr	r3, [pc, #64]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007b2:	4b0e      	ldr	r3, [pc, #56]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007b8:	4b0c      	ldr	r3, [pc, #48]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007be:	4b0b      	ldr	r3, [pc, #44]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007c4:	4b09      	ldr	r3, [pc, #36]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007c6:	220c      	movs	r2, #12
 80007c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ca:	4b08      	ldr	r3, [pc, #32]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d0:	4b06      	ldr	r3, [pc, #24]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007d6:	4805      	ldr	r0, [pc, #20]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007d8:	f002 f8a8 	bl	800292c <HAL_UART_Init>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007e2:	f000 f875 	bl	80008d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	200000cc 	.word	0x200000cc
 80007f0:	40004400 	.word	0x40004400

080007f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b08a      	sub	sp, #40	; 0x28
 80007f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fa:	f107 0314 	add.w	r3, r7, #20
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	613b      	str	r3, [r7, #16]
 800080e:	4b2d      	ldr	r3, [pc, #180]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	4a2c      	ldr	r2, [pc, #176]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000814:	f043 0304 	orr.w	r3, r3, #4
 8000818:	6313      	str	r3, [r2, #48]	; 0x30
 800081a:	4b2a      	ldr	r3, [pc, #168]	; (80008c4 <MX_GPIO_Init+0xd0>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	f003 0304 	and.w	r3, r3, #4
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	60fb      	str	r3, [r7, #12]
 800082a:	4b26      	ldr	r3, [pc, #152]	; (80008c4 <MX_GPIO_Init+0xd0>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a25      	ldr	r2, [pc, #148]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b23      	ldr	r3, [pc, #140]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800083e:	60fb      	str	r3, [r7, #12]
 8000840:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
 8000846:	4b1f      	ldr	r3, [pc, #124]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	4a1e      	ldr	r2, [pc, #120]	; (80008c4 <MX_GPIO_Init+0xd0>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	6313      	str	r3, [r2, #48]	; 0x30
 8000852:	4b1c      	ldr	r3, [pc, #112]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	4b18      	ldr	r3, [pc, #96]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	4a17      	ldr	r2, [pc, #92]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000868:	f043 0302 	orr.w	r3, r3, #2
 800086c:	6313      	str	r3, [r2, #48]	; 0x30
 800086e:	4b15      	ldr	r3, [pc, #84]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	f003 0302 	and.w	r3, r3, #2
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	2120      	movs	r1, #32
 800087e:	4812      	ldr	r0, [pc, #72]	; (80008c8 <MX_GPIO_Init+0xd4>)
 8000880:	f000 fd7a 	bl	8001378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000884:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800088a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800088e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000894:	f107 0314 	add.w	r3, r7, #20
 8000898:	4619      	mov	r1, r3
 800089a:	480c      	ldr	r0, [pc, #48]	; (80008cc <MX_GPIO_Init+0xd8>)
 800089c:	f000 fbd0 	bl	8001040 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008a0:	2320      	movs	r3, #32
 80008a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a4:	2301      	movs	r3, #1
 80008a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ac:	2300      	movs	r3, #0
 80008ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008b0:	f107 0314 	add.w	r3, r7, #20
 80008b4:	4619      	mov	r1, r3
 80008b6:	4804      	ldr	r0, [pc, #16]	; (80008c8 <MX_GPIO_Init+0xd4>)
 80008b8:	f000 fbc2 	bl	8001040 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008bc:	bf00      	nop
 80008be:	3728      	adds	r7, #40	; 0x28
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	40023800 	.word	0x40023800
 80008c8:	40020000 	.word	0x40020000
 80008cc:	40020800 	.word	0x40020800

080008d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d4:	b672      	cpsid	i
}
 80008d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d8:	e7fe      	b.n	80008d8 <Error_Handler+0x8>
	...

080008dc <__io_putchar>:
//I2C_HandleTypeDef *hi2c = NULL;

//#include "C:\Users\user\STM32Cube\Repository\STM32Cube_FW_F4_V1.28.1\Drivers\STM32F4xx_HAL_Driver\inc\stm32f4xx_hal_i2c.h"

int __io_putchar(int ch) // Lowest output Function
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
   HAL_UART_Transmit(&huart2, &ch, 1, 10); // timeout: 10ms
 80008e4:	1d39      	adds	r1, r7, #4
 80008e6:	230a      	movs	r3, #10
 80008e8:	2201      	movs	r2, #1
 80008ea:	4804      	ldr	r0, [pc, #16]	; (80008fc <__io_putchar+0x20>)
 80008ec:	f002 f86e 	bl	80029cc <HAL_UART_Transmit>
   return ch;
 80008f0:	687b      	ldr	r3, [r7, #4]
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	200000cc 	.word	0x200000cc

08000900 <ProgramStart>:
void ProgramStart(char *str)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
   //printf("\033[2J\033[0;0H"); // printf("\033[2J"); : 화면 Clear
   cls();
 8000908:	f000 f826 	bl	8000958 <cls>
   Cursor(0,0);
 800090c:	2100      	movs	r1, #0
 800090e:	2000      	movs	r0, #0
 8000910:	f000 f82c 	bl	800096c <Cursor>
   printf("Program Name - %s\r\n", str);
 8000914:	6879      	ldr	r1, [r7, #4]
 8000916:	4806      	ldr	r0, [pc, #24]	; (8000930 <ProgramStart+0x30>)
 8000918:	f002 fcd6 	bl	80032c8 <iprintf>
   printf("Press Blue-button(B1) to Start ...\r\n");
 800091c:	4805      	ldr	r0, [pc, #20]	; (8000934 <ProgramStart+0x34>)
 800091e:	f002 fd39 	bl	8003394 <puts>
   standby();
 8000922:	f000 f809 	bl	8000938 <standby>
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	08004448 	.word	0x08004448
 8000934:	0800445c 	.word	0x0800445c

08000938 <standby>:

void standby()
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
   while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin));
 800093c:	bf00      	nop
 800093e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000942:	4804      	ldr	r0, [pc, #16]	; (8000954 <standby+0x1c>)
 8000944:	f000 fd00 	bl	8001348 <HAL_GPIO_ReadPin>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d1f7      	bne.n	800093e <standby+0x6>
}
 800094e:	bf00      	nop
 8000950:	bf00      	nop
 8000952:	bd80      	pop	{r7, pc}
 8000954:	40020800 	.word	0x40020800

08000958 <cls>:

void cls() // 화면 clear
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
   printf("\033[2J");
 800095c:	4802      	ldr	r0, [pc, #8]	; (8000968 <cls+0x10>)
 800095e:	f002 fcb3 	bl	80032c8 <iprintf>
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	08004480 	.word	0x08004480

0800096c <Cursor>:

void Cursor(int x, int y)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b088      	sub	sp, #32
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	6039      	str	r1, [r7, #0]
   char buf[20];
   sprintf(buf, "\033[%d;%dH", y,x);
 8000976:	f107 000c 	add.w	r0, r7, #12
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	683a      	ldr	r2, [r7, #0]
 800097e:	4906      	ldr	r1, [pc, #24]	; (8000998 <Cursor+0x2c>)
 8000980:	f002 fd10 	bl	80033a4 <siprintf>
   puts(buf);
 8000984:	f107 030c 	add.w	r3, r7, #12
 8000988:	4618      	mov	r0, r3
 800098a:	f002 fd03 	bl	8003394 <puts>
}
 800098e:	bf00      	nop
 8000990:	3720      	adds	r7, #32
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	08004488 	.word	0x08004488

0800099c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	607b      	str	r3, [r7, #4]
 80009a6:	4b10      	ldr	r3, [pc, #64]	; (80009e8 <HAL_MspInit+0x4c>)
 80009a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009aa:	4a0f      	ldr	r2, [pc, #60]	; (80009e8 <HAL_MspInit+0x4c>)
 80009ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009b0:	6453      	str	r3, [r2, #68]	; 0x44
 80009b2:	4b0d      	ldr	r3, [pc, #52]	; (80009e8 <HAL_MspInit+0x4c>)
 80009b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009ba:	607b      	str	r3, [r7, #4]
 80009bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	603b      	str	r3, [r7, #0]
 80009c2:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <HAL_MspInit+0x4c>)
 80009c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c6:	4a08      	ldr	r2, [pc, #32]	; (80009e8 <HAL_MspInit+0x4c>)
 80009c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009cc:	6413      	str	r3, [r2, #64]	; 0x40
 80009ce:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <HAL_MspInit+0x4c>)
 80009d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d6:	603b      	str	r3, [r7, #0]
 80009d8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009da:	2007      	movs	r0, #7
 80009dc:	f000 fafc 	bl	8000fd8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009e0:	bf00      	nop
 80009e2:	3708      	adds	r7, #8
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	40023800 	.word	0x40023800

080009ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b085      	sub	sp, #20
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a0b      	ldr	r2, [pc, #44]	; (8000a28 <HAL_TIM_Base_MspInit+0x3c>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d10d      	bne.n	8000a1a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	60fb      	str	r3, [r7, #12]
 8000a02:	4b0a      	ldr	r3, [pc, #40]	; (8000a2c <HAL_TIM_Base_MspInit+0x40>)
 8000a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a06:	4a09      	ldr	r2, [pc, #36]	; (8000a2c <HAL_TIM_Base_MspInit+0x40>)
 8000a08:	f043 0302 	orr.w	r3, r3, #2
 8000a0c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a0e:	4b07      	ldr	r3, [pc, #28]	; (8000a2c <HAL_TIM_Base_MspInit+0x40>)
 8000a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a12:	f003 0302 	and.w	r3, r3, #2
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000a1a:	bf00      	nop
 8000a1c:	3714      	adds	r7, #20
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	40000400 	.word	0x40000400
 8000a2c:	40023800 	.word	0x40023800

08000a30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b088      	sub	sp, #32
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 030c 	add.w	r3, r7, #12
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a12      	ldr	r2, [pc, #72]	; (8000a98 <HAL_TIM_MspPostInit+0x68>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d11d      	bne.n	8000a8e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a52:	2300      	movs	r3, #0
 8000a54:	60bb      	str	r3, [r7, #8]
 8000a56:	4b11      	ldr	r3, [pc, #68]	; (8000a9c <HAL_TIM_MspPostInit+0x6c>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	4a10      	ldr	r2, [pc, #64]	; (8000a9c <HAL_TIM_MspPostInit+0x6c>)
 8000a5c:	f043 0304 	orr.w	r3, r3, #4
 8000a60:	6313      	str	r3, [r2, #48]	; 0x30
 8000a62:	4b0e      	ldr	r3, [pc, #56]	; (8000a9c <HAL_TIM_MspPostInit+0x6c>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	f003 0304 	and.w	r3, r3, #4
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Servo_Pin;
 8000a6e:	2380      	movs	r3, #128	; 0x80
 8000a70:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a72:	2302      	movs	r3, #2
 8000a74:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2300      	movs	r3, #0
 8000a78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Servo_GPIO_Port, &GPIO_InitStruct);
 8000a82:	f107 030c 	add.w	r3, r7, #12
 8000a86:	4619      	mov	r1, r3
 8000a88:	4805      	ldr	r0, [pc, #20]	; (8000aa0 <HAL_TIM_MspPostInit+0x70>)
 8000a8a:	f000 fad9 	bl	8001040 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000a8e:	bf00      	nop
 8000a90:	3720      	adds	r7, #32
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40000400 	.word	0x40000400
 8000a9c:	40023800 	.word	0x40023800
 8000aa0:	40020800 	.word	0x40020800

08000aa4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b08a      	sub	sp, #40	; 0x28
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]
 8000aba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a19      	ldr	r2, [pc, #100]	; (8000b28 <HAL_UART_MspInit+0x84>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d12b      	bne.n	8000b1e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	613b      	str	r3, [r7, #16]
 8000aca:	4b18      	ldr	r3, [pc, #96]	; (8000b2c <HAL_UART_MspInit+0x88>)
 8000acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ace:	4a17      	ldr	r2, [pc, #92]	; (8000b2c <HAL_UART_MspInit+0x88>)
 8000ad0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ad4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ad6:	4b15      	ldr	r3, [pc, #84]	; (8000b2c <HAL_UART_MspInit+0x88>)
 8000ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ade:	613b      	str	r3, [r7, #16]
 8000ae0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60fb      	str	r3, [r7, #12]
 8000ae6:	4b11      	ldr	r3, [pc, #68]	; (8000b2c <HAL_UART_MspInit+0x88>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aea:	4a10      	ldr	r2, [pc, #64]	; (8000b2c <HAL_UART_MspInit+0x88>)
 8000aec:	f043 0301 	orr.w	r3, r3, #1
 8000af0:	6313      	str	r3, [r2, #48]	; 0x30
 8000af2:	4b0e      	ldr	r3, [pc, #56]	; (8000b2c <HAL_UART_MspInit+0x88>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	f003 0301 	and.w	r3, r3, #1
 8000afa:	60fb      	str	r3, [r7, #12]
 8000afc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000afe:	230c      	movs	r3, #12
 8000b00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b02:	2302      	movs	r3, #2
 8000b04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b0a:	2303      	movs	r3, #3
 8000b0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b0e:	2307      	movs	r3, #7
 8000b10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b12:	f107 0314 	add.w	r3, r7, #20
 8000b16:	4619      	mov	r1, r3
 8000b18:	4805      	ldr	r0, [pc, #20]	; (8000b30 <HAL_UART_MspInit+0x8c>)
 8000b1a:	f000 fa91 	bl	8001040 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b1e:	bf00      	nop
 8000b20:	3728      	adds	r7, #40	; 0x28
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40004400 	.word	0x40004400
 8000b2c:	40023800 	.word	0x40023800
 8000b30:	40020000 	.word	0x40020000

08000b34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b38:	e7fe      	b.n	8000b38 <NMI_Handler+0x4>

08000b3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b3e:	e7fe      	b.n	8000b3e <HardFault_Handler+0x4>

08000b40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b44:	e7fe      	b.n	8000b44 <MemManage_Handler+0x4>

08000b46 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b46:	b480      	push	{r7}
 8000b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b4a:	e7fe      	b.n	8000b4a <BusFault_Handler+0x4>

08000b4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <UsageFault_Handler+0x4>

08000b52 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b56:	bf00      	nop
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr

08000b6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b80:	f000 f934 	bl	8000dec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	60f8      	str	r0, [r7, #12]
 8000b90:	60b9      	str	r1, [r7, #8]
 8000b92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]
 8000b98:	e00a      	b.n	8000bb0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b9a:	f3af 8000 	nop.w
 8000b9e:	4601      	mov	r1, r0
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	1c5a      	adds	r2, r3, #1
 8000ba4:	60ba      	str	r2, [r7, #8]
 8000ba6:	b2ca      	uxtb	r2, r1
 8000ba8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	3301      	adds	r3, #1
 8000bae:	617b      	str	r3, [r7, #20]
 8000bb0:	697a      	ldr	r2, [r7, #20]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	dbf0      	blt.n	8000b9a <_read+0x12>
  }

  return len;
 8000bb8:	687b      	ldr	r3, [r7, #4]
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3718      	adds	r7, #24
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}

08000bc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b086      	sub	sp, #24
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	60f8      	str	r0, [r7, #12]
 8000bca:	60b9      	str	r1, [r7, #8]
 8000bcc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]
 8000bd2:	e009      	b.n	8000be8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	1c5a      	adds	r2, r3, #1
 8000bd8:	60ba      	str	r2, [r7, #8]
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff fe7d 	bl	80008dc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	3301      	adds	r3, #1
 8000be6:	617b      	str	r3, [r7, #20]
 8000be8:	697a      	ldr	r2, [r7, #20]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	dbf1      	blt.n	8000bd4 <_write+0x12>
  }
  return len;
 8000bf0:	687b      	ldr	r3, [r7, #4]
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3718      	adds	r7, #24
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <_close>:

int _close(int file)
{
 8000bfa:	b480      	push	{r7}
 8000bfc:	b083      	sub	sp, #12
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr

08000c12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c12:	b480      	push	{r7}
 8000c14:	b083      	sub	sp, #12
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	6078      	str	r0, [r7, #4]
 8000c1a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c22:	605a      	str	r2, [r3, #4]
  return 0;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <_isatty>:

int _isatty(int file)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c3a:	2301      	movs	r3, #1
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr

08000c48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	60f8      	str	r0, [r7, #12]
 8000c50:	60b9      	str	r1, [r7, #8]
 8000c52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c54:	2300      	movs	r3, #0
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3714      	adds	r7, #20
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
	...

08000c64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b086      	sub	sp, #24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c6c:	4a14      	ldr	r2, [pc, #80]	; (8000cc0 <_sbrk+0x5c>)
 8000c6e:	4b15      	ldr	r3, [pc, #84]	; (8000cc4 <_sbrk+0x60>)
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c78:	4b13      	ldr	r3, [pc, #76]	; (8000cc8 <_sbrk+0x64>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d102      	bne.n	8000c86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c80:	4b11      	ldr	r3, [pc, #68]	; (8000cc8 <_sbrk+0x64>)
 8000c82:	4a12      	ldr	r2, [pc, #72]	; (8000ccc <_sbrk+0x68>)
 8000c84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c86:	4b10      	ldr	r3, [pc, #64]	; (8000cc8 <_sbrk+0x64>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d207      	bcs.n	8000ca4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c94:	f002 fccc 	bl	8003630 <__errno>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	220c      	movs	r2, #12
 8000c9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca2:	e009      	b.n	8000cb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ca4:	4b08      	ldr	r3, [pc, #32]	; (8000cc8 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000caa:	4b07      	ldr	r3, [pc, #28]	; (8000cc8 <_sbrk+0x64>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	4a05      	ldr	r2, [pc, #20]	; (8000cc8 <_sbrk+0x64>)
 8000cb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3718      	adds	r7, #24
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20020000 	.word	0x20020000
 8000cc4:	00000400 	.word	0x00000400
 8000cc8:	20000114 	.word	0x20000114
 8000ccc:	20000268 	.word	0x20000268

08000cd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cd4:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <SystemInit+0x20>)
 8000cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cda:	4a05      	ldr	r2, [pc, #20]	; (8000cf0 <SystemInit+0x20>)
 8000cdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ce0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cf4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d2c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000cf8:	f7ff ffea 	bl	8000cd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cfc:	480c      	ldr	r0, [pc, #48]	; (8000d30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cfe:	490d      	ldr	r1, [pc, #52]	; (8000d34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d00:	4a0d      	ldr	r2, [pc, #52]	; (8000d38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d04:	e002      	b.n	8000d0c <LoopCopyDataInit>

08000d06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d0a:	3304      	adds	r3, #4

08000d0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d10:	d3f9      	bcc.n	8000d06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d12:	4a0a      	ldr	r2, [pc, #40]	; (8000d3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d14:	4c0a      	ldr	r4, [pc, #40]	; (8000d40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d18:	e001      	b.n	8000d1e <LoopFillZerobss>

08000d1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d1c:	3204      	adds	r2, #4

08000d1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d20:	d3fb      	bcc.n	8000d1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d22:	f002 fc8b 	bl	800363c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d26:	f7ff fc29 	bl	800057c <main>
  bx  lr    
 8000d2a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d34:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d38:	080044f0 	.word	0x080044f0
  ldr r2, =_sbss
 8000d3c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d40:	20000268 	.word	0x20000268

08000d44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d44:	e7fe      	b.n	8000d44 <ADC_IRQHandler>
	...

08000d48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d4c:	4b0e      	ldr	r3, [pc, #56]	; (8000d88 <HAL_Init+0x40>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a0d      	ldr	r2, [pc, #52]	; (8000d88 <HAL_Init+0x40>)
 8000d52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d58:	4b0b      	ldr	r3, [pc, #44]	; (8000d88 <HAL_Init+0x40>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a0a      	ldr	r2, [pc, #40]	; (8000d88 <HAL_Init+0x40>)
 8000d5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d64:	4b08      	ldr	r3, [pc, #32]	; (8000d88 <HAL_Init+0x40>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a07      	ldr	r2, [pc, #28]	; (8000d88 <HAL_Init+0x40>)
 8000d6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d70:	2003      	movs	r0, #3
 8000d72:	f000 f931 	bl	8000fd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d76:	2000      	movs	r0, #0
 8000d78:	f000 f808 	bl	8000d8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d7c:	f7ff fe0e 	bl	800099c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d80:	2300      	movs	r3, #0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40023c00 	.word	0x40023c00

08000d8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d94:	4b12      	ldr	r3, [pc, #72]	; (8000de0 <HAL_InitTick+0x54>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <HAL_InitTick+0x58>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000da2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000da6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000daa:	4618      	mov	r0, r3
 8000dac:	f000 f93b 	bl	8001026 <HAL_SYSTICK_Config>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	e00e      	b.n	8000dd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2b0f      	cmp	r3, #15
 8000dbe:	d80a      	bhi.n	8000dd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	6879      	ldr	r1, [r7, #4]
 8000dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000dc8:	f000 f911 	bl	8000fee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dcc:	4a06      	ldr	r2, [pc, #24]	; (8000de8 <HAL_InitTick+0x5c>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e000      	b.n	8000dd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000000 	.word	0x20000000
 8000de4:	20000008 	.word	0x20000008
 8000de8:	20000004 	.word	0x20000004

08000dec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000df0:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <HAL_IncTick+0x20>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	461a      	mov	r2, r3
 8000df6:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <HAL_IncTick+0x24>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	4a04      	ldr	r2, [pc, #16]	; (8000e10 <HAL_IncTick+0x24>)
 8000dfe:	6013      	str	r3, [r2, #0]
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	20000118 	.word	0x20000118

08000e14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  return uwTick;
 8000e18:	4b03      	ldr	r3, [pc, #12]	; (8000e28 <HAL_GetTick+0x14>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	20000118 	.word	0x20000118

08000e2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e34:	f7ff ffee 	bl	8000e14 <HAL_GetTick>
 8000e38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e44:	d005      	beq.n	8000e52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e46:	4b0a      	ldr	r3, [pc, #40]	; (8000e70 <HAL_Delay+0x44>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	4413      	add	r3, r2
 8000e50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e52:	bf00      	nop
 8000e54:	f7ff ffde 	bl	8000e14 <HAL_GetTick>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	68bb      	ldr	r3, [r7, #8]
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	68fa      	ldr	r2, [r7, #12]
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d8f7      	bhi.n	8000e54 <HAL_Delay+0x28>
  {
  }
}
 8000e64:	bf00      	nop
 8000e66:	bf00      	nop
 8000e68:	3710      	adds	r7, #16
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000008 	.word	0x20000008

08000e74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f003 0307 	and.w	r3, r3, #7
 8000e82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e84:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e8a:	68ba      	ldr	r2, [r7, #8]
 8000e8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e90:	4013      	ands	r3, r2
 8000e92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ea0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ea4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ea6:	4a04      	ldr	r2, [pc, #16]	; (8000eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	60d3      	str	r3, [r2, #12]
}
 8000eac:	bf00      	nop
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec0:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	0a1b      	lsrs	r3, r3, #8
 8000ec6:	f003 0307 	and.w	r3, r3, #7
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	6039      	str	r1, [r7, #0]
 8000ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	db0a      	blt.n	8000f02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	b2da      	uxtb	r2, r3
 8000ef0:	490c      	ldr	r1, [pc, #48]	; (8000f24 <__NVIC_SetPriority+0x4c>)
 8000ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef6:	0112      	lsls	r2, r2, #4
 8000ef8:	b2d2      	uxtb	r2, r2
 8000efa:	440b      	add	r3, r1
 8000efc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f00:	e00a      	b.n	8000f18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	b2da      	uxtb	r2, r3
 8000f06:	4908      	ldr	r1, [pc, #32]	; (8000f28 <__NVIC_SetPriority+0x50>)
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	f003 030f 	and.w	r3, r3, #15
 8000f0e:	3b04      	subs	r3, #4
 8000f10:	0112      	lsls	r2, r2, #4
 8000f12:	b2d2      	uxtb	r2, r2
 8000f14:	440b      	add	r3, r1
 8000f16:	761a      	strb	r2, [r3, #24]
}
 8000f18:	bf00      	nop
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr
 8000f24:	e000e100 	.word	0xe000e100
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b089      	sub	sp, #36	; 0x24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f003 0307 	and.w	r3, r3, #7
 8000f3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	f1c3 0307 	rsb	r3, r3, #7
 8000f46:	2b04      	cmp	r3, #4
 8000f48:	bf28      	it	cs
 8000f4a:	2304      	movcs	r3, #4
 8000f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	3304      	adds	r3, #4
 8000f52:	2b06      	cmp	r3, #6
 8000f54:	d902      	bls.n	8000f5c <NVIC_EncodePriority+0x30>
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	3b03      	subs	r3, #3
 8000f5a:	e000      	b.n	8000f5e <NVIC_EncodePriority+0x32>
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f60:	f04f 32ff 	mov.w	r2, #4294967295
 8000f64:	69bb      	ldr	r3, [r7, #24]
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	43da      	mvns	r2, r3
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	401a      	ands	r2, r3
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f74:	f04f 31ff 	mov.w	r1, #4294967295
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f7e:	43d9      	mvns	r1, r3
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f84:	4313      	orrs	r3, r2
         );
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3724      	adds	r7, #36	; 0x24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
	...

08000f94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fa4:	d301      	bcc.n	8000faa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e00f      	b.n	8000fca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000faa:	4a0a      	ldr	r2, [pc, #40]	; (8000fd4 <SysTick_Config+0x40>)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fb2:	210f      	movs	r1, #15
 8000fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb8:	f7ff ff8e 	bl	8000ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fbc:	4b05      	ldr	r3, [pc, #20]	; (8000fd4 <SysTick_Config+0x40>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fc2:	4b04      	ldr	r3, [pc, #16]	; (8000fd4 <SysTick_Config+0x40>)
 8000fc4:	2207      	movs	r2, #7
 8000fc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fc8:	2300      	movs	r3, #0
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	e000e010 	.word	0xe000e010

08000fd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff ff47 	bl	8000e74 <__NVIC_SetPriorityGrouping>
}
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b086      	sub	sp, #24
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	60b9      	str	r1, [r7, #8]
 8000ff8:	607a      	str	r2, [r7, #4]
 8000ffa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001000:	f7ff ff5c 	bl	8000ebc <__NVIC_GetPriorityGrouping>
 8001004:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001006:	687a      	ldr	r2, [r7, #4]
 8001008:	68b9      	ldr	r1, [r7, #8]
 800100a:	6978      	ldr	r0, [r7, #20]
 800100c:	f7ff ff8e 	bl	8000f2c <NVIC_EncodePriority>
 8001010:	4602      	mov	r2, r0
 8001012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001016:	4611      	mov	r1, r2
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff ff5d 	bl	8000ed8 <__NVIC_SetPriority>
}
 800101e:	bf00      	nop
 8001020:	3718      	adds	r7, #24
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b082      	sub	sp, #8
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff ffb0 	bl	8000f94 <SysTick_Config>
 8001034:	4603      	mov	r3, r0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001040:	b480      	push	{r7}
 8001042:	b089      	sub	sp, #36	; 0x24
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800104a:	2300      	movs	r3, #0
 800104c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800104e:	2300      	movs	r3, #0
 8001050:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001052:	2300      	movs	r3, #0
 8001054:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001056:	2300      	movs	r3, #0
 8001058:	61fb      	str	r3, [r7, #28]
 800105a:	e159      	b.n	8001310 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800105c:	2201      	movs	r2, #1
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	fa02 f303 	lsl.w	r3, r2, r3
 8001064:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	697a      	ldr	r2, [r7, #20]
 800106c:	4013      	ands	r3, r2
 800106e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	429a      	cmp	r2, r3
 8001076:	f040 8148 	bne.w	800130a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f003 0303 	and.w	r3, r3, #3
 8001082:	2b01      	cmp	r3, #1
 8001084:	d005      	beq.n	8001092 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800108e:	2b02      	cmp	r3, #2
 8001090:	d130      	bne.n	80010f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	2203      	movs	r2, #3
 800109e:	fa02 f303 	lsl.w	r3, r2, r3
 80010a2:	43db      	mvns	r3, r3
 80010a4:	69ba      	ldr	r2, [r7, #24]
 80010a6:	4013      	ands	r3, r2
 80010a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	68da      	ldr	r2, [r3, #12]
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	fa02 f303 	lsl.w	r3, r2, r3
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010c8:	2201      	movs	r2, #1
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	43db      	mvns	r3, r3
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	4013      	ands	r3, r2
 80010d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	091b      	lsrs	r3, r3, #4
 80010de:	f003 0201 	and.w	r2, r3, #1
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 0303 	and.w	r3, r3, #3
 80010fc:	2b03      	cmp	r3, #3
 80010fe:	d017      	beq.n	8001130 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	2203      	movs	r2, #3
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	43db      	mvns	r3, r3
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	4013      	ands	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	689a      	ldr	r2, [r3, #8]
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4313      	orrs	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f003 0303 	and.w	r3, r3, #3
 8001138:	2b02      	cmp	r3, #2
 800113a:	d123      	bne.n	8001184 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	08da      	lsrs	r2, r3, #3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	3208      	adds	r2, #8
 8001144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001148:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	f003 0307 	and.w	r3, r3, #7
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	220f      	movs	r2, #15
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	43db      	mvns	r3, r3
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	4013      	ands	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	691a      	ldr	r2, [r3, #16]
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	4313      	orrs	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	08da      	lsrs	r2, r3, #3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	3208      	adds	r2, #8
 800117e:	69b9      	ldr	r1, [r7, #24]
 8001180:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	2203      	movs	r2, #3
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4013      	ands	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f003 0203 	and.w	r2, r3, #3
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	f000 80a2 	beq.w	800130a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	4b57      	ldr	r3, [pc, #348]	; (8001328 <HAL_GPIO_Init+0x2e8>)
 80011cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ce:	4a56      	ldr	r2, [pc, #344]	; (8001328 <HAL_GPIO_Init+0x2e8>)
 80011d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011d4:	6453      	str	r3, [r2, #68]	; 0x44
 80011d6:	4b54      	ldr	r3, [pc, #336]	; (8001328 <HAL_GPIO_Init+0x2e8>)
 80011d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011e2:	4a52      	ldr	r2, [pc, #328]	; (800132c <HAL_GPIO_Init+0x2ec>)
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	089b      	lsrs	r3, r3, #2
 80011e8:	3302      	adds	r3, #2
 80011ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	f003 0303 	and.w	r3, r3, #3
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	220f      	movs	r2, #15
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43db      	mvns	r3, r3
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	4013      	ands	r3, r2
 8001204:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a49      	ldr	r2, [pc, #292]	; (8001330 <HAL_GPIO_Init+0x2f0>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d019      	beq.n	8001242 <HAL_GPIO_Init+0x202>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a48      	ldr	r2, [pc, #288]	; (8001334 <HAL_GPIO_Init+0x2f4>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d013      	beq.n	800123e <HAL_GPIO_Init+0x1fe>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a47      	ldr	r2, [pc, #284]	; (8001338 <HAL_GPIO_Init+0x2f8>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d00d      	beq.n	800123a <HAL_GPIO_Init+0x1fa>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a46      	ldr	r2, [pc, #280]	; (800133c <HAL_GPIO_Init+0x2fc>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d007      	beq.n	8001236 <HAL_GPIO_Init+0x1f6>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a45      	ldr	r2, [pc, #276]	; (8001340 <HAL_GPIO_Init+0x300>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d101      	bne.n	8001232 <HAL_GPIO_Init+0x1f2>
 800122e:	2304      	movs	r3, #4
 8001230:	e008      	b.n	8001244 <HAL_GPIO_Init+0x204>
 8001232:	2307      	movs	r3, #7
 8001234:	e006      	b.n	8001244 <HAL_GPIO_Init+0x204>
 8001236:	2303      	movs	r3, #3
 8001238:	e004      	b.n	8001244 <HAL_GPIO_Init+0x204>
 800123a:	2302      	movs	r3, #2
 800123c:	e002      	b.n	8001244 <HAL_GPIO_Init+0x204>
 800123e:	2301      	movs	r3, #1
 8001240:	e000      	b.n	8001244 <HAL_GPIO_Init+0x204>
 8001242:	2300      	movs	r3, #0
 8001244:	69fa      	ldr	r2, [r7, #28]
 8001246:	f002 0203 	and.w	r2, r2, #3
 800124a:	0092      	lsls	r2, r2, #2
 800124c:	4093      	lsls	r3, r2
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4313      	orrs	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001254:	4935      	ldr	r1, [pc, #212]	; (800132c <HAL_GPIO_Init+0x2ec>)
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	089b      	lsrs	r3, r3, #2
 800125a:	3302      	adds	r3, #2
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001262:	4b38      	ldr	r3, [pc, #224]	; (8001344 <HAL_GPIO_Init+0x304>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	43db      	mvns	r3, r3
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	4013      	ands	r3, r2
 8001270:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800127a:	2b00      	cmp	r3, #0
 800127c:	d003      	beq.n	8001286 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800127e:	69ba      	ldr	r2, [r7, #24]
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	4313      	orrs	r3, r2
 8001284:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001286:	4a2f      	ldr	r2, [pc, #188]	; (8001344 <HAL_GPIO_Init+0x304>)
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800128c:	4b2d      	ldr	r3, [pc, #180]	; (8001344 <HAL_GPIO_Init+0x304>)
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	43db      	mvns	r3, r3
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	4013      	ands	r3, r2
 800129a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d003      	beq.n	80012b0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012b0:	4a24      	ldr	r2, [pc, #144]	; (8001344 <HAL_GPIO_Init+0x304>)
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012b6:	4b23      	ldr	r3, [pc, #140]	; (8001344 <HAL_GPIO_Init+0x304>)
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	43db      	mvns	r3, r3
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	4013      	ands	r3, r2
 80012c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d003      	beq.n	80012da <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012da:	4a1a      	ldr	r2, [pc, #104]	; (8001344 <HAL_GPIO_Init+0x304>)
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012e0:	4b18      	ldr	r3, [pc, #96]	; (8001344 <HAL_GPIO_Init+0x304>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	43db      	mvns	r3, r3
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	4013      	ands	r3, r2
 80012ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d003      	beq.n	8001304 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	4313      	orrs	r3, r2
 8001302:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001304:	4a0f      	ldr	r2, [pc, #60]	; (8001344 <HAL_GPIO_Init+0x304>)
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	3301      	adds	r3, #1
 800130e:	61fb      	str	r3, [r7, #28]
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	2b0f      	cmp	r3, #15
 8001314:	f67f aea2 	bls.w	800105c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001318:	bf00      	nop
 800131a:	bf00      	nop
 800131c:	3724      	adds	r7, #36	; 0x24
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	40023800 	.word	0x40023800
 800132c:	40013800 	.word	0x40013800
 8001330:	40020000 	.word	0x40020000
 8001334:	40020400 	.word	0x40020400
 8001338:	40020800 	.word	0x40020800
 800133c:	40020c00 	.word	0x40020c00
 8001340:	40021000 	.word	0x40021000
 8001344:	40013c00 	.word	0x40013c00

08001348 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	460b      	mov	r3, r1
 8001352:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	691a      	ldr	r2, [r3, #16]
 8001358:	887b      	ldrh	r3, [r7, #2]
 800135a:	4013      	ands	r3, r2
 800135c:	2b00      	cmp	r3, #0
 800135e:	d002      	beq.n	8001366 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001360:	2301      	movs	r3, #1
 8001362:	73fb      	strb	r3, [r7, #15]
 8001364:	e001      	b.n	800136a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001366:	2300      	movs	r3, #0
 8001368:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800136a:	7bfb      	ldrb	r3, [r7, #15]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	460b      	mov	r3, r1
 8001382:	807b      	strh	r3, [r7, #2]
 8001384:	4613      	mov	r3, r2
 8001386:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001388:	787b      	ldrb	r3, [r7, #1]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800138e:	887a      	ldrh	r2, [r7, #2]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001394:	e003      	b.n	800139e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001396:	887b      	ldrh	r3, [r7, #2]
 8001398:	041a      	lsls	r2, r3, #16
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	619a      	str	r2, [r3, #24]
}
 800139e:	bf00      	nop
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
	...

080013ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d101      	bne.n	80013be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e267      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d075      	beq.n	80014b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80013ca:	4b88      	ldr	r3, [pc, #544]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	f003 030c 	and.w	r3, r3, #12
 80013d2:	2b04      	cmp	r3, #4
 80013d4:	d00c      	beq.n	80013f0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013d6:	4b85      	ldr	r3, [pc, #532]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80013de:	2b08      	cmp	r3, #8
 80013e0:	d112      	bne.n	8001408 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013e2:	4b82      	ldr	r3, [pc, #520]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80013ee:	d10b      	bne.n	8001408 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013f0:	4b7e      	ldr	r3, [pc, #504]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d05b      	beq.n	80014b4 <HAL_RCC_OscConfig+0x108>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d157      	bne.n	80014b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e242      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001410:	d106      	bne.n	8001420 <HAL_RCC_OscConfig+0x74>
 8001412:	4b76      	ldr	r3, [pc, #472]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a75      	ldr	r2, [pc, #468]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 8001418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800141c:	6013      	str	r3, [r2, #0]
 800141e:	e01d      	b.n	800145c <HAL_RCC_OscConfig+0xb0>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001428:	d10c      	bne.n	8001444 <HAL_RCC_OscConfig+0x98>
 800142a:	4b70      	ldr	r3, [pc, #448]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a6f      	ldr	r2, [pc, #444]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 8001430:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001434:	6013      	str	r3, [r2, #0]
 8001436:	4b6d      	ldr	r3, [pc, #436]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a6c      	ldr	r2, [pc, #432]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 800143c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001440:	6013      	str	r3, [r2, #0]
 8001442:	e00b      	b.n	800145c <HAL_RCC_OscConfig+0xb0>
 8001444:	4b69      	ldr	r3, [pc, #420]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a68      	ldr	r2, [pc, #416]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 800144a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800144e:	6013      	str	r3, [r2, #0]
 8001450:	4b66      	ldr	r3, [pc, #408]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a65      	ldr	r2, [pc, #404]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 8001456:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800145a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d013      	beq.n	800148c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001464:	f7ff fcd6 	bl	8000e14 <HAL_GetTick>
 8001468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800146a:	e008      	b.n	800147e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800146c:	f7ff fcd2 	bl	8000e14 <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b64      	cmp	r3, #100	; 0x64
 8001478:	d901      	bls.n	800147e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e207      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800147e:	4b5b      	ldr	r3, [pc, #364]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d0f0      	beq.n	800146c <HAL_RCC_OscConfig+0xc0>
 800148a:	e014      	b.n	80014b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800148c:	f7ff fcc2 	bl	8000e14 <HAL_GetTick>
 8001490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001492:	e008      	b.n	80014a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001494:	f7ff fcbe 	bl	8000e14 <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b64      	cmp	r3, #100	; 0x64
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e1f3      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014a6:	4b51      	ldr	r3, [pc, #324]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1f0      	bne.n	8001494 <HAL_RCC_OscConfig+0xe8>
 80014b2:	e000      	b.n	80014b6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d063      	beq.n	800158a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80014c2:	4b4a      	ldr	r3, [pc, #296]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	f003 030c 	and.w	r3, r3, #12
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d00b      	beq.n	80014e6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014ce:	4b47      	ldr	r3, [pc, #284]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80014d6:	2b08      	cmp	r3, #8
 80014d8:	d11c      	bne.n	8001514 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014da:	4b44      	ldr	r3, [pc, #272]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d116      	bne.n	8001514 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014e6:	4b41      	ldr	r3, [pc, #260]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d005      	beq.n	80014fe <HAL_RCC_OscConfig+0x152>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d001      	beq.n	80014fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e1c7      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014fe:	4b3b      	ldr	r3, [pc, #236]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	691b      	ldr	r3, [r3, #16]
 800150a:	00db      	lsls	r3, r3, #3
 800150c:	4937      	ldr	r1, [pc, #220]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 800150e:	4313      	orrs	r3, r2
 8001510:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001512:	e03a      	b.n	800158a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d020      	beq.n	800155e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800151c:	4b34      	ldr	r3, [pc, #208]	; (80015f0 <HAL_RCC_OscConfig+0x244>)
 800151e:	2201      	movs	r2, #1
 8001520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001522:	f7ff fc77 	bl	8000e14 <HAL_GetTick>
 8001526:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001528:	e008      	b.n	800153c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800152a:	f7ff fc73 	bl	8000e14 <HAL_GetTick>
 800152e:	4602      	mov	r2, r0
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	2b02      	cmp	r3, #2
 8001536:	d901      	bls.n	800153c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001538:	2303      	movs	r3, #3
 800153a:	e1a8      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800153c:	4b2b      	ldr	r3, [pc, #172]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	2b00      	cmp	r3, #0
 8001546:	d0f0      	beq.n	800152a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001548:	4b28      	ldr	r3, [pc, #160]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	691b      	ldr	r3, [r3, #16]
 8001554:	00db      	lsls	r3, r3, #3
 8001556:	4925      	ldr	r1, [pc, #148]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 8001558:	4313      	orrs	r3, r2
 800155a:	600b      	str	r3, [r1, #0]
 800155c:	e015      	b.n	800158a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800155e:	4b24      	ldr	r3, [pc, #144]	; (80015f0 <HAL_RCC_OscConfig+0x244>)
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001564:	f7ff fc56 	bl	8000e14 <HAL_GetTick>
 8001568:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800156a:	e008      	b.n	800157e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800156c:	f7ff fc52 	bl	8000e14 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	2b02      	cmp	r3, #2
 8001578:	d901      	bls.n	800157e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e187      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800157e:	4b1b      	ldr	r3, [pc, #108]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	2b00      	cmp	r3, #0
 8001588:	d1f0      	bne.n	800156c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 0308 	and.w	r3, r3, #8
 8001592:	2b00      	cmp	r3, #0
 8001594:	d036      	beq.n	8001604 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	695b      	ldr	r3, [r3, #20]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d016      	beq.n	80015cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800159e:	4b15      	ldr	r3, [pc, #84]	; (80015f4 <HAL_RCC_OscConfig+0x248>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015a4:	f7ff fc36 	bl	8000e14 <HAL_GetTick>
 80015a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015aa:	e008      	b.n	80015be <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015ac:	f7ff fc32 	bl	8000e14 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e167      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015be:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <HAL_RCC_OscConfig+0x240>)
 80015c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d0f0      	beq.n	80015ac <HAL_RCC_OscConfig+0x200>
 80015ca:	e01b      	b.n	8001604 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015cc:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <HAL_RCC_OscConfig+0x248>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d2:	f7ff fc1f 	bl	8000e14 <HAL_GetTick>
 80015d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015d8:	e00e      	b.n	80015f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015da:	f7ff fc1b 	bl	8000e14 <HAL_GetTick>
 80015de:	4602      	mov	r2, r0
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	2b02      	cmp	r3, #2
 80015e6:	d907      	bls.n	80015f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80015e8:	2303      	movs	r3, #3
 80015ea:	e150      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
 80015ec:	40023800 	.word	0x40023800
 80015f0:	42470000 	.word	0x42470000
 80015f4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015f8:	4b88      	ldr	r3, [pc, #544]	; (800181c <HAL_RCC_OscConfig+0x470>)
 80015fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015fc:	f003 0302 	and.w	r3, r3, #2
 8001600:	2b00      	cmp	r3, #0
 8001602:	d1ea      	bne.n	80015da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0304 	and.w	r3, r3, #4
 800160c:	2b00      	cmp	r3, #0
 800160e:	f000 8097 	beq.w	8001740 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001612:	2300      	movs	r3, #0
 8001614:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001616:	4b81      	ldr	r3, [pc, #516]	; (800181c <HAL_RCC_OscConfig+0x470>)
 8001618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d10f      	bne.n	8001642 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60bb      	str	r3, [r7, #8]
 8001626:	4b7d      	ldr	r3, [pc, #500]	; (800181c <HAL_RCC_OscConfig+0x470>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162a:	4a7c      	ldr	r2, [pc, #496]	; (800181c <HAL_RCC_OscConfig+0x470>)
 800162c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001630:	6413      	str	r3, [r2, #64]	; 0x40
 8001632:	4b7a      	ldr	r3, [pc, #488]	; (800181c <HAL_RCC_OscConfig+0x470>)
 8001634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800163e:	2301      	movs	r3, #1
 8001640:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001642:	4b77      	ldr	r3, [pc, #476]	; (8001820 <HAL_RCC_OscConfig+0x474>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800164a:	2b00      	cmp	r3, #0
 800164c:	d118      	bne.n	8001680 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800164e:	4b74      	ldr	r3, [pc, #464]	; (8001820 <HAL_RCC_OscConfig+0x474>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a73      	ldr	r2, [pc, #460]	; (8001820 <HAL_RCC_OscConfig+0x474>)
 8001654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001658:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800165a:	f7ff fbdb 	bl	8000e14 <HAL_GetTick>
 800165e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001660:	e008      	b.n	8001674 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001662:	f7ff fbd7 	bl	8000e14 <HAL_GetTick>
 8001666:	4602      	mov	r2, r0
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	2b02      	cmp	r3, #2
 800166e:	d901      	bls.n	8001674 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001670:	2303      	movs	r3, #3
 8001672:	e10c      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001674:	4b6a      	ldr	r3, [pc, #424]	; (8001820 <HAL_RCC_OscConfig+0x474>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800167c:	2b00      	cmp	r3, #0
 800167e:	d0f0      	beq.n	8001662 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d106      	bne.n	8001696 <HAL_RCC_OscConfig+0x2ea>
 8001688:	4b64      	ldr	r3, [pc, #400]	; (800181c <HAL_RCC_OscConfig+0x470>)
 800168a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800168c:	4a63      	ldr	r2, [pc, #396]	; (800181c <HAL_RCC_OscConfig+0x470>)
 800168e:	f043 0301 	orr.w	r3, r3, #1
 8001692:	6713      	str	r3, [r2, #112]	; 0x70
 8001694:	e01c      	b.n	80016d0 <HAL_RCC_OscConfig+0x324>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	2b05      	cmp	r3, #5
 800169c:	d10c      	bne.n	80016b8 <HAL_RCC_OscConfig+0x30c>
 800169e:	4b5f      	ldr	r3, [pc, #380]	; (800181c <HAL_RCC_OscConfig+0x470>)
 80016a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016a2:	4a5e      	ldr	r2, [pc, #376]	; (800181c <HAL_RCC_OscConfig+0x470>)
 80016a4:	f043 0304 	orr.w	r3, r3, #4
 80016a8:	6713      	str	r3, [r2, #112]	; 0x70
 80016aa:	4b5c      	ldr	r3, [pc, #368]	; (800181c <HAL_RCC_OscConfig+0x470>)
 80016ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ae:	4a5b      	ldr	r2, [pc, #364]	; (800181c <HAL_RCC_OscConfig+0x470>)
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	6713      	str	r3, [r2, #112]	; 0x70
 80016b6:	e00b      	b.n	80016d0 <HAL_RCC_OscConfig+0x324>
 80016b8:	4b58      	ldr	r3, [pc, #352]	; (800181c <HAL_RCC_OscConfig+0x470>)
 80016ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016bc:	4a57      	ldr	r2, [pc, #348]	; (800181c <HAL_RCC_OscConfig+0x470>)
 80016be:	f023 0301 	bic.w	r3, r3, #1
 80016c2:	6713      	str	r3, [r2, #112]	; 0x70
 80016c4:	4b55      	ldr	r3, [pc, #340]	; (800181c <HAL_RCC_OscConfig+0x470>)
 80016c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016c8:	4a54      	ldr	r2, [pc, #336]	; (800181c <HAL_RCC_OscConfig+0x470>)
 80016ca:	f023 0304 	bic.w	r3, r3, #4
 80016ce:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d015      	beq.n	8001704 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016d8:	f7ff fb9c 	bl	8000e14 <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016de:	e00a      	b.n	80016f6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016e0:	f7ff fb98 	bl	8000e14 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e0cb      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016f6:	4b49      	ldr	r3, [pc, #292]	; (800181c <HAL_RCC_OscConfig+0x470>)
 80016f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d0ee      	beq.n	80016e0 <HAL_RCC_OscConfig+0x334>
 8001702:	e014      	b.n	800172e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001704:	f7ff fb86 	bl	8000e14 <HAL_GetTick>
 8001708:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800170a:	e00a      	b.n	8001722 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800170c:	f7ff fb82 	bl	8000e14 <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	f241 3288 	movw	r2, #5000	; 0x1388
 800171a:	4293      	cmp	r3, r2
 800171c:	d901      	bls.n	8001722 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e0b5      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001722:	4b3e      	ldr	r3, [pc, #248]	; (800181c <HAL_RCC_OscConfig+0x470>)
 8001724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d1ee      	bne.n	800170c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800172e:	7dfb      	ldrb	r3, [r7, #23]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d105      	bne.n	8001740 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001734:	4b39      	ldr	r3, [pc, #228]	; (800181c <HAL_RCC_OscConfig+0x470>)
 8001736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001738:	4a38      	ldr	r2, [pc, #224]	; (800181c <HAL_RCC_OscConfig+0x470>)
 800173a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800173e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	2b00      	cmp	r3, #0
 8001746:	f000 80a1 	beq.w	800188c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800174a:	4b34      	ldr	r3, [pc, #208]	; (800181c <HAL_RCC_OscConfig+0x470>)
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	f003 030c 	and.w	r3, r3, #12
 8001752:	2b08      	cmp	r3, #8
 8001754:	d05c      	beq.n	8001810 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	2b02      	cmp	r3, #2
 800175c:	d141      	bne.n	80017e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800175e:	4b31      	ldr	r3, [pc, #196]	; (8001824 <HAL_RCC_OscConfig+0x478>)
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001764:	f7ff fb56 	bl	8000e14 <HAL_GetTick>
 8001768:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800176a:	e008      	b.n	800177e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800176c:	f7ff fb52 	bl	8000e14 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b02      	cmp	r3, #2
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e087      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800177e:	4b27      	ldr	r3, [pc, #156]	; (800181c <HAL_RCC_OscConfig+0x470>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f0      	bne.n	800176c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	69da      	ldr	r2, [r3, #28]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6a1b      	ldr	r3, [r3, #32]
 8001792:	431a      	orrs	r2, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001798:	019b      	lsls	r3, r3, #6
 800179a:	431a      	orrs	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a0:	085b      	lsrs	r3, r3, #1
 80017a2:	3b01      	subs	r3, #1
 80017a4:	041b      	lsls	r3, r3, #16
 80017a6:	431a      	orrs	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ac:	061b      	lsls	r3, r3, #24
 80017ae:	491b      	ldr	r1, [pc, #108]	; (800181c <HAL_RCC_OscConfig+0x470>)
 80017b0:	4313      	orrs	r3, r2
 80017b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017b4:	4b1b      	ldr	r3, [pc, #108]	; (8001824 <HAL_RCC_OscConfig+0x478>)
 80017b6:	2201      	movs	r2, #1
 80017b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ba:	f7ff fb2b 	bl	8000e14 <HAL_GetTick>
 80017be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017c0:	e008      	b.n	80017d4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017c2:	f7ff fb27 	bl	8000e14 <HAL_GetTick>
 80017c6:	4602      	mov	r2, r0
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d901      	bls.n	80017d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e05c      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017d4:	4b11      	ldr	r3, [pc, #68]	; (800181c <HAL_RCC_OscConfig+0x470>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d0f0      	beq.n	80017c2 <HAL_RCC_OscConfig+0x416>
 80017e0:	e054      	b.n	800188c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017e2:	4b10      	ldr	r3, [pc, #64]	; (8001824 <HAL_RCC_OscConfig+0x478>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e8:	f7ff fb14 	bl	8000e14 <HAL_GetTick>
 80017ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017ee:	e008      	b.n	8001802 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017f0:	f7ff fb10 	bl	8000e14 <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e045      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001802:	4b06      	ldr	r3, [pc, #24]	; (800181c <HAL_RCC_OscConfig+0x470>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d1f0      	bne.n	80017f0 <HAL_RCC_OscConfig+0x444>
 800180e:	e03d      	b.n	800188c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	2b01      	cmp	r3, #1
 8001816:	d107      	bne.n	8001828 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e038      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
 800181c:	40023800 	.word	0x40023800
 8001820:	40007000 	.word	0x40007000
 8001824:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001828:	4b1b      	ldr	r3, [pc, #108]	; (8001898 <HAL_RCC_OscConfig+0x4ec>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d028      	beq.n	8001888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001840:	429a      	cmp	r2, r3
 8001842:	d121      	bne.n	8001888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800184e:	429a      	cmp	r2, r3
 8001850:	d11a      	bne.n	8001888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001858:	4013      	ands	r3, r2
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800185e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001860:	4293      	cmp	r3, r2
 8001862:	d111      	bne.n	8001888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800186e:	085b      	lsrs	r3, r3, #1
 8001870:	3b01      	subs	r3, #1
 8001872:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001874:	429a      	cmp	r2, r3
 8001876:	d107      	bne.n	8001888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001882:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001884:	429a      	cmp	r2, r3
 8001886:	d001      	beq.n	800188c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	e000      	b.n	800188e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3718      	adds	r7, #24
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40023800 	.word	0x40023800

0800189c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d101      	bne.n	80018b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e0cc      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018b0:	4b68      	ldr	r3, [pc, #416]	; (8001a54 <HAL_RCC_ClockConfig+0x1b8>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0307 	and.w	r3, r3, #7
 80018b8:	683a      	ldr	r2, [r7, #0]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d90c      	bls.n	80018d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018be:	4b65      	ldr	r3, [pc, #404]	; (8001a54 <HAL_RCC_ClockConfig+0x1b8>)
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	b2d2      	uxtb	r2, r2
 80018c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018c6:	4b63      	ldr	r3, [pc, #396]	; (8001a54 <HAL_RCC_ClockConfig+0x1b8>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0307 	and.w	r3, r3, #7
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d001      	beq.n	80018d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e0b8      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0302 	and.w	r3, r3, #2
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d020      	beq.n	8001926 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0304 	and.w	r3, r3, #4
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d005      	beq.n	80018fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018f0:	4b59      	ldr	r3, [pc, #356]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	4a58      	ldr	r2, [pc, #352]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 80018f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80018fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0308 	and.w	r3, r3, #8
 8001904:	2b00      	cmp	r3, #0
 8001906:	d005      	beq.n	8001914 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001908:	4b53      	ldr	r3, [pc, #332]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	4a52      	ldr	r2, [pc, #328]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 800190e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001912:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001914:	4b50      	ldr	r3, [pc, #320]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	494d      	ldr	r1, [pc, #308]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 8001922:	4313      	orrs	r3, r2
 8001924:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	2b00      	cmp	r3, #0
 8001930:	d044      	beq.n	80019bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d107      	bne.n	800194a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800193a:	4b47      	ldr	r3, [pc, #284]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d119      	bne.n	800197a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e07f      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	2b02      	cmp	r3, #2
 8001950:	d003      	beq.n	800195a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001956:	2b03      	cmp	r3, #3
 8001958:	d107      	bne.n	800196a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800195a:	4b3f      	ldr	r3, [pc, #252]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d109      	bne.n	800197a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e06f      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800196a:	4b3b      	ldr	r3, [pc, #236]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0302 	and.w	r3, r3, #2
 8001972:	2b00      	cmp	r3, #0
 8001974:	d101      	bne.n	800197a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e067      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800197a:	4b37      	ldr	r3, [pc, #220]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	f023 0203 	bic.w	r2, r3, #3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	4934      	ldr	r1, [pc, #208]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 8001988:	4313      	orrs	r3, r2
 800198a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800198c:	f7ff fa42 	bl	8000e14 <HAL_GetTick>
 8001990:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001992:	e00a      	b.n	80019aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001994:	f7ff fa3e 	bl	8000e14 <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	f241 3288 	movw	r2, #5000	; 0x1388
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d901      	bls.n	80019aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e04f      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019aa:	4b2b      	ldr	r3, [pc, #172]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	f003 020c 	and.w	r2, r3, #12
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d1eb      	bne.n	8001994 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019bc:	4b25      	ldr	r3, [pc, #148]	; (8001a54 <HAL_RCC_ClockConfig+0x1b8>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0307 	and.w	r3, r3, #7
 80019c4:	683a      	ldr	r2, [r7, #0]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d20c      	bcs.n	80019e4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ca:	4b22      	ldr	r3, [pc, #136]	; (8001a54 <HAL_RCC_ClockConfig+0x1b8>)
 80019cc:	683a      	ldr	r2, [r7, #0]
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019d2:	4b20      	ldr	r3, [pc, #128]	; (8001a54 <HAL_RCC_ClockConfig+0x1b8>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0307 	and.w	r3, r3, #7
 80019da:	683a      	ldr	r2, [r7, #0]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d001      	beq.n	80019e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e032      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0304 	and.w	r3, r3, #4
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d008      	beq.n	8001a02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019f0:	4b19      	ldr	r3, [pc, #100]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	4916      	ldr	r1, [pc, #88]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 80019fe:	4313      	orrs	r3, r2
 8001a00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0308 	and.w	r3, r3, #8
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d009      	beq.n	8001a22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a0e:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	00db      	lsls	r3, r3, #3
 8001a1c:	490e      	ldr	r1, [pc, #56]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a22:	f000 f821 	bl	8001a68 <HAL_RCC_GetSysClockFreq>
 8001a26:	4602      	mov	r2, r0
 8001a28:	4b0b      	ldr	r3, [pc, #44]	; (8001a58 <HAL_RCC_ClockConfig+0x1bc>)
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	091b      	lsrs	r3, r3, #4
 8001a2e:	f003 030f 	and.w	r3, r3, #15
 8001a32:	490a      	ldr	r1, [pc, #40]	; (8001a5c <HAL_RCC_ClockConfig+0x1c0>)
 8001a34:	5ccb      	ldrb	r3, [r1, r3]
 8001a36:	fa22 f303 	lsr.w	r3, r2, r3
 8001a3a:	4a09      	ldr	r2, [pc, #36]	; (8001a60 <HAL_RCC_ClockConfig+0x1c4>)
 8001a3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001a3e:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <HAL_RCC_ClockConfig+0x1c8>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff f9a2 	bl	8000d8c <HAL_InitTick>

  return HAL_OK;
 8001a48:	2300      	movs	r3, #0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40023c00 	.word	0x40023c00
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	08004494 	.word	0x08004494
 8001a60:	20000000 	.word	0x20000000
 8001a64:	20000004 	.word	0x20000004

08001a68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a6c:	b094      	sub	sp, #80	; 0x50
 8001a6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001a70:	2300      	movs	r3, #0
 8001a72:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 8001a74:	2300      	movs	r3, #0
 8001a76:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a80:	4b79      	ldr	r3, [pc, #484]	; (8001c68 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	f003 030c 	and.w	r3, r3, #12
 8001a88:	2b08      	cmp	r3, #8
 8001a8a:	d00d      	beq.n	8001aa8 <HAL_RCC_GetSysClockFreq+0x40>
 8001a8c:	2b08      	cmp	r3, #8
 8001a8e:	f200 80e1 	bhi.w	8001c54 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d002      	beq.n	8001a9c <HAL_RCC_GetSysClockFreq+0x34>
 8001a96:	2b04      	cmp	r3, #4
 8001a98:	d003      	beq.n	8001aa2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001a9a:	e0db      	b.n	8001c54 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a9c:	4b73      	ldr	r3, [pc, #460]	; (8001c6c <HAL_RCC_GetSysClockFreq+0x204>)
 8001a9e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001aa0:	e0db      	b.n	8001c5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001aa2:	4b73      	ldr	r3, [pc, #460]	; (8001c70 <HAL_RCC_GetSysClockFreq+0x208>)
 8001aa4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001aa6:	e0d8      	b.n	8001c5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001aa8:	4b6f      	ldr	r3, [pc, #444]	; (8001c68 <HAL_RCC_GetSysClockFreq+0x200>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ab0:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ab2:	4b6d      	ldr	r3, [pc, #436]	; (8001c68 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d063      	beq.n	8001b86 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001abe:	4b6a      	ldr	r3, [pc, #424]	; (8001c68 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	099b      	lsrs	r3, r3, #6
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	63bb      	str	r3, [r7, #56]	; 0x38
 8001ac8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001acc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ad0:	633b      	str	r3, [r7, #48]	; 0x30
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	637b      	str	r3, [r7, #52]	; 0x34
 8001ad6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001ada:	4622      	mov	r2, r4
 8001adc:	462b      	mov	r3, r5
 8001ade:	f04f 0000 	mov.w	r0, #0
 8001ae2:	f04f 0100 	mov.w	r1, #0
 8001ae6:	0159      	lsls	r1, r3, #5
 8001ae8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001aec:	0150      	lsls	r0, r2, #5
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	4621      	mov	r1, r4
 8001af4:	1a51      	subs	r1, r2, r1
 8001af6:	6139      	str	r1, [r7, #16]
 8001af8:	4629      	mov	r1, r5
 8001afa:	eb63 0301 	sbc.w	r3, r3, r1
 8001afe:	617b      	str	r3, [r7, #20]
 8001b00:	f04f 0200 	mov.w	r2, #0
 8001b04:	f04f 0300 	mov.w	r3, #0
 8001b08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b0c:	4659      	mov	r1, fp
 8001b0e:	018b      	lsls	r3, r1, #6
 8001b10:	4651      	mov	r1, sl
 8001b12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b16:	4651      	mov	r1, sl
 8001b18:	018a      	lsls	r2, r1, #6
 8001b1a:	4651      	mov	r1, sl
 8001b1c:	ebb2 0801 	subs.w	r8, r2, r1
 8001b20:	4659      	mov	r1, fp
 8001b22:	eb63 0901 	sbc.w	r9, r3, r1
 8001b26:	f04f 0200 	mov.w	r2, #0
 8001b2a:	f04f 0300 	mov.w	r3, #0
 8001b2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b3a:	4690      	mov	r8, r2
 8001b3c:	4699      	mov	r9, r3
 8001b3e:	4623      	mov	r3, r4
 8001b40:	eb18 0303 	adds.w	r3, r8, r3
 8001b44:	60bb      	str	r3, [r7, #8]
 8001b46:	462b      	mov	r3, r5
 8001b48:	eb49 0303 	adc.w	r3, r9, r3
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	f04f 0200 	mov.w	r2, #0
 8001b52:	f04f 0300 	mov.w	r3, #0
 8001b56:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001b5a:	4629      	mov	r1, r5
 8001b5c:	024b      	lsls	r3, r1, #9
 8001b5e:	4621      	mov	r1, r4
 8001b60:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b64:	4621      	mov	r1, r4
 8001b66:	024a      	lsls	r2, r1, #9
 8001b68:	4610      	mov	r0, r2
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b6e:	2200      	movs	r2, #0
 8001b70:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b72:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b74:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b78:	f7fe fb82 	bl	8000280 <__aeabi_uldivmod>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4613      	mov	r3, r2
 8001b82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b84:	e058      	b.n	8001c38 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b86:	4b38      	ldr	r3, [pc, #224]	; (8001c68 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	099b      	lsrs	r3, r3, #6
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	4618      	mov	r0, r3
 8001b90:	4611      	mov	r1, r2
 8001b92:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b96:	623b      	str	r3, [r7, #32]
 8001b98:	2300      	movs	r3, #0
 8001b9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b9c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001ba0:	4642      	mov	r2, r8
 8001ba2:	464b      	mov	r3, r9
 8001ba4:	f04f 0000 	mov.w	r0, #0
 8001ba8:	f04f 0100 	mov.w	r1, #0
 8001bac:	0159      	lsls	r1, r3, #5
 8001bae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bb2:	0150      	lsls	r0, r2, #5
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4641      	mov	r1, r8
 8001bba:	ebb2 0a01 	subs.w	sl, r2, r1
 8001bbe:	4649      	mov	r1, r9
 8001bc0:	eb63 0b01 	sbc.w	fp, r3, r1
 8001bc4:	f04f 0200 	mov.w	r2, #0
 8001bc8:	f04f 0300 	mov.w	r3, #0
 8001bcc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001bd0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001bd4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001bd8:	ebb2 040a 	subs.w	r4, r2, sl
 8001bdc:	eb63 050b 	sbc.w	r5, r3, fp
 8001be0:	f04f 0200 	mov.w	r2, #0
 8001be4:	f04f 0300 	mov.w	r3, #0
 8001be8:	00eb      	lsls	r3, r5, #3
 8001bea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001bee:	00e2      	lsls	r2, r4, #3
 8001bf0:	4614      	mov	r4, r2
 8001bf2:	461d      	mov	r5, r3
 8001bf4:	4643      	mov	r3, r8
 8001bf6:	18e3      	adds	r3, r4, r3
 8001bf8:	603b      	str	r3, [r7, #0]
 8001bfa:	464b      	mov	r3, r9
 8001bfc:	eb45 0303 	adc.w	r3, r5, r3
 8001c00:	607b      	str	r3, [r7, #4]
 8001c02:	f04f 0200 	mov.w	r2, #0
 8001c06:	f04f 0300 	mov.w	r3, #0
 8001c0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c0e:	4629      	mov	r1, r5
 8001c10:	028b      	lsls	r3, r1, #10
 8001c12:	4621      	mov	r1, r4
 8001c14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c18:	4621      	mov	r1, r4
 8001c1a:	028a      	lsls	r2, r1, #10
 8001c1c:	4610      	mov	r0, r2
 8001c1e:	4619      	mov	r1, r3
 8001c20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c22:	2200      	movs	r2, #0
 8001c24:	61bb      	str	r3, [r7, #24]
 8001c26:	61fa      	str	r2, [r7, #28]
 8001c28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c2c:	f7fe fb28 	bl	8000280 <__aeabi_uldivmod>
 8001c30:	4602      	mov	r2, r0
 8001c32:	460b      	mov	r3, r1
 8001c34:	4613      	mov	r3, r2
 8001c36:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001c38:	4b0b      	ldr	r3, [pc, #44]	; (8001c68 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	0c1b      	lsrs	r3, r3, #16
 8001c3e:	f003 0303 	and.w	r3, r3, #3
 8001c42:	3301      	adds	r3, #1
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8001c48:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c50:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c52:	e002      	b.n	8001c5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c54:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <HAL_RCC_GetSysClockFreq+0x204>)
 8001c56:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3750      	adds	r7, #80	; 0x50
 8001c60:	46bd      	mov	sp, r7
 8001c62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c66:	bf00      	nop
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	00f42400 	.word	0x00f42400
 8001c70:	007a1200 	.word	0x007a1200

08001c74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c78:	4b03      	ldr	r3, [pc, #12]	; (8001c88 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	20000000 	.word	0x20000000

08001c8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c90:	f7ff fff0 	bl	8001c74 <HAL_RCC_GetHCLKFreq>
 8001c94:	4602      	mov	r2, r0
 8001c96:	4b05      	ldr	r3, [pc, #20]	; (8001cac <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	0a9b      	lsrs	r3, r3, #10
 8001c9c:	f003 0307 	and.w	r3, r3, #7
 8001ca0:	4903      	ldr	r1, [pc, #12]	; (8001cb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ca2:	5ccb      	ldrb	r3, [r1, r3]
 8001ca4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	080044a4 	.word	0x080044a4

08001cb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001cb8:	f7ff ffdc 	bl	8001c74 <HAL_RCC_GetHCLKFreq>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	0b5b      	lsrs	r3, r3, #13
 8001cc4:	f003 0307 	and.w	r3, r3, #7
 8001cc8:	4903      	ldr	r1, [pc, #12]	; (8001cd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cca:	5ccb      	ldrb	r3, [r1, r3]
 8001ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	080044a4 	.word	0x080044a4

08001cdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d101      	bne.n	8001cee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e041      	b.n	8001d72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d106      	bne.n	8001d08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f7fe fe72 	bl	80009ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2202      	movs	r2, #2
 8001d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3304      	adds	r3, #4
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4610      	mov	r0, r2
 8001d1c:	f000 fac0 	bl	80022a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2201      	movs	r2, #1
 8001d34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2201      	movs	r2, #1
 8001d44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b082      	sub	sp, #8
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d101      	bne.n	8001d8c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e041      	b.n	8001e10 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d106      	bne.n	8001da6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f000 f839 	bl	8001e18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2202      	movs	r2, #2
 8001daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3304      	adds	r3, #4
 8001db6:	4619      	mov	r1, r3
 8001db8:	4610      	mov	r0, r2
 8001dba:	f000 fa71 	bl	80022a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2201      	movs	r2, #1
 8001dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2201      	movs	r2, #1
 8001de2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2201      	movs	r2, #1
 8001dea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2201      	movs	r2, #1
 8001df2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2201      	movs	r2, #1
 8001dfa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2201      	movs	r2, #1
 8001e02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2201      	movs	r2, #1
 8001e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e0e:	2300      	movs	r3, #0
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d109      	bne.n	8001e50 <HAL_TIM_PWM_Start+0x24>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	bf14      	ite	ne
 8001e48:	2301      	movne	r3, #1
 8001e4a:	2300      	moveq	r3, #0
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	e022      	b.n	8001e96 <HAL_TIM_PWM_Start+0x6a>
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	2b04      	cmp	r3, #4
 8001e54:	d109      	bne.n	8001e6a <HAL_TIM_PWM_Start+0x3e>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	bf14      	ite	ne
 8001e62:	2301      	movne	r3, #1
 8001e64:	2300      	moveq	r3, #0
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	e015      	b.n	8001e96 <HAL_TIM_PWM_Start+0x6a>
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	2b08      	cmp	r3, #8
 8001e6e:	d109      	bne.n	8001e84 <HAL_TIM_PWM_Start+0x58>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	bf14      	ite	ne
 8001e7c:	2301      	movne	r3, #1
 8001e7e:	2300      	moveq	r3, #0
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	e008      	b.n	8001e96 <HAL_TIM_PWM_Start+0x6a>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	bf14      	ite	ne
 8001e90:	2301      	movne	r3, #1
 8001e92:	2300      	moveq	r3, #0
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e068      	b.n	8001f70 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d104      	bne.n	8001eae <HAL_TIM_PWM_Start+0x82>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2202      	movs	r2, #2
 8001ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001eac:	e013      	b.n	8001ed6 <HAL_TIM_PWM_Start+0xaa>
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	2b04      	cmp	r3, #4
 8001eb2:	d104      	bne.n	8001ebe <HAL_TIM_PWM_Start+0x92>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2202      	movs	r2, #2
 8001eb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ebc:	e00b      	b.n	8001ed6 <HAL_TIM_PWM_Start+0xaa>
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	2b08      	cmp	r3, #8
 8001ec2:	d104      	bne.n	8001ece <HAL_TIM_PWM_Start+0xa2>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2202      	movs	r2, #2
 8001ec8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ecc:	e003      	b.n	8001ed6 <HAL_TIM_PWM_Start+0xaa>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	2201      	movs	r2, #1
 8001edc:	6839      	ldr	r1, [r7, #0]
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f000 fc90 	bl	8002804 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a23      	ldr	r2, [pc, #140]	; (8001f78 <HAL_TIM_PWM_Start+0x14c>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d107      	bne.n	8001efe <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001efc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a1d      	ldr	r2, [pc, #116]	; (8001f78 <HAL_TIM_PWM_Start+0x14c>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d018      	beq.n	8001f3a <HAL_TIM_PWM_Start+0x10e>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f10:	d013      	beq.n	8001f3a <HAL_TIM_PWM_Start+0x10e>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a19      	ldr	r2, [pc, #100]	; (8001f7c <HAL_TIM_PWM_Start+0x150>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d00e      	beq.n	8001f3a <HAL_TIM_PWM_Start+0x10e>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a17      	ldr	r2, [pc, #92]	; (8001f80 <HAL_TIM_PWM_Start+0x154>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d009      	beq.n	8001f3a <HAL_TIM_PWM_Start+0x10e>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a16      	ldr	r2, [pc, #88]	; (8001f84 <HAL_TIM_PWM_Start+0x158>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d004      	beq.n	8001f3a <HAL_TIM_PWM_Start+0x10e>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a14      	ldr	r2, [pc, #80]	; (8001f88 <HAL_TIM_PWM_Start+0x15c>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d111      	bne.n	8001f5e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f003 0307 	and.w	r3, r3, #7
 8001f44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2b06      	cmp	r3, #6
 8001f4a:	d010      	beq.n	8001f6e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f042 0201 	orr.w	r2, r2, #1
 8001f5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f5c:	e007      	b.n	8001f6e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f042 0201 	orr.w	r2, r2, #1
 8001f6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3710      	adds	r7, #16
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	40010000 	.word	0x40010000
 8001f7c:	40000400 	.word	0x40000400
 8001f80:	40000800 	.word	0x40000800
 8001f84:	40000c00 	.word	0x40000c00
 8001f88:	40014000 	.word	0x40014000

08001f8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d101      	bne.n	8001faa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	e0ae      	b.n	8002108 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2201      	movs	r2, #1
 8001fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b0c      	cmp	r3, #12
 8001fb6:	f200 809f 	bhi.w	80020f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001fba:	a201      	add	r2, pc, #4	; (adr r2, 8001fc0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc0:	08001ff5 	.word	0x08001ff5
 8001fc4:	080020f9 	.word	0x080020f9
 8001fc8:	080020f9 	.word	0x080020f9
 8001fcc:	080020f9 	.word	0x080020f9
 8001fd0:	08002035 	.word	0x08002035
 8001fd4:	080020f9 	.word	0x080020f9
 8001fd8:	080020f9 	.word	0x080020f9
 8001fdc:	080020f9 	.word	0x080020f9
 8001fe0:	08002077 	.word	0x08002077
 8001fe4:	080020f9 	.word	0x080020f9
 8001fe8:	080020f9 	.word	0x080020f9
 8001fec:	080020f9 	.word	0x080020f9
 8001ff0:	080020b7 	.word	0x080020b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	68b9      	ldr	r1, [r7, #8]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f000 f9dc 	bl	80023b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	699a      	ldr	r2, [r3, #24]
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f042 0208 	orr.w	r2, r2, #8
 800200e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	699a      	ldr	r2, [r3, #24]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f022 0204 	bic.w	r2, r2, #4
 800201e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6999      	ldr	r1, [r3, #24]
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	691a      	ldr	r2, [r3, #16]
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	430a      	orrs	r2, r1
 8002030:	619a      	str	r2, [r3, #24]
      break;
 8002032:	e064      	b.n	80020fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	68b9      	ldr	r1, [r7, #8]
 800203a:	4618      	mov	r0, r3
 800203c:	f000 fa22 	bl	8002484 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	699a      	ldr	r2, [r3, #24]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800204e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	699a      	ldr	r2, [r3, #24]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800205e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6999      	ldr	r1, [r3, #24]
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	021a      	lsls	r2, r3, #8
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	430a      	orrs	r2, r1
 8002072:	619a      	str	r2, [r3, #24]
      break;
 8002074:	e043      	b.n	80020fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	68b9      	ldr	r1, [r7, #8]
 800207c:	4618      	mov	r0, r3
 800207e:	f000 fa6d 	bl	800255c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	69da      	ldr	r2, [r3, #28]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f042 0208 	orr.w	r2, r2, #8
 8002090:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	69da      	ldr	r2, [r3, #28]
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f022 0204 	bic.w	r2, r2, #4
 80020a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	69d9      	ldr	r1, [r3, #28]
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	691a      	ldr	r2, [r3, #16]
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	430a      	orrs	r2, r1
 80020b2:	61da      	str	r2, [r3, #28]
      break;
 80020b4:	e023      	b.n	80020fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	68b9      	ldr	r1, [r7, #8]
 80020bc:	4618      	mov	r0, r3
 80020be:	f000 fab7 	bl	8002630 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	69da      	ldr	r2, [r3, #28]
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	69da      	ldr	r2, [r3, #28]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	69d9      	ldr	r1, [r3, #28]
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	691b      	ldr	r3, [r3, #16]
 80020ec:	021a      	lsls	r2, r3, #8
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	430a      	orrs	r2, r1
 80020f4:	61da      	str	r2, [r3, #28]
      break;
 80020f6:	e002      	b.n	80020fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	75fb      	strb	r3, [r7, #23]
      break;
 80020fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002106:	7dfb      	ldrb	r3, [r7, #23]
}
 8002108:	4618      	mov	r0, r3
 800210a:	3718      	adds	r7, #24
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800211a:	2300      	movs	r3, #0
 800211c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002124:	2b01      	cmp	r3, #1
 8002126:	d101      	bne.n	800212c <HAL_TIM_ConfigClockSource+0x1c>
 8002128:	2302      	movs	r3, #2
 800212a:	e0b4      	b.n	8002296 <HAL_TIM_ConfigClockSource+0x186>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2202      	movs	r2, #2
 8002138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800214a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002152:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68ba      	ldr	r2, [r7, #8]
 800215a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002164:	d03e      	beq.n	80021e4 <HAL_TIM_ConfigClockSource+0xd4>
 8002166:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800216a:	f200 8087 	bhi.w	800227c <HAL_TIM_ConfigClockSource+0x16c>
 800216e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002172:	f000 8086 	beq.w	8002282 <HAL_TIM_ConfigClockSource+0x172>
 8002176:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800217a:	d87f      	bhi.n	800227c <HAL_TIM_ConfigClockSource+0x16c>
 800217c:	2b70      	cmp	r3, #112	; 0x70
 800217e:	d01a      	beq.n	80021b6 <HAL_TIM_ConfigClockSource+0xa6>
 8002180:	2b70      	cmp	r3, #112	; 0x70
 8002182:	d87b      	bhi.n	800227c <HAL_TIM_ConfigClockSource+0x16c>
 8002184:	2b60      	cmp	r3, #96	; 0x60
 8002186:	d050      	beq.n	800222a <HAL_TIM_ConfigClockSource+0x11a>
 8002188:	2b60      	cmp	r3, #96	; 0x60
 800218a:	d877      	bhi.n	800227c <HAL_TIM_ConfigClockSource+0x16c>
 800218c:	2b50      	cmp	r3, #80	; 0x50
 800218e:	d03c      	beq.n	800220a <HAL_TIM_ConfigClockSource+0xfa>
 8002190:	2b50      	cmp	r3, #80	; 0x50
 8002192:	d873      	bhi.n	800227c <HAL_TIM_ConfigClockSource+0x16c>
 8002194:	2b40      	cmp	r3, #64	; 0x40
 8002196:	d058      	beq.n	800224a <HAL_TIM_ConfigClockSource+0x13a>
 8002198:	2b40      	cmp	r3, #64	; 0x40
 800219a:	d86f      	bhi.n	800227c <HAL_TIM_ConfigClockSource+0x16c>
 800219c:	2b30      	cmp	r3, #48	; 0x30
 800219e:	d064      	beq.n	800226a <HAL_TIM_ConfigClockSource+0x15a>
 80021a0:	2b30      	cmp	r3, #48	; 0x30
 80021a2:	d86b      	bhi.n	800227c <HAL_TIM_ConfigClockSource+0x16c>
 80021a4:	2b20      	cmp	r3, #32
 80021a6:	d060      	beq.n	800226a <HAL_TIM_ConfigClockSource+0x15a>
 80021a8:	2b20      	cmp	r3, #32
 80021aa:	d867      	bhi.n	800227c <HAL_TIM_ConfigClockSource+0x16c>
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d05c      	beq.n	800226a <HAL_TIM_ConfigClockSource+0x15a>
 80021b0:	2b10      	cmp	r3, #16
 80021b2:	d05a      	beq.n	800226a <HAL_TIM_ConfigClockSource+0x15a>
 80021b4:	e062      	b.n	800227c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80021c6:	f000 fafd 	bl	80027c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80021d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	609a      	str	r2, [r3, #8]
      break;
 80021e2:	e04f      	b.n	8002284 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80021f4:	f000 fae6 	bl	80027c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	689a      	ldr	r2, [r3, #8]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002206:	609a      	str	r2, [r3, #8]
      break;
 8002208:	e03c      	b.n	8002284 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002216:	461a      	mov	r2, r3
 8002218:	f000 fa5a 	bl	80026d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2150      	movs	r1, #80	; 0x50
 8002222:	4618      	mov	r0, r3
 8002224:	f000 fab3 	bl	800278e <TIM_ITRx_SetConfig>
      break;
 8002228:	e02c      	b.n	8002284 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002236:	461a      	mov	r2, r3
 8002238:	f000 fa79 	bl	800272e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2160      	movs	r1, #96	; 0x60
 8002242:	4618      	mov	r0, r3
 8002244:	f000 faa3 	bl	800278e <TIM_ITRx_SetConfig>
      break;
 8002248:	e01c      	b.n	8002284 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002256:	461a      	mov	r2, r3
 8002258:	f000 fa3a 	bl	80026d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2140      	movs	r1, #64	; 0x40
 8002262:	4618      	mov	r0, r3
 8002264:	f000 fa93 	bl	800278e <TIM_ITRx_SetConfig>
      break;
 8002268:	e00c      	b.n	8002284 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4619      	mov	r1, r3
 8002274:	4610      	mov	r0, r2
 8002276:	f000 fa8a 	bl	800278e <TIM_ITRx_SetConfig>
      break;
 800227a:	e003      	b.n	8002284 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	73fb      	strb	r3, [r7, #15]
      break;
 8002280:	e000      	b.n	8002284 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002282:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2201      	movs	r2, #1
 8002288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002294:	7bfb      	ldrb	r3, [r7, #15]
}
 8002296:	4618      	mov	r0, r3
 8002298:	3710      	adds	r7, #16
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
	...

080022a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4a3a      	ldr	r2, [pc, #232]	; (800239c <TIM_Base_SetConfig+0xfc>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d00f      	beq.n	80022d8 <TIM_Base_SetConfig+0x38>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022be:	d00b      	beq.n	80022d8 <TIM_Base_SetConfig+0x38>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4a37      	ldr	r2, [pc, #220]	; (80023a0 <TIM_Base_SetConfig+0x100>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d007      	beq.n	80022d8 <TIM_Base_SetConfig+0x38>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4a36      	ldr	r2, [pc, #216]	; (80023a4 <TIM_Base_SetConfig+0x104>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d003      	beq.n	80022d8 <TIM_Base_SetConfig+0x38>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4a35      	ldr	r2, [pc, #212]	; (80023a8 <TIM_Base_SetConfig+0x108>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d108      	bne.n	80022ea <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	68fa      	ldr	r2, [r7, #12]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a2b      	ldr	r2, [pc, #172]	; (800239c <TIM_Base_SetConfig+0xfc>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d01b      	beq.n	800232a <TIM_Base_SetConfig+0x8a>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022f8:	d017      	beq.n	800232a <TIM_Base_SetConfig+0x8a>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a28      	ldr	r2, [pc, #160]	; (80023a0 <TIM_Base_SetConfig+0x100>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d013      	beq.n	800232a <TIM_Base_SetConfig+0x8a>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a27      	ldr	r2, [pc, #156]	; (80023a4 <TIM_Base_SetConfig+0x104>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d00f      	beq.n	800232a <TIM_Base_SetConfig+0x8a>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a26      	ldr	r2, [pc, #152]	; (80023a8 <TIM_Base_SetConfig+0x108>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d00b      	beq.n	800232a <TIM_Base_SetConfig+0x8a>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a25      	ldr	r2, [pc, #148]	; (80023ac <TIM_Base_SetConfig+0x10c>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d007      	beq.n	800232a <TIM_Base_SetConfig+0x8a>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a24      	ldr	r2, [pc, #144]	; (80023b0 <TIM_Base_SetConfig+0x110>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d003      	beq.n	800232a <TIM_Base_SetConfig+0x8a>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a23      	ldr	r2, [pc, #140]	; (80023b4 <TIM_Base_SetConfig+0x114>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d108      	bne.n	800233c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002330:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	68db      	ldr	r3, [r3, #12]
 8002336:	68fa      	ldr	r2, [r7, #12]
 8002338:	4313      	orrs	r3, r2
 800233a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	695b      	ldr	r3, [r3, #20]
 8002346:	4313      	orrs	r3, r2
 8002348:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	68fa      	ldr	r2, [r7, #12]
 800234e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a0e      	ldr	r2, [pc, #56]	; (800239c <TIM_Base_SetConfig+0xfc>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d103      	bne.n	8002370 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	691a      	ldr	r2, [r3, #16]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	2b01      	cmp	r3, #1
 8002380:	d105      	bne.n	800238e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	691b      	ldr	r3, [r3, #16]
 8002386:	f023 0201 	bic.w	r2, r3, #1
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	611a      	str	r2, [r3, #16]
  }
}
 800238e:	bf00      	nop
 8002390:	3714      	adds	r7, #20
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	40010000 	.word	0x40010000
 80023a0:	40000400 	.word	0x40000400
 80023a4:	40000800 	.word	0x40000800
 80023a8:	40000c00 	.word	0x40000c00
 80023ac:	40014000 	.word	0x40014000
 80023b0:	40014400 	.word	0x40014400
 80023b4:	40014800 	.word	0x40014800

080023b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b087      	sub	sp, #28
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a1b      	ldr	r3, [r3, #32]
 80023c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	f023 0201 	bic.w	r2, r3, #1
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f023 0303 	bic.w	r3, r3, #3
 80023ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	68fa      	ldr	r2, [r7, #12]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	f023 0302 	bic.w	r3, r3, #2
 8002400:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	697a      	ldr	r2, [r7, #20]
 8002408:	4313      	orrs	r3, r2
 800240a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a1c      	ldr	r2, [pc, #112]	; (8002480 <TIM_OC1_SetConfig+0xc8>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d10c      	bne.n	800242e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	f023 0308 	bic.w	r3, r3, #8
 800241a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	697a      	ldr	r2, [r7, #20]
 8002422:	4313      	orrs	r3, r2
 8002424:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	f023 0304 	bic.w	r3, r3, #4
 800242c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a13      	ldr	r2, [pc, #76]	; (8002480 <TIM_OC1_SetConfig+0xc8>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d111      	bne.n	800245a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800243c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002444:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	695b      	ldr	r3, [r3, #20]
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	4313      	orrs	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	693a      	ldr	r2, [r7, #16]
 8002456:	4313      	orrs	r3, r2
 8002458:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	693a      	ldr	r2, [r7, #16]
 800245e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	68fa      	ldr	r2, [r7, #12]
 8002464:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	685a      	ldr	r2, [r3, #4]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	697a      	ldr	r2, [r7, #20]
 8002472:	621a      	str	r2, [r3, #32]
}
 8002474:	bf00      	nop
 8002476:	371c      	adds	r7, #28
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	40010000 	.word	0x40010000

08002484 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002484:	b480      	push	{r7}
 8002486:	b087      	sub	sp, #28
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a1b      	ldr	r3, [r3, #32]
 8002492:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a1b      	ldr	r3, [r3, #32]
 8002498:	f023 0210 	bic.w	r2, r3, #16
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80024b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	021b      	lsls	r3, r3, #8
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	f023 0320 	bic.w	r3, r3, #32
 80024ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	011b      	lsls	r3, r3, #4
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	4313      	orrs	r3, r2
 80024da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	4a1e      	ldr	r2, [pc, #120]	; (8002558 <TIM_OC2_SetConfig+0xd4>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d10d      	bne.n	8002500 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80024ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	011b      	lsls	r3, r3, #4
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80024fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a15      	ldr	r2, [pc, #84]	; (8002558 <TIM_OC2_SetConfig+0xd4>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d113      	bne.n	8002530 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800250e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002516:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	695b      	ldr	r3, [r3, #20]
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	4313      	orrs	r3, r2
 8002522:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	4313      	orrs	r3, r2
 800252e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	68fa      	ldr	r2, [r7, #12]
 800253a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	697a      	ldr	r2, [r7, #20]
 8002548:	621a      	str	r2, [r3, #32]
}
 800254a:	bf00      	nop
 800254c:	371c      	adds	r7, #28
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	40010000 	.word	0x40010000

0800255c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800255c:	b480      	push	{r7}
 800255e:	b087      	sub	sp, #28
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a1b      	ldr	r3, [r3, #32]
 800256a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a1b      	ldr	r3, [r3, #32]
 8002570:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800258a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	f023 0303 	bic.w	r3, r3, #3
 8002592:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68fa      	ldr	r2, [r7, #12]
 800259a:	4313      	orrs	r3, r2
 800259c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80025a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	021b      	lsls	r3, r3, #8
 80025ac:	697a      	ldr	r2, [r7, #20]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a1d      	ldr	r2, [pc, #116]	; (800262c <TIM_OC3_SetConfig+0xd0>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d10d      	bne.n	80025d6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80025c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	021b      	lsls	r3, r3, #8
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80025d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a14      	ldr	r2, [pc, #80]	; (800262c <TIM_OC3_SetConfig+0xd0>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d113      	bne.n	8002606 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80025e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80025ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	011b      	lsls	r3, r3, #4
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	011b      	lsls	r3, r3, #4
 8002600:	693a      	ldr	r2, [r7, #16]
 8002602:	4313      	orrs	r3, r2
 8002604:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	68fa      	ldr	r2, [r7, #12]
 8002610:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685a      	ldr	r2, [r3, #4]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	697a      	ldr	r2, [r7, #20]
 800261e:	621a      	str	r2, [r3, #32]
}
 8002620:	bf00      	nop
 8002622:	371c      	adds	r7, #28
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	40010000 	.word	0x40010000

08002630 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002630:	b480      	push	{r7}
 8002632:	b087      	sub	sp, #28
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6a1b      	ldr	r3, [r3, #32]
 800263e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	69db      	ldr	r3, [r3, #28]
 8002656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800265e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002666:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	021b      	lsls	r3, r3, #8
 800266e:	68fa      	ldr	r2, [r7, #12]
 8002670:	4313      	orrs	r3, r2
 8002672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800267a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	031b      	lsls	r3, r3, #12
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	4313      	orrs	r3, r2
 8002686:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a10      	ldr	r2, [pc, #64]	; (80026cc <TIM_OC4_SetConfig+0x9c>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d109      	bne.n	80026a4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002696:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	695b      	ldr	r3, [r3, #20]
 800269c:	019b      	lsls	r3, r3, #6
 800269e:	697a      	ldr	r2, [r7, #20]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	68fa      	ldr	r2, [r7, #12]
 80026ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685a      	ldr	r2, [r3, #4]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	621a      	str	r2, [r3, #32]
}
 80026be:	bf00      	nop
 80026c0:	371c      	adds	r7, #28
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	40010000 	.word	0x40010000

080026d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b087      	sub	sp, #28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6a1b      	ldr	r3, [r3, #32]
 80026e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6a1b      	ldr	r3, [r3, #32]
 80026e6:	f023 0201 	bic.w	r2, r3, #1
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	011b      	lsls	r3, r3, #4
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	4313      	orrs	r3, r2
 8002704:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	f023 030a 	bic.w	r3, r3, #10
 800270c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800270e:	697a      	ldr	r2, [r7, #20]
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	4313      	orrs	r3, r2
 8002714:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	697a      	ldr	r2, [r7, #20]
 8002720:	621a      	str	r2, [r3, #32]
}
 8002722:	bf00      	nop
 8002724:	371c      	adds	r7, #28
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr

0800272e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800272e:	b480      	push	{r7}
 8002730:	b087      	sub	sp, #28
 8002732:	af00      	add	r7, sp, #0
 8002734:	60f8      	str	r0, [r7, #12]
 8002736:	60b9      	str	r1, [r7, #8]
 8002738:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6a1b      	ldr	r3, [r3, #32]
 800273e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6a1b      	ldr	r3, [r3, #32]
 8002744:	f023 0210 	bic.w	r2, r3, #16
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002758:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	031b      	lsls	r3, r3, #12
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	4313      	orrs	r3, r2
 8002762:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800276a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	011b      	lsls	r3, r3, #4
 8002770:	697a      	ldr	r2, [r7, #20]
 8002772:	4313      	orrs	r3, r2
 8002774:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	697a      	ldr	r2, [r7, #20]
 8002780:	621a      	str	r2, [r3, #32]
}
 8002782:	bf00      	nop
 8002784:	371c      	adds	r7, #28
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr

0800278e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800278e:	b480      	push	{r7}
 8002790:	b085      	sub	sp, #20
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
 8002796:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80027a6:	683a      	ldr	r2, [r7, #0]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	f043 0307 	orr.w	r3, r3, #7
 80027b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68fa      	ldr	r2, [r7, #12]
 80027b6:	609a      	str	r2, [r3, #8]
}
 80027b8:	bf00      	nop
 80027ba:	3714      	adds	r7, #20
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b087      	sub	sp, #28
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
 80027d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80027de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	021a      	lsls	r2, r3, #8
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	431a      	orrs	r2, r3
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	697a      	ldr	r2, [r7, #20]
 80027f6:	609a      	str	r2, [r3, #8]
}
 80027f8:	bf00      	nop
 80027fa:	371c      	adds	r7, #28
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002804:	b480      	push	{r7}
 8002806:	b087      	sub	sp, #28
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	f003 031f 	and.w	r3, r3, #31
 8002816:	2201      	movs	r2, #1
 8002818:	fa02 f303 	lsl.w	r3, r2, r3
 800281c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6a1a      	ldr	r2, [r3, #32]
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	43db      	mvns	r3, r3
 8002826:	401a      	ands	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6a1a      	ldr	r2, [r3, #32]
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	f003 031f 	and.w	r3, r3, #31
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	fa01 f303 	lsl.w	r3, r1, r3
 800283c:	431a      	orrs	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	621a      	str	r2, [r3, #32]
}
 8002842:	bf00      	nop
 8002844:	371c      	adds	r7, #28
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
	...

08002850 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002860:	2b01      	cmp	r3, #1
 8002862:	d101      	bne.n	8002868 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002864:	2302      	movs	r3, #2
 8002866:	e050      	b.n	800290a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2202      	movs	r2, #2
 8002874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800288e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	68fa      	ldr	r2, [r7, #12]
 8002896:	4313      	orrs	r3, r2
 8002898:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	68fa      	ldr	r2, [r7, #12]
 80028a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a1c      	ldr	r2, [pc, #112]	; (8002918 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d018      	beq.n	80028de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028b4:	d013      	beq.n	80028de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a18      	ldr	r2, [pc, #96]	; (800291c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d00e      	beq.n	80028de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a16      	ldr	r2, [pc, #88]	; (8002920 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d009      	beq.n	80028de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a15      	ldr	r2, [pc, #84]	; (8002924 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d004      	beq.n	80028de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a13      	ldr	r2, [pc, #76]	; (8002928 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d10c      	bne.n	80028f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80028e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	68ba      	ldr	r2, [r7, #8]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3714      	adds	r7, #20
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	40010000 	.word	0x40010000
 800291c:	40000400 	.word	0x40000400
 8002920:	40000800 	.word	0x40000800
 8002924:	40000c00 	.word	0x40000c00
 8002928:	40014000 	.word	0x40014000

0800292c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e042      	b.n	80029c4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b00      	cmp	r3, #0
 8002948:	d106      	bne.n	8002958 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f7fe f8a6 	bl	8000aa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2224      	movs	r2, #36	; 0x24
 800295c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	68da      	ldr	r2, [r3, #12]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800296e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f000 f973 	bl	8002c5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	691a      	ldr	r2, [r3, #16]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002984:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	695a      	ldr	r2, [r3, #20]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002994:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	68da      	ldr	r2, [r3, #12]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80029a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2220      	movs	r2, #32
 80029b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2220      	movs	r2, #32
 80029b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3708      	adds	r7, #8
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b08a      	sub	sp, #40	; 0x28
 80029d0:	af02      	add	r7, sp, #8
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	603b      	str	r3, [r7, #0]
 80029d8:	4613      	mov	r3, r2
 80029da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80029dc:	2300      	movs	r3, #0
 80029de:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	2b20      	cmp	r3, #32
 80029ea:	d175      	bne.n	8002ad8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d002      	beq.n	80029f8 <HAL_UART_Transmit+0x2c>
 80029f2:	88fb      	ldrh	r3, [r7, #6]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d101      	bne.n	80029fc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e06e      	b.n	8002ada <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2200      	movs	r2, #0
 8002a00:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2221      	movs	r2, #33	; 0x21
 8002a06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a0a:	f7fe fa03 	bl	8000e14 <HAL_GetTick>
 8002a0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	88fa      	ldrh	r2, [r7, #6]
 8002a14:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	88fa      	ldrh	r2, [r7, #6]
 8002a1a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a24:	d108      	bne.n	8002a38 <HAL_UART_Transmit+0x6c>
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d104      	bne.n	8002a38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	61bb      	str	r3, [r7, #24]
 8002a36:	e003      	b.n	8002a40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002a40:	e02e      	b.n	8002aa0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	2180      	movs	r1, #128	; 0x80
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f000 f848 	bl	8002ae2 <UART_WaitOnFlagUntilTimeout>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d005      	beq.n	8002a64 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002a60:	2303      	movs	r3, #3
 8002a62:	e03a      	b.n	8002ada <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10b      	bne.n	8002a82 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	881b      	ldrh	r3, [r3, #0]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a78:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	3302      	adds	r3, #2
 8002a7e:	61bb      	str	r3, [r7, #24]
 8002a80:	e007      	b.n	8002a92 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	781a      	ldrb	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	3b01      	subs	r3, #1
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1cb      	bne.n	8002a42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	9300      	str	r3, [sp, #0]
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	2140      	movs	r1, #64	; 0x40
 8002ab4:	68f8      	ldr	r0, [r7, #12]
 8002ab6:	f000 f814 	bl	8002ae2 <UART_WaitOnFlagUntilTimeout>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d005      	beq.n	8002acc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2220      	movs	r2, #32
 8002ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e006      	b.n	8002ada <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2220      	movs	r2, #32
 8002ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	e000      	b.n	8002ada <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002ad8:	2302      	movs	r3, #2
  }
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3720      	adds	r7, #32
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b086      	sub	sp, #24
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	60f8      	str	r0, [r7, #12]
 8002aea:	60b9      	str	r1, [r7, #8]
 8002aec:	603b      	str	r3, [r7, #0]
 8002aee:	4613      	mov	r3, r2
 8002af0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002af2:	e03b      	b.n	8002b6c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002af4:	6a3b      	ldr	r3, [r7, #32]
 8002af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002afa:	d037      	beq.n	8002b6c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002afc:	f7fe f98a 	bl	8000e14 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	6a3a      	ldr	r2, [r7, #32]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d302      	bcc.n	8002b12 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b0c:	6a3b      	ldr	r3, [r7, #32]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e03a      	b.n	8002b8c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	f003 0304 	and.w	r3, r3, #4
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d023      	beq.n	8002b6c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	2b80      	cmp	r3, #128	; 0x80
 8002b28:	d020      	beq.n	8002b6c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	2b40      	cmp	r3, #64	; 0x40
 8002b2e:	d01d      	beq.n	8002b6c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0308 	and.w	r3, r3, #8
 8002b3a:	2b08      	cmp	r3, #8
 8002b3c:	d116      	bne.n	8002b6c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002b3e:	2300      	movs	r3, #0
 8002b40:	617b      	str	r3, [r7, #20]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	617b      	str	r3, [r7, #20]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	617b      	str	r3, [r7, #20]
 8002b52:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	f000 f81d 	bl	8002b94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2208      	movs	r2, #8
 8002b5e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e00f      	b.n	8002b8c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	4013      	ands	r3, r2
 8002b76:	68ba      	ldr	r2, [r7, #8]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	bf0c      	ite	eq
 8002b7c:	2301      	moveq	r3, #1
 8002b7e:	2300      	movne	r3, #0
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	461a      	mov	r2, r3
 8002b84:	79fb      	ldrb	r3, [r7, #7]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d0b4      	beq.n	8002af4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b095      	sub	sp, #84	; 0x54
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	330c      	adds	r3, #12
 8002ba2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ba4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ba6:	e853 3f00 	ldrex	r3, [r3]
 8002baa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002bb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	330c      	adds	r3, #12
 8002bba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002bbc:	643a      	str	r2, [r7, #64]	; 0x40
 8002bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002bc2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002bc4:	e841 2300 	strex	r3, r2, [r1]
 8002bc8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d1e5      	bne.n	8002b9c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	3314      	adds	r3, #20
 8002bd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd8:	6a3b      	ldr	r3, [r7, #32]
 8002bda:	e853 3f00 	ldrex	r3, [r3]
 8002bde:	61fb      	str	r3, [r7, #28]
   return(result);
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	f023 0301 	bic.w	r3, r3, #1
 8002be6:	64bb      	str	r3, [r7, #72]	; 0x48
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	3314      	adds	r3, #20
 8002bee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002bf0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002bf2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002bf6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bf8:	e841 2300 	strex	r3, r2, [r1]
 8002bfc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1e5      	bne.n	8002bd0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d119      	bne.n	8002c40 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	330c      	adds	r3, #12
 8002c12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	e853 3f00 	ldrex	r3, [r3]
 8002c1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	f023 0310 	bic.w	r3, r3, #16
 8002c22:	647b      	str	r3, [r7, #68]	; 0x44
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	330c      	adds	r3, #12
 8002c2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c2c:	61ba      	str	r2, [r7, #24]
 8002c2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c30:	6979      	ldr	r1, [r7, #20]
 8002c32:	69ba      	ldr	r2, [r7, #24]
 8002c34:	e841 2300 	strex	r3, r2, [r1]
 8002c38:	613b      	str	r3, [r7, #16]
   return(result);
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d1e5      	bne.n	8002c0c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2220      	movs	r2, #32
 8002c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002c4e:	bf00      	nop
 8002c50:	3754      	adds	r7, #84	; 0x54
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
	...

08002c5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c60:	b0c0      	sub	sp, #256	; 0x100
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c78:	68d9      	ldr	r1, [r3, #12]
 8002c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	ea40 0301 	orr.w	r3, r0, r1
 8002c84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002c86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	431a      	orrs	r2, r3
 8002c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c98:	695b      	ldr	r3, [r3, #20]
 8002c9a:	431a      	orrs	r2, r3
 8002c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002cb4:	f021 010c 	bic.w	r1, r1, #12
 8002cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002cc2:	430b      	orrs	r3, r1
 8002cc4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cd6:	6999      	ldr	r1, [r3, #24]
 8002cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	ea40 0301 	orr.w	r3, r0, r1
 8002ce2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	4b8f      	ldr	r3, [pc, #572]	; (8002f28 <UART_SetConfig+0x2cc>)
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d005      	beq.n	8002cfc <UART_SetConfig+0xa0>
 8002cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	4b8d      	ldr	r3, [pc, #564]	; (8002f2c <UART_SetConfig+0x2d0>)
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d104      	bne.n	8002d06 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002cfc:	f7fe ffda 	bl	8001cb4 <HAL_RCC_GetPCLK2Freq>
 8002d00:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002d04:	e003      	b.n	8002d0e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d06:	f7fe ffc1 	bl	8001c8c <HAL_RCC_GetPCLK1Freq>
 8002d0a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d12:	69db      	ldr	r3, [r3, #28]
 8002d14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d18:	f040 810c 	bne.w	8002f34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d20:	2200      	movs	r2, #0
 8002d22:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002d26:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002d2a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002d2e:	4622      	mov	r2, r4
 8002d30:	462b      	mov	r3, r5
 8002d32:	1891      	adds	r1, r2, r2
 8002d34:	65b9      	str	r1, [r7, #88]	; 0x58
 8002d36:	415b      	adcs	r3, r3
 8002d38:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002d3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002d3e:	4621      	mov	r1, r4
 8002d40:	eb12 0801 	adds.w	r8, r2, r1
 8002d44:	4629      	mov	r1, r5
 8002d46:	eb43 0901 	adc.w	r9, r3, r1
 8002d4a:	f04f 0200 	mov.w	r2, #0
 8002d4e:	f04f 0300 	mov.w	r3, #0
 8002d52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d5e:	4690      	mov	r8, r2
 8002d60:	4699      	mov	r9, r3
 8002d62:	4623      	mov	r3, r4
 8002d64:	eb18 0303 	adds.w	r3, r8, r3
 8002d68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002d6c:	462b      	mov	r3, r5
 8002d6e:	eb49 0303 	adc.w	r3, r9, r3
 8002d72:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002d82:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002d86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	18db      	adds	r3, r3, r3
 8002d8e:	653b      	str	r3, [r7, #80]	; 0x50
 8002d90:	4613      	mov	r3, r2
 8002d92:	eb42 0303 	adc.w	r3, r2, r3
 8002d96:	657b      	str	r3, [r7, #84]	; 0x54
 8002d98:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002d9c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002da0:	f7fd fa6e 	bl	8000280 <__aeabi_uldivmod>
 8002da4:	4602      	mov	r2, r0
 8002da6:	460b      	mov	r3, r1
 8002da8:	4b61      	ldr	r3, [pc, #388]	; (8002f30 <UART_SetConfig+0x2d4>)
 8002daa:	fba3 2302 	umull	r2, r3, r3, r2
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	011c      	lsls	r4, r3, #4
 8002db2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002db6:	2200      	movs	r2, #0
 8002db8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002dbc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002dc0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002dc4:	4642      	mov	r2, r8
 8002dc6:	464b      	mov	r3, r9
 8002dc8:	1891      	adds	r1, r2, r2
 8002dca:	64b9      	str	r1, [r7, #72]	; 0x48
 8002dcc:	415b      	adcs	r3, r3
 8002dce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002dd0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002dd4:	4641      	mov	r1, r8
 8002dd6:	eb12 0a01 	adds.w	sl, r2, r1
 8002dda:	4649      	mov	r1, r9
 8002ddc:	eb43 0b01 	adc.w	fp, r3, r1
 8002de0:	f04f 0200 	mov.w	r2, #0
 8002de4:	f04f 0300 	mov.w	r3, #0
 8002de8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002dec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002df0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002df4:	4692      	mov	sl, r2
 8002df6:	469b      	mov	fp, r3
 8002df8:	4643      	mov	r3, r8
 8002dfa:	eb1a 0303 	adds.w	r3, sl, r3
 8002dfe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002e02:	464b      	mov	r3, r9
 8002e04:	eb4b 0303 	adc.w	r3, fp, r3
 8002e08:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002e18:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002e1c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002e20:	460b      	mov	r3, r1
 8002e22:	18db      	adds	r3, r3, r3
 8002e24:	643b      	str	r3, [r7, #64]	; 0x40
 8002e26:	4613      	mov	r3, r2
 8002e28:	eb42 0303 	adc.w	r3, r2, r3
 8002e2c:	647b      	str	r3, [r7, #68]	; 0x44
 8002e2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002e32:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002e36:	f7fd fa23 	bl	8000280 <__aeabi_uldivmod>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	4611      	mov	r1, r2
 8002e40:	4b3b      	ldr	r3, [pc, #236]	; (8002f30 <UART_SetConfig+0x2d4>)
 8002e42:	fba3 2301 	umull	r2, r3, r3, r1
 8002e46:	095b      	lsrs	r3, r3, #5
 8002e48:	2264      	movs	r2, #100	; 0x64
 8002e4a:	fb02 f303 	mul.w	r3, r2, r3
 8002e4e:	1acb      	subs	r3, r1, r3
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002e56:	4b36      	ldr	r3, [pc, #216]	; (8002f30 <UART_SetConfig+0x2d4>)
 8002e58:	fba3 2302 	umull	r2, r3, r3, r2
 8002e5c:	095b      	lsrs	r3, r3, #5
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002e64:	441c      	add	r4, r3
 8002e66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002e70:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002e74:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002e78:	4642      	mov	r2, r8
 8002e7a:	464b      	mov	r3, r9
 8002e7c:	1891      	adds	r1, r2, r2
 8002e7e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002e80:	415b      	adcs	r3, r3
 8002e82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002e88:	4641      	mov	r1, r8
 8002e8a:	1851      	adds	r1, r2, r1
 8002e8c:	6339      	str	r1, [r7, #48]	; 0x30
 8002e8e:	4649      	mov	r1, r9
 8002e90:	414b      	adcs	r3, r1
 8002e92:	637b      	str	r3, [r7, #52]	; 0x34
 8002e94:	f04f 0200 	mov.w	r2, #0
 8002e98:	f04f 0300 	mov.w	r3, #0
 8002e9c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002ea0:	4659      	mov	r1, fp
 8002ea2:	00cb      	lsls	r3, r1, #3
 8002ea4:	4651      	mov	r1, sl
 8002ea6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002eaa:	4651      	mov	r1, sl
 8002eac:	00ca      	lsls	r2, r1, #3
 8002eae:	4610      	mov	r0, r2
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	4642      	mov	r2, r8
 8002eb6:	189b      	adds	r3, r3, r2
 8002eb8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002ebc:	464b      	mov	r3, r9
 8002ebe:	460a      	mov	r2, r1
 8002ec0:	eb42 0303 	adc.w	r3, r2, r3
 8002ec4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002ed4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002ed8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002edc:	460b      	mov	r3, r1
 8002ede:	18db      	adds	r3, r3, r3
 8002ee0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	eb42 0303 	adc.w	r3, r2, r3
 8002ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002eea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002eee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002ef2:	f7fd f9c5 	bl	8000280 <__aeabi_uldivmod>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	460b      	mov	r3, r1
 8002efa:	4b0d      	ldr	r3, [pc, #52]	; (8002f30 <UART_SetConfig+0x2d4>)
 8002efc:	fba3 1302 	umull	r1, r3, r3, r2
 8002f00:	095b      	lsrs	r3, r3, #5
 8002f02:	2164      	movs	r1, #100	; 0x64
 8002f04:	fb01 f303 	mul.w	r3, r1, r3
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	3332      	adds	r3, #50	; 0x32
 8002f0e:	4a08      	ldr	r2, [pc, #32]	; (8002f30 <UART_SetConfig+0x2d4>)
 8002f10:	fba2 2303 	umull	r2, r3, r2, r3
 8002f14:	095b      	lsrs	r3, r3, #5
 8002f16:	f003 0207 	and.w	r2, r3, #7
 8002f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4422      	add	r2, r4
 8002f22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002f24:	e106      	b.n	8003134 <UART_SetConfig+0x4d8>
 8002f26:	bf00      	nop
 8002f28:	40011000 	.word	0x40011000
 8002f2c:	40011400 	.word	0x40011400
 8002f30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002f3e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002f42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002f46:	4642      	mov	r2, r8
 8002f48:	464b      	mov	r3, r9
 8002f4a:	1891      	adds	r1, r2, r2
 8002f4c:	6239      	str	r1, [r7, #32]
 8002f4e:	415b      	adcs	r3, r3
 8002f50:	627b      	str	r3, [r7, #36]	; 0x24
 8002f52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f56:	4641      	mov	r1, r8
 8002f58:	1854      	adds	r4, r2, r1
 8002f5a:	4649      	mov	r1, r9
 8002f5c:	eb43 0501 	adc.w	r5, r3, r1
 8002f60:	f04f 0200 	mov.w	r2, #0
 8002f64:	f04f 0300 	mov.w	r3, #0
 8002f68:	00eb      	lsls	r3, r5, #3
 8002f6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f6e:	00e2      	lsls	r2, r4, #3
 8002f70:	4614      	mov	r4, r2
 8002f72:	461d      	mov	r5, r3
 8002f74:	4643      	mov	r3, r8
 8002f76:	18e3      	adds	r3, r4, r3
 8002f78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002f7c:	464b      	mov	r3, r9
 8002f7e:	eb45 0303 	adc.w	r3, r5, r3
 8002f82:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002f92:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002f96:	f04f 0200 	mov.w	r2, #0
 8002f9a:	f04f 0300 	mov.w	r3, #0
 8002f9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002fa2:	4629      	mov	r1, r5
 8002fa4:	008b      	lsls	r3, r1, #2
 8002fa6:	4621      	mov	r1, r4
 8002fa8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002fac:	4621      	mov	r1, r4
 8002fae:	008a      	lsls	r2, r1, #2
 8002fb0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002fb4:	f7fd f964 	bl	8000280 <__aeabi_uldivmod>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	460b      	mov	r3, r1
 8002fbc:	4b60      	ldr	r3, [pc, #384]	; (8003140 <UART_SetConfig+0x4e4>)
 8002fbe:	fba3 2302 	umull	r2, r3, r3, r2
 8002fc2:	095b      	lsrs	r3, r3, #5
 8002fc4:	011c      	lsls	r4, r3, #4
 8002fc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002fd0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002fd4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002fd8:	4642      	mov	r2, r8
 8002fda:	464b      	mov	r3, r9
 8002fdc:	1891      	adds	r1, r2, r2
 8002fde:	61b9      	str	r1, [r7, #24]
 8002fe0:	415b      	adcs	r3, r3
 8002fe2:	61fb      	str	r3, [r7, #28]
 8002fe4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fe8:	4641      	mov	r1, r8
 8002fea:	1851      	adds	r1, r2, r1
 8002fec:	6139      	str	r1, [r7, #16]
 8002fee:	4649      	mov	r1, r9
 8002ff0:	414b      	adcs	r3, r1
 8002ff2:	617b      	str	r3, [r7, #20]
 8002ff4:	f04f 0200 	mov.w	r2, #0
 8002ff8:	f04f 0300 	mov.w	r3, #0
 8002ffc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003000:	4659      	mov	r1, fp
 8003002:	00cb      	lsls	r3, r1, #3
 8003004:	4651      	mov	r1, sl
 8003006:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800300a:	4651      	mov	r1, sl
 800300c:	00ca      	lsls	r2, r1, #3
 800300e:	4610      	mov	r0, r2
 8003010:	4619      	mov	r1, r3
 8003012:	4603      	mov	r3, r0
 8003014:	4642      	mov	r2, r8
 8003016:	189b      	adds	r3, r3, r2
 8003018:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800301c:	464b      	mov	r3, r9
 800301e:	460a      	mov	r2, r1
 8003020:	eb42 0303 	adc.w	r3, r2, r3
 8003024:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	67bb      	str	r3, [r7, #120]	; 0x78
 8003032:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003034:	f04f 0200 	mov.w	r2, #0
 8003038:	f04f 0300 	mov.w	r3, #0
 800303c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003040:	4649      	mov	r1, r9
 8003042:	008b      	lsls	r3, r1, #2
 8003044:	4641      	mov	r1, r8
 8003046:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800304a:	4641      	mov	r1, r8
 800304c:	008a      	lsls	r2, r1, #2
 800304e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003052:	f7fd f915 	bl	8000280 <__aeabi_uldivmod>
 8003056:	4602      	mov	r2, r0
 8003058:	460b      	mov	r3, r1
 800305a:	4611      	mov	r1, r2
 800305c:	4b38      	ldr	r3, [pc, #224]	; (8003140 <UART_SetConfig+0x4e4>)
 800305e:	fba3 2301 	umull	r2, r3, r3, r1
 8003062:	095b      	lsrs	r3, r3, #5
 8003064:	2264      	movs	r2, #100	; 0x64
 8003066:	fb02 f303 	mul.w	r3, r2, r3
 800306a:	1acb      	subs	r3, r1, r3
 800306c:	011b      	lsls	r3, r3, #4
 800306e:	3332      	adds	r3, #50	; 0x32
 8003070:	4a33      	ldr	r2, [pc, #204]	; (8003140 <UART_SetConfig+0x4e4>)
 8003072:	fba2 2303 	umull	r2, r3, r2, r3
 8003076:	095b      	lsrs	r3, r3, #5
 8003078:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800307c:	441c      	add	r4, r3
 800307e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003082:	2200      	movs	r2, #0
 8003084:	673b      	str	r3, [r7, #112]	; 0x70
 8003086:	677a      	str	r2, [r7, #116]	; 0x74
 8003088:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800308c:	4642      	mov	r2, r8
 800308e:	464b      	mov	r3, r9
 8003090:	1891      	adds	r1, r2, r2
 8003092:	60b9      	str	r1, [r7, #8]
 8003094:	415b      	adcs	r3, r3
 8003096:	60fb      	str	r3, [r7, #12]
 8003098:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800309c:	4641      	mov	r1, r8
 800309e:	1851      	adds	r1, r2, r1
 80030a0:	6039      	str	r1, [r7, #0]
 80030a2:	4649      	mov	r1, r9
 80030a4:	414b      	adcs	r3, r1
 80030a6:	607b      	str	r3, [r7, #4]
 80030a8:	f04f 0200 	mov.w	r2, #0
 80030ac:	f04f 0300 	mov.w	r3, #0
 80030b0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80030b4:	4659      	mov	r1, fp
 80030b6:	00cb      	lsls	r3, r1, #3
 80030b8:	4651      	mov	r1, sl
 80030ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030be:	4651      	mov	r1, sl
 80030c0:	00ca      	lsls	r2, r1, #3
 80030c2:	4610      	mov	r0, r2
 80030c4:	4619      	mov	r1, r3
 80030c6:	4603      	mov	r3, r0
 80030c8:	4642      	mov	r2, r8
 80030ca:	189b      	adds	r3, r3, r2
 80030cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80030ce:	464b      	mov	r3, r9
 80030d0:	460a      	mov	r2, r1
 80030d2:	eb42 0303 	adc.w	r3, r2, r3
 80030d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80030d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	663b      	str	r3, [r7, #96]	; 0x60
 80030e2:	667a      	str	r2, [r7, #100]	; 0x64
 80030e4:	f04f 0200 	mov.w	r2, #0
 80030e8:	f04f 0300 	mov.w	r3, #0
 80030ec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80030f0:	4649      	mov	r1, r9
 80030f2:	008b      	lsls	r3, r1, #2
 80030f4:	4641      	mov	r1, r8
 80030f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030fa:	4641      	mov	r1, r8
 80030fc:	008a      	lsls	r2, r1, #2
 80030fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003102:	f7fd f8bd 	bl	8000280 <__aeabi_uldivmod>
 8003106:	4602      	mov	r2, r0
 8003108:	460b      	mov	r3, r1
 800310a:	4b0d      	ldr	r3, [pc, #52]	; (8003140 <UART_SetConfig+0x4e4>)
 800310c:	fba3 1302 	umull	r1, r3, r3, r2
 8003110:	095b      	lsrs	r3, r3, #5
 8003112:	2164      	movs	r1, #100	; 0x64
 8003114:	fb01 f303 	mul.w	r3, r1, r3
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	011b      	lsls	r3, r3, #4
 800311c:	3332      	adds	r3, #50	; 0x32
 800311e:	4a08      	ldr	r2, [pc, #32]	; (8003140 <UART_SetConfig+0x4e4>)
 8003120:	fba2 2303 	umull	r2, r3, r2, r3
 8003124:	095b      	lsrs	r3, r3, #5
 8003126:	f003 020f 	and.w	r2, r3, #15
 800312a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4422      	add	r2, r4
 8003132:	609a      	str	r2, [r3, #8]
}
 8003134:	bf00      	nop
 8003136:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800313a:	46bd      	mov	sp, r7
 800313c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003140:	51eb851f 	.word	0x51eb851f

08003144 <std>:
 8003144:	2300      	movs	r3, #0
 8003146:	b510      	push	{r4, lr}
 8003148:	4604      	mov	r4, r0
 800314a:	e9c0 3300 	strd	r3, r3, [r0]
 800314e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003152:	6083      	str	r3, [r0, #8]
 8003154:	8181      	strh	r1, [r0, #12]
 8003156:	6643      	str	r3, [r0, #100]	; 0x64
 8003158:	81c2      	strh	r2, [r0, #14]
 800315a:	6183      	str	r3, [r0, #24]
 800315c:	4619      	mov	r1, r3
 800315e:	2208      	movs	r2, #8
 8003160:	305c      	adds	r0, #92	; 0x5c
 8003162:	f000 fa17 	bl	8003594 <memset>
 8003166:	4b0d      	ldr	r3, [pc, #52]	; (800319c <std+0x58>)
 8003168:	6263      	str	r3, [r4, #36]	; 0x24
 800316a:	4b0d      	ldr	r3, [pc, #52]	; (80031a0 <std+0x5c>)
 800316c:	62a3      	str	r3, [r4, #40]	; 0x28
 800316e:	4b0d      	ldr	r3, [pc, #52]	; (80031a4 <std+0x60>)
 8003170:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003172:	4b0d      	ldr	r3, [pc, #52]	; (80031a8 <std+0x64>)
 8003174:	6323      	str	r3, [r4, #48]	; 0x30
 8003176:	4b0d      	ldr	r3, [pc, #52]	; (80031ac <std+0x68>)
 8003178:	6224      	str	r4, [r4, #32]
 800317a:	429c      	cmp	r4, r3
 800317c:	d006      	beq.n	800318c <std+0x48>
 800317e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003182:	4294      	cmp	r4, r2
 8003184:	d002      	beq.n	800318c <std+0x48>
 8003186:	33d0      	adds	r3, #208	; 0xd0
 8003188:	429c      	cmp	r4, r3
 800318a:	d105      	bne.n	8003198 <std+0x54>
 800318c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003194:	f000 ba76 	b.w	8003684 <__retarget_lock_init_recursive>
 8003198:	bd10      	pop	{r4, pc}
 800319a:	bf00      	nop
 800319c:	080033e5 	.word	0x080033e5
 80031a0:	08003407 	.word	0x08003407
 80031a4:	0800343f 	.word	0x0800343f
 80031a8:	08003463 	.word	0x08003463
 80031ac:	2000011c 	.word	0x2000011c

080031b0 <stdio_exit_handler>:
 80031b0:	4a02      	ldr	r2, [pc, #8]	; (80031bc <stdio_exit_handler+0xc>)
 80031b2:	4903      	ldr	r1, [pc, #12]	; (80031c0 <stdio_exit_handler+0x10>)
 80031b4:	4803      	ldr	r0, [pc, #12]	; (80031c4 <stdio_exit_handler+0x14>)
 80031b6:	f000 b869 	b.w	800328c <_fwalk_sglue>
 80031ba:	bf00      	nop
 80031bc:	2000000c 	.word	0x2000000c
 80031c0:	080041e1 	.word	0x080041e1
 80031c4:	20000018 	.word	0x20000018

080031c8 <cleanup_stdio>:
 80031c8:	6841      	ldr	r1, [r0, #4]
 80031ca:	4b0c      	ldr	r3, [pc, #48]	; (80031fc <cleanup_stdio+0x34>)
 80031cc:	4299      	cmp	r1, r3
 80031ce:	b510      	push	{r4, lr}
 80031d0:	4604      	mov	r4, r0
 80031d2:	d001      	beq.n	80031d8 <cleanup_stdio+0x10>
 80031d4:	f001 f804 	bl	80041e0 <_fflush_r>
 80031d8:	68a1      	ldr	r1, [r4, #8]
 80031da:	4b09      	ldr	r3, [pc, #36]	; (8003200 <cleanup_stdio+0x38>)
 80031dc:	4299      	cmp	r1, r3
 80031de:	d002      	beq.n	80031e6 <cleanup_stdio+0x1e>
 80031e0:	4620      	mov	r0, r4
 80031e2:	f000 fffd 	bl	80041e0 <_fflush_r>
 80031e6:	68e1      	ldr	r1, [r4, #12]
 80031e8:	4b06      	ldr	r3, [pc, #24]	; (8003204 <cleanup_stdio+0x3c>)
 80031ea:	4299      	cmp	r1, r3
 80031ec:	d004      	beq.n	80031f8 <cleanup_stdio+0x30>
 80031ee:	4620      	mov	r0, r4
 80031f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031f4:	f000 bff4 	b.w	80041e0 <_fflush_r>
 80031f8:	bd10      	pop	{r4, pc}
 80031fa:	bf00      	nop
 80031fc:	2000011c 	.word	0x2000011c
 8003200:	20000184 	.word	0x20000184
 8003204:	200001ec 	.word	0x200001ec

08003208 <global_stdio_init.part.0>:
 8003208:	b510      	push	{r4, lr}
 800320a:	4b0b      	ldr	r3, [pc, #44]	; (8003238 <global_stdio_init.part.0+0x30>)
 800320c:	4c0b      	ldr	r4, [pc, #44]	; (800323c <global_stdio_init.part.0+0x34>)
 800320e:	4a0c      	ldr	r2, [pc, #48]	; (8003240 <global_stdio_init.part.0+0x38>)
 8003210:	601a      	str	r2, [r3, #0]
 8003212:	4620      	mov	r0, r4
 8003214:	2200      	movs	r2, #0
 8003216:	2104      	movs	r1, #4
 8003218:	f7ff ff94 	bl	8003144 <std>
 800321c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003220:	2201      	movs	r2, #1
 8003222:	2109      	movs	r1, #9
 8003224:	f7ff ff8e 	bl	8003144 <std>
 8003228:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800322c:	2202      	movs	r2, #2
 800322e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003232:	2112      	movs	r1, #18
 8003234:	f7ff bf86 	b.w	8003144 <std>
 8003238:	20000254 	.word	0x20000254
 800323c:	2000011c 	.word	0x2000011c
 8003240:	080031b1 	.word	0x080031b1

08003244 <__sfp_lock_acquire>:
 8003244:	4801      	ldr	r0, [pc, #4]	; (800324c <__sfp_lock_acquire+0x8>)
 8003246:	f000 ba1e 	b.w	8003686 <__retarget_lock_acquire_recursive>
 800324a:	bf00      	nop
 800324c:	2000025d 	.word	0x2000025d

08003250 <__sfp_lock_release>:
 8003250:	4801      	ldr	r0, [pc, #4]	; (8003258 <__sfp_lock_release+0x8>)
 8003252:	f000 ba19 	b.w	8003688 <__retarget_lock_release_recursive>
 8003256:	bf00      	nop
 8003258:	2000025d 	.word	0x2000025d

0800325c <__sinit>:
 800325c:	b510      	push	{r4, lr}
 800325e:	4604      	mov	r4, r0
 8003260:	f7ff fff0 	bl	8003244 <__sfp_lock_acquire>
 8003264:	6a23      	ldr	r3, [r4, #32]
 8003266:	b11b      	cbz	r3, 8003270 <__sinit+0x14>
 8003268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800326c:	f7ff bff0 	b.w	8003250 <__sfp_lock_release>
 8003270:	4b04      	ldr	r3, [pc, #16]	; (8003284 <__sinit+0x28>)
 8003272:	6223      	str	r3, [r4, #32]
 8003274:	4b04      	ldr	r3, [pc, #16]	; (8003288 <__sinit+0x2c>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1f5      	bne.n	8003268 <__sinit+0xc>
 800327c:	f7ff ffc4 	bl	8003208 <global_stdio_init.part.0>
 8003280:	e7f2      	b.n	8003268 <__sinit+0xc>
 8003282:	bf00      	nop
 8003284:	080031c9 	.word	0x080031c9
 8003288:	20000254 	.word	0x20000254

0800328c <_fwalk_sglue>:
 800328c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003290:	4607      	mov	r7, r0
 8003292:	4688      	mov	r8, r1
 8003294:	4614      	mov	r4, r2
 8003296:	2600      	movs	r6, #0
 8003298:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800329c:	f1b9 0901 	subs.w	r9, r9, #1
 80032a0:	d505      	bpl.n	80032ae <_fwalk_sglue+0x22>
 80032a2:	6824      	ldr	r4, [r4, #0]
 80032a4:	2c00      	cmp	r4, #0
 80032a6:	d1f7      	bne.n	8003298 <_fwalk_sglue+0xc>
 80032a8:	4630      	mov	r0, r6
 80032aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032ae:	89ab      	ldrh	r3, [r5, #12]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d907      	bls.n	80032c4 <_fwalk_sglue+0x38>
 80032b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80032b8:	3301      	adds	r3, #1
 80032ba:	d003      	beq.n	80032c4 <_fwalk_sglue+0x38>
 80032bc:	4629      	mov	r1, r5
 80032be:	4638      	mov	r0, r7
 80032c0:	47c0      	blx	r8
 80032c2:	4306      	orrs	r6, r0
 80032c4:	3568      	adds	r5, #104	; 0x68
 80032c6:	e7e9      	b.n	800329c <_fwalk_sglue+0x10>

080032c8 <iprintf>:
 80032c8:	b40f      	push	{r0, r1, r2, r3}
 80032ca:	b507      	push	{r0, r1, r2, lr}
 80032cc:	4906      	ldr	r1, [pc, #24]	; (80032e8 <iprintf+0x20>)
 80032ce:	ab04      	add	r3, sp, #16
 80032d0:	6808      	ldr	r0, [r1, #0]
 80032d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80032d6:	6881      	ldr	r1, [r0, #8]
 80032d8:	9301      	str	r3, [sp, #4]
 80032da:	f000 fc51 	bl	8003b80 <_vfiprintf_r>
 80032de:	b003      	add	sp, #12
 80032e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80032e4:	b004      	add	sp, #16
 80032e6:	4770      	bx	lr
 80032e8:	20000064 	.word	0x20000064

080032ec <_puts_r>:
 80032ec:	6a03      	ldr	r3, [r0, #32]
 80032ee:	b570      	push	{r4, r5, r6, lr}
 80032f0:	6884      	ldr	r4, [r0, #8]
 80032f2:	4605      	mov	r5, r0
 80032f4:	460e      	mov	r6, r1
 80032f6:	b90b      	cbnz	r3, 80032fc <_puts_r+0x10>
 80032f8:	f7ff ffb0 	bl	800325c <__sinit>
 80032fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032fe:	07db      	lsls	r3, r3, #31
 8003300:	d405      	bmi.n	800330e <_puts_r+0x22>
 8003302:	89a3      	ldrh	r3, [r4, #12]
 8003304:	0598      	lsls	r0, r3, #22
 8003306:	d402      	bmi.n	800330e <_puts_r+0x22>
 8003308:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800330a:	f000 f9bc 	bl	8003686 <__retarget_lock_acquire_recursive>
 800330e:	89a3      	ldrh	r3, [r4, #12]
 8003310:	0719      	lsls	r1, r3, #28
 8003312:	d513      	bpl.n	800333c <_puts_r+0x50>
 8003314:	6923      	ldr	r3, [r4, #16]
 8003316:	b18b      	cbz	r3, 800333c <_puts_r+0x50>
 8003318:	3e01      	subs	r6, #1
 800331a:	68a3      	ldr	r3, [r4, #8]
 800331c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003320:	3b01      	subs	r3, #1
 8003322:	60a3      	str	r3, [r4, #8]
 8003324:	b9e9      	cbnz	r1, 8003362 <_puts_r+0x76>
 8003326:	2b00      	cmp	r3, #0
 8003328:	da2e      	bge.n	8003388 <_puts_r+0x9c>
 800332a:	4622      	mov	r2, r4
 800332c:	210a      	movs	r1, #10
 800332e:	4628      	mov	r0, r5
 8003330:	f000 f89b 	bl	800346a <__swbuf_r>
 8003334:	3001      	adds	r0, #1
 8003336:	d007      	beq.n	8003348 <_puts_r+0x5c>
 8003338:	250a      	movs	r5, #10
 800333a:	e007      	b.n	800334c <_puts_r+0x60>
 800333c:	4621      	mov	r1, r4
 800333e:	4628      	mov	r0, r5
 8003340:	f000 f8d0 	bl	80034e4 <__swsetup_r>
 8003344:	2800      	cmp	r0, #0
 8003346:	d0e7      	beq.n	8003318 <_puts_r+0x2c>
 8003348:	f04f 35ff 	mov.w	r5, #4294967295
 800334c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800334e:	07da      	lsls	r2, r3, #31
 8003350:	d405      	bmi.n	800335e <_puts_r+0x72>
 8003352:	89a3      	ldrh	r3, [r4, #12]
 8003354:	059b      	lsls	r3, r3, #22
 8003356:	d402      	bmi.n	800335e <_puts_r+0x72>
 8003358:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800335a:	f000 f995 	bl	8003688 <__retarget_lock_release_recursive>
 800335e:	4628      	mov	r0, r5
 8003360:	bd70      	pop	{r4, r5, r6, pc}
 8003362:	2b00      	cmp	r3, #0
 8003364:	da04      	bge.n	8003370 <_puts_r+0x84>
 8003366:	69a2      	ldr	r2, [r4, #24]
 8003368:	429a      	cmp	r2, r3
 800336a:	dc06      	bgt.n	800337a <_puts_r+0x8e>
 800336c:	290a      	cmp	r1, #10
 800336e:	d004      	beq.n	800337a <_puts_r+0x8e>
 8003370:	6823      	ldr	r3, [r4, #0]
 8003372:	1c5a      	adds	r2, r3, #1
 8003374:	6022      	str	r2, [r4, #0]
 8003376:	7019      	strb	r1, [r3, #0]
 8003378:	e7cf      	b.n	800331a <_puts_r+0x2e>
 800337a:	4622      	mov	r2, r4
 800337c:	4628      	mov	r0, r5
 800337e:	f000 f874 	bl	800346a <__swbuf_r>
 8003382:	3001      	adds	r0, #1
 8003384:	d1c9      	bne.n	800331a <_puts_r+0x2e>
 8003386:	e7df      	b.n	8003348 <_puts_r+0x5c>
 8003388:	6823      	ldr	r3, [r4, #0]
 800338a:	250a      	movs	r5, #10
 800338c:	1c5a      	adds	r2, r3, #1
 800338e:	6022      	str	r2, [r4, #0]
 8003390:	701d      	strb	r5, [r3, #0]
 8003392:	e7db      	b.n	800334c <_puts_r+0x60>

08003394 <puts>:
 8003394:	4b02      	ldr	r3, [pc, #8]	; (80033a0 <puts+0xc>)
 8003396:	4601      	mov	r1, r0
 8003398:	6818      	ldr	r0, [r3, #0]
 800339a:	f7ff bfa7 	b.w	80032ec <_puts_r>
 800339e:	bf00      	nop
 80033a0:	20000064 	.word	0x20000064

080033a4 <siprintf>:
 80033a4:	b40e      	push	{r1, r2, r3}
 80033a6:	b500      	push	{lr}
 80033a8:	b09c      	sub	sp, #112	; 0x70
 80033aa:	ab1d      	add	r3, sp, #116	; 0x74
 80033ac:	9002      	str	r0, [sp, #8]
 80033ae:	9006      	str	r0, [sp, #24]
 80033b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80033b4:	4809      	ldr	r0, [pc, #36]	; (80033dc <siprintf+0x38>)
 80033b6:	9107      	str	r1, [sp, #28]
 80033b8:	9104      	str	r1, [sp, #16]
 80033ba:	4909      	ldr	r1, [pc, #36]	; (80033e0 <siprintf+0x3c>)
 80033bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80033c0:	9105      	str	r1, [sp, #20]
 80033c2:	6800      	ldr	r0, [r0, #0]
 80033c4:	9301      	str	r3, [sp, #4]
 80033c6:	a902      	add	r1, sp, #8
 80033c8:	f000 fab2 	bl	8003930 <_svfiprintf_r>
 80033cc:	9b02      	ldr	r3, [sp, #8]
 80033ce:	2200      	movs	r2, #0
 80033d0:	701a      	strb	r2, [r3, #0]
 80033d2:	b01c      	add	sp, #112	; 0x70
 80033d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80033d8:	b003      	add	sp, #12
 80033da:	4770      	bx	lr
 80033dc:	20000064 	.word	0x20000064
 80033e0:	ffff0208 	.word	0xffff0208

080033e4 <__sread>:
 80033e4:	b510      	push	{r4, lr}
 80033e6:	460c      	mov	r4, r1
 80033e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033ec:	f000 f8fc 	bl	80035e8 <_read_r>
 80033f0:	2800      	cmp	r0, #0
 80033f2:	bfab      	itete	ge
 80033f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80033f6:	89a3      	ldrhlt	r3, [r4, #12]
 80033f8:	181b      	addge	r3, r3, r0
 80033fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80033fe:	bfac      	ite	ge
 8003400:	6563      	strge	r3, [r4, #84]	; 0x54
 8003402:	81a3      	strhlt	r3, [r4, #12]
 8003404:	bd10      	pop	{r4, pc}

08003406 <__swrite>:
 8003406:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800340a:	461f      	mov	r7, r3
 800340c:	898b      	ldrh	r3, [r1, #12]
 800340e:	05db      	lsls	r3, r3, #23
 8003410:	4605      	mov	r5, r0
 8003412:	460c      	mov	r4, r1
 8003414:	4616      	mov	r6, r2
 8003416:	d505      	bpl.n	8003424 <__swrite+0x1e>
 8003418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800341c:	2302      	movs	r3, #2
 800341e:	2200      	movs	r2, #0
 8003420:	f000 f8d0 	bl	80035c4 <_lseek_r>
 8003424:	89a3      	ldrh	r3, [r4, #12]
 8003426:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800342a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800342e:	81a3      	strh	r3, [r4, #12]
 8003430:	4632      	mov	r2, r6
 8003432:	463b      	mov	r3, r7
 8003434:	4628      	mov	r0, r5
 8003436:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800343a:	f000 b8e7 	b.w	800360c <_write_r>

0800343e <__sseek>:
 800343e:	b510      	push	{r4, lr}
 8003440:	460c      	mov	r4, r1
 8003442:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003446:	f000 f8bd 	bl	80035c4 <_lseek_r>
 800344a:	1c43      	adds	r3, r0, #1
 800344c:	89a3      	ldrh	r3, [r4, #12]
 800344e:	bf15      	itete	ne
 8003450:	6560      	strne	r0, [r4, #84]	; 0x54
 8003452:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003456:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800345a:	81a3      	strheq	r3, [r4, #12]
 800345c:	bf18      	it	ne
 800345e:	81a3      	strhne	r3, [r4, #12]
 8003460:	bd10      	pop	{r4, pc}

08003462 <__sclose>:
 8003462:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003466:	f000 b89d 	b.w	80035a4 <_close_r>

0800346a <__swbuf_r>:
 800346a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800346c:	460e      	mov	r6, r1
 800346e:	4614      	mov	r4, r2
 8003470:	4605      	mov	r5, r0
 8003472:	b118      	cbz	r0, 800347c <__swbuf_r+0x12>
 8003474:	6a03      	ldr	r3, [r0, #32]
 8003476:	b90b      	cbnz	r3, 800347c <__swbuf_r+0x12>
 8003478:	f7ff fef0 	bl	800325c <__sinit>
 800347c:	69a3      	ldr	r3, [r4, #24]
 800347e:	60a3      	str	r3, [r4, #8]
 8003480:	89a3      	ldrh	r3, [r4, #12]
 8003482:	071a      	lsls	r2, r3, #28
 8003484:	d525      	bpl.n	80034d2 <__swbuf_r+0x68>
 8003486:	6923      	ldr	r3, [r4, #16]
 8003488:	b31b      	cbz	r3, 80034d2 <__swbuf_r+0x68>
 800348a:	6823      	ldr	r3, [r4, #0]
 800348c:	6922      	ldr	r2, [r4, #16]
 800348e:	1a98      	subs	r0, r3, r2
 8003490:	6963      	ldr	r3, [r4, #20]
 8003492:	b2f6      	uxtb	r6, r6
 8003494:	4283      	cmp	r3, r0
 8003496:	4637      	mov	r7, r6
 8003498:	dc04      	bgt.n	80034a4 <__swbuf_r+0x3a>
 800349a:	4621      	mov	r1, r4
 800349c:	4628      	mov	r0, r5
 800349e:	f000 fe9f 	bl	80041e0 <_fflush_r>
 80034a2:	b9e0      	cbnz	r0, 80034de <__swbuf_r+0x74>
 80034a4:	68a3      	ldr	r3, [r4, #8]
 80034a6:	3b01      	subs	r3, #1
 80034a8:	60a3      	str	r3, [r4, #8]
 80034aa:	6823      	ldr	r3, [r4, #0]
 80034ac:	1c5a      	adds	r2, r3, #1
 80034ae:	6022      	str	r2, [r4, #0]
 80034b0:	701e      	strb	r6, [r3, #0]
 80034b2:	6962      	ldr	r2, [r4, #20]
 80034b4:	1c43      	adds	r3, r0, #1
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d004      	beq.n	80034c4 <__swbuf_r+0x5a>
 80034ba:	89a3      	ldrh	r3, [r4, #12]
 80034bc:	07db      	lsls	r3, r3, #31
 80034be:	d506      	bpl.n	80034ce <__swbuf_r+0x64>
 80034c0:	2e0a      	cmp	r6, #10
 80034c2:	d104      	bne.n	80034ce <__swbuf_r+0x64>
 80034c4:	4621      	mov	r1, r4
 80034c6:	4628      	mov	r0, r5
 80034c8:	f000 fe8a 	bl	80041e0 <_fflush_r>
 80034cc:	b938      	cbnz	r0, 80034de <__swbuf_r+0x74>
 80034ce:	4638      	mov	r0, r7
 80034d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034d2:	4621      	mov	r1, r4
 80034d4:	4628      	mov	r0, r5
 80034d6:	f000 f805 	bl	80034e4 <__swsetup_r>
 80034da:	2800      	cmp	r0, #0
 80034dc:	d0d5      	beq.n	800348a <__swbuf_r+0x20>
 80034de:	f04f 37ff 	mov.w	r7, #4294967295
 80034e2:	e7f4      	b.n	80034ce <__swbuf_r+0x64>

080034e4 <__swsetup_r>:
 80034e4:	b538      	push	{r3, r4, r5, lr}
 80034e6:	4b2a      	ldr	r3, [pc, #168]	; (8003590 <__swsetup_r+0xac>)
 80034e8:	4605      	mov	r5, r0
 80034ea:	6818      	ldr	r0, [r3, #0]
 80034ec:	460c      	mov	r4, r1
 80034ee:	b118      	cbz	r0, 80034f8 <__swsetup_r+0x14>
 80034f0:	6a03      	ldr	r3, [r0, #32]
 80034f2:	b90b      	cbnz	r3, 80034f8 <__swsetup_r+0x14>
 80034f4:	f7ff feb2 	bl	800325c <__sinit>
 80034f8:	89a3      	ldrh	r3, [r4, #12]
 80034fa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80034fe:	0718      	lsls	r0, r3, #28
 8003500:	d422      	bmi.n	8003548 <__swsetup_r+0x64>
 8003502:	06d9      	lsls	r1, r3, #27
 8003504:	d407      	bmi.n	8003516 <__swsetup_r+0x32>
 8003506:	2309      	movs	r3, #9
 8003508:	602b      	str	r3, [r5, #0]
 800350a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800350e:	81a3      	strh	r3, [r4, #12]
 8003510:	f04f 30ff 	mov.w	r0, #4294967295
 8003514:	e034      	b.n	8003580 <__swsetup_r+0x9c>
 8003516:	0758      	lsls	r0, r3, #29
 8003518:	d512      	bpl.n	8003540 <__swsetup_r+0x5c>
 800351a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800351c:	b141      	cbz	r1, 8003530 <__swsetup_r+0x4c>
 800351e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003522:	4299      	cmp	r1, r3
 8003524:	d002      	beq.n	800352c <__swsetup_r+0x48>
 8003526:	4628      	mov	r0, r5
 8003528:	f000 f8b0 	bl	800368c <_free_r>
 800352c:	2300      	movs	r3, #0
 800352e:	6363      	str	r3, [r4, #52]	; 0x34
 8003530:	89a3      	ldrh	r3, [r4, #12]
 8003532:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003536:	81a3      	strh	r3, [r4, #12]
 8003538:	2300      	movs	r3, #0
 800353a:	6063      	str	r3, [r4, #4]
 800353c:	6923      	ldr	r3, [r4, #16]
 800353e:	6023      	str	r3, [r4, #0]
 8003540:	89a3      	ldrh	r3, [r4, #12]
 8003542:	f043 0308 	orr.w	r3, r3, #8
 8003546:	81a3      	strh	r3, [r4, #12]
 8003548:	6923      	ldr	r3, [r4, #16]
 800354a:	b94b      	cbnz	r3, 8003560 <__swsetup_r+0x7c>
 800354c:	89a3      	ldrh	r3, [r4, #12]
 800354e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003552:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003556:	d003      	beq.n	8003560 <__swsetup_r+0x7c>
 8003558:	4621      	mov	r1, r4
 800355a:	4628      	mov	r0, r5
 800355c:	f000 fe8e 	bl	800427c <__smakebuf_r>
 8003560:	89a0      	ldrh	r0, [r4, #12]
 8003562:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003566:	f010 0301 	ands.w	r3, r0, #1
 800356a:	d00a      	beq.n	8003582 <__swsetup_r+0x9e>
 800356c:	2300      	movs	r3, #0
 800356e:	60a3      	str	r3, [r4, #8]
 8003570:	6963      	ldr	r3, [r4, #20]
 8003572:	425b      	negs	r3, r3
 8003574:	61a3      	str	r3, [r4, #24]
 8003576:	6923      	ldr	r3, [r4, #16]
 8003578:	b943      	cbnz	r3, 800358c <__swsetup_r+0xa8>
 800357a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800357e:	d1c4      	bne.n	800350a <__swsetup_r+0x26>
 8003580:	bd38      	pop	{r3, r4, r5, pc}
 8003582:	0781      	lsls	r1, r0, #30
 8003584:	bf58      	it	pl
 8003586:	6963      	ldrpl	r3, [r4, #20]
 8003588:	60a3      	str	r3, [r4, #8]
 800358a:	e7f4      	b.n	8003576 <__swsetup_r+0x92>
 800358c:	2000      	movs	r0, #0
 800358e:	e7f7      	b.n	8003580 <__swsetup_r+0x9c>
 8003590:	20000064 	.word	0x20000064

08003594 <memset>:
 8003594:	4402      	add	r2, r0
 8003596:	4603      	mov	r3, r0
 8003598:	4293      	cmp	r3, r2
 800359a:	d100      	bne.n	800359e <memset+0xa>
 800359c:	4770      	bx	lr
 800359e:	f803 1b01 	strb.w	r1, [r3], #1
 80035a2:	e7f9      	b.n	8003598 <memset+0x4>

080035a4 <_close_r>:
 80035a4:	b538      	push	{r3, r4, r5, lr}
 80035a6:	4d06      	ldr	r5, [pc, #24]	; (80035c0 <_close_r+0x1c>)
 80035a8:	2300      	movs	r3, #0
 80035aa:	4604      	mov	r4, r0
 80035ac:	4608      	mov	r0, r1
 80035ae:	602b      	str	r3, [r5, #0]
 80035b0:	f7fd fb23 	bl	8000bfa <_close>
 80035b4:	1c43      	adds	r3, r0, #1
 80035b6:	d102      	bne.n	80035be <_close_r+0x1a>
 80035b8:	682b      	ldr	r3, [r5, #0]
 80035ba:	b103      	cbz	r3, 80035be <_close_r+0x1a>
 80035bc:	6023      	str	r3, [r4, #0]
 80035be:	bd38      	pop	{r3, r4, r5, pc}
 80035c0:	20000258 	.word	0x20000258

080035c4 <_lseek_r>:
 80035c4:	b538      	push	{r3, r4, r5, lr}
 80035c6:	4d07      	ldr	r5, [pc, #28]	; (80035e4 <_lseek_r+0x20>)
 80035c8:	4604      	mov	r4, r0
 80035ca:	4608      	mov	r0, r1
 80035cc:	4611      	mov	r1, r2
 80035ce:	2200      	movs	r2, #0
 80035d0:	602a      	str	r2, [r5, #0]
 80035d2:	461a      	mov	r2, r3
 80035d4:	f7fd fb38 	bl	8000c48 <_lseek>
 80035d8:	1c43      	adds	r3, r0, #1
 80035da:	d102      	bne.n	80035e2 <_lseek_r+0x1e>
 80035dc:	682b      	ldr	r3, [r5, #0]
 80035de:	b103      	cbz	r3, 80035e2 <_lseek_r+0x1e>
 80035e0:	6023      	str	r3, [r4, #0]
 80035e2:	bd38      	pop	{r3, r4, r5, pc}
 80035e4:	20000258 	.word	0x20000258

080035e8 <_read_r>:
 80035e8:	b538      	push	{r3, r4, r5, lr}
 80035ea:	4d07      	ldr	r5, [pc, #28]	; (8003608 <_read_r+0x20>)
 80035ec:	4604      	mov	r4, r0
 80035ee:	4608      	mov	r0, r1
 80035f0:	4611      	mov	r1, r2
 80035f2:	2200      	movs	r2, #0
 80035f4:	602a      	str	r2, [r5, #0]
 80035f6:	461a      	mov	r2, r3
 80035f8:	f7fd fac6 	bl	8000b88 <_read>
 80035fc:	1c43      	adds	r3, r0, #1
 80035fe:	d102      	bne.n	8003606 <_read_r+0x1e>
 8003600:	682b      	ldr	r3, [r5, #0]
 8003602:	b103      	cbz	r3, 8003606 <_read_r+0x1e>
 8003604:	6023      	str	r3, [r4, #0]
 8003606:	bd38      	pop	{r3, r4, r5, pc}
 8003608:	20000258 	.word	0x20000258

0800360c <_write_r>:
 800360c:	b538      	push	{r3, r4, r5, lr}
 800360e:	4d07      	ldr	r5, [pc, #28]	; (800362c <_write_r+0x20>)
 8003610:	4604      	mov	r4, r0
 8003612:	4608      	mov	r0, r1
 8003614:	4611      	mov	r1, r2
 8003616:	2200      	movs	r2, #0
 8003618:	602a      	str	r2, [r5, #0]
 800361a:	461a      	mov	r2, r3
 800361c:	f7fd fad1 	bl	8000bc2 <_write>
 8003620:	1c43      	adds	r3, r0, #1
 8003622:	d102      	bne.n	800362a <_write_r+0x1e>
 8003624:	682b      	ldr	r3, [r5, #0]
 8003626:	b103      	cbz	r3, 800362a <_write_r+0x1e>
 8003628:	6023      	str	r3, [r4, #0]
 800362a:	bd38      	pop	{r3, r4, r5, pc}
 800362c:	20000258 	.word	0x20000258

08003630 <__errno>:
 8003630:	4b01      	ldr	r3, [pc, #4]	; (8003638 <__errno+0x8>)
 8003632:	6818      	ldr	r0, [r3, #0]
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	20000064 	.word	0x20000064

0800363c <__libc_init_array>:
 800363c:	b570      	push	{r4, r5, r6, lr}
 800363e:	4d0d      	ldr	r5, [pc, #52]	; (8003674 <__libc_init_array+0x38>)
 8003640:	4c0d      	ldr	r4, [pc, #52]	; (8003678 <__libc_init_array+0x3c>)
 8003642:	1b64      	subs	r4, r4, r5
 8003644:	10a4      	asrs	r4, r4, #2
 8003646:	2600      	movs	r6, #0
 8003648:	42a6      	cmp	r6, r4
 800364a:	d109      	bne.n	8003660 <__libc_init_array+0x24>
 800364c:	4d0b      	ldr	r5, [pc, #44]	; (800367c <__libc_init_array+0x40>)
 800364e:	4c0c      	ldr	r4, [pc, #48]	; (8003680 <__libc_init_array+0x44>)
 8003650:	f000 fee2 	bl	8004418 <_init>
 8003654:	1b64      	subs	r4, r4, r5
 8003656:	10a4      	asrs	r4, r4, #2
 8003658:	2600      	movs	r6, #0
 800365a:	42a6      	cmp	r6, r4
 800365c:	d105      	bne.n	800366a <__libc_init_array+0x2e>
 800365e:	bd70      	pop	{r4, r5, r6, pc}
 8003660:	f855 3b04 	ldr.w	r3, [r5], #4
 8003664:	4798      	blx	r3
 8003666:	3601      	adds	r6, #1
 8003668:	e7ee      	b.n	8003648 <__libc_init_array+0xc>
 800366a:	f855 3b04 	ldr.w	r3, [r5], #4
 800366e:	4798      	blx	r3
 8003670:	3601      	adds	r6, #1
 8003672:	e7f2      	b.n	800365a <__libc_init_array+0x1e>
 8003674:	080044e8 	.word	0x080044e8
 8003678:	080044e8 	.word	0x080044e8
 800367c:	080044e8 	.word	0x080044e8
 8003680:	080044ec 	.word	0x080044ec

08003684 <__retarget_lock_init_recursive>:
 8003684:	4770      	bx	lr

08003686 <__retarget_lock_acquire_recursive>:
 8003686:	4770      	bx	lr

08003688 <__retarget_lock_release_recursive>:
 8003688:	4770      	bx	lr
	...

0800368c <_free_r>:
 800368c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800368e:	2900      	cmp	r1, #0
 8003690:	d044      	beq.n	800371c <_free_r+0x90>
 8003692:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003696:	9001      	str	r0, [sp, #4]
 8003698:	2b00      	cmp	r3, #0
 800369a:	f1a1 0404 	sub.w	r4, r1, #4
 800369e:	bfb8      	it	lt
 80036a0:	18e4      	addlt	r4, r4, r3
 80036a2:	f000 f8df 	bl	8003864 <__malloc_lock>
 80036a6:	4a1e      	ldr	r2, [pc, #120]	; (8003720 <_free_r+0x94>)
 80036a8:	9801      	ldr	r0, [sp, #4]
 80036aa:	6813      	ldr	r3, [r2, #0]
 80036ac:	b933      	cbnz	r3, 80036bc <_free_r+0x30>
 80036ae:	6063      	str	r3, [r4, #4]
 80036b0:	6014      	str	r4, [r2, #0]
 80036b2:	b003      	add	sp, #12
 80036b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80036b8:	f000 b8da 	b.w	8003870 <__malloc_unlock>
 80036bc:	42a3      	cmp	r3, r4
 80036be:	d908      	bls.n	80036d2 <_free_r+0x46>
 80036c0:	6825      	ldr	r5, [r4, #0]
 80036c2:	1961      	adds	r1, r4, r5
 80036c4:	428b      	cmp	r3, r1
 80036c6:	bf01      	itttt	eq
 80036c8:	6819      	ldreq	r1, [r3, #0]
 80036ca:	685b      	ldreq	r3, [r3, #4]
 80036cc:	1949      	addeq	r1, r1, r5
 80036ce:	6021      	streq	r1, [r4, #0]
 80036d0:	e7ed      	b.n	80036ae <_free_r+0x22>
 80036d2:	461a      	mov	r2, r3
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	b10b      	cbz	r3, 80036dc <_free_r+0x50>
 80036d8:	42a3      	cmp	r3, r4
 80036da:	d9fa      	bls.n	80036d2 <_free_r+0x46>
 80036dc:	6811      	ldr	r1, [r2, #0]
 80036de:	1855      	adds	r5, r2, r1
 80036e0:	42a5      	cmp	r5, r4
 80036e2:	d10b      	bne.n	80036fc <_free_r+0x70>
 80036e4:	6824      	ldr	r4, [r4, #0]
 80036e6:	4421      	add	r1, r4
 80036e8:	1854      	adds	r4, r2, r1
 80036ea:	42a3      	cmp	r3, r4
 80036ec:	6011      	str	r1, [r2, #0]
 80036ee:	d1e0      	bne.n	80036b2 <_free_r+0x26>
 80036f0:	681c      	ldr	r4, [r3, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	6053      	str	r3, [r2, #4]
 80036f6:	440c      	add	r4, r1
 80036f8:	6014      	str	r4, [r2, #0]
 80036fa:	e7da      	b.n	80036b2 <_free_r+0x26>
 80036fc:	d902      	bls.n	8003704 <_free_r+0x78>
 80036fe:	230c      	movs	r3, #12
 8003700:	6003      	str	r3, [r0, #0]
 8003702:	e7d6      	b.n	80036b2 <_free_r+0x26>
 8003704:	6825      	ldr	r5, [r4, #0]
 8003706:	1961      	adds	r1, r4, r5
 8003708:	428b      	cmp	r3, r1
 800370a:	bf04      	itt	eq
 800370c:	6819      	ldreq	r1, [r3, #0]
 800370e:	685b      	ldreq	r3, [r3, #4]
 8003710:	6063      	str	r3, [r4, #4]
 8003712:	bf04      	itt	eq
 8003714:	1949      	addeq	r1, r1, r5
 8003716:	6021      	streq	r1, [r4, #0]
 8003718:	6054      	str	r4, [r2, #4]
 800371a:	e7ca      	b.n	80036b2 <_free_r+0x26>
 800371c:	b003      	add	sp, #12
 800371e:	bd30      	pop	{r4, r5, pc}
 8003720:	20000260 	.word	0x20000260

08003724 <sbrk_aligned>:
 8003724:	b570      	push	{r4, r5, r6, lr}
 8003726:	4e0e      	ldr	r6, [pc, #56]	; (8003760 <sbrk_aligned+0x3c>)
 8003728:	460c      	mov	r4, r1
 800372a:	6831      	ldr	r1, [r6, #0]
 800372c:	4605      	mov	r5, r0
 800372e:	b911      	cbnz	r1, 8003736 <sbrk_aligned+0x12>
 8003730:	f000 fe1c 	bl	800436c <_sbrk_r>
 8003734:	6030      	str	r0, [r6, #0]
 8003736:	4621      	mov	r1, r4
 8003738:	4628      	mov	r0, r5
 800373a:	f000 fe17 	bl	800436c <_sbrk_r>
 800373e:	1c43      	adds	r3, r0, #1
 8003740:	d00a      	beq.n	8003758 <sbrk_aligned+0x34>
 8003742:	1cc4      	adds	r4, r0, #3
 8003744:	f024 0403 	bic.w	r4, r4, #3
 8003748:	42a0      	cmp	r0, r4
 800374a:	d007      	beq.n	800375c <sbrk_aligned+0x38>
 800374c:	1a21      	subs	r1, r4, r0
 800374e:	4628      	mov	r0, r5
 8003750:	f000 fe0c 	bl	800436c <_sbrk_r>
 8003754:	3001      	adds	r0, #1
 8003756:	d101      	bne.n	800375c <sbrk_aligned+0x38>
 8003758:	f04f 34ff 	mov.w	r4, #4294967295
 800375c:	4620      	mov	r0, r4
 800375e:	bd70      	pop	{r4, r5, r6, pc}
 8003760:	20000264 	.word	0x20000264

08003764 <_malloc_r>:
 8003764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003768:	1ccd      	adds	r5, r1, #3
 800376a:	f025 0503 	bic.w	r5, r5, #3
 800376e:	3508      	adds	r5, #8
 8003770:	2d0c      	cmp	r5, #12
 8003772:	bf38      	it	cc
 8003774:	250c      	movcc	r5, #12
 8003776:	2d00      	cmp	r5, #0
 8003778:	4607      	mov	r7, r0
 800377a:	db01      	blt.n	8003780 <_malloc_r+0x1c>
 800377c:	42a9      	cmp	r1, r5
 800377e:	d905      	bls.n	800378c <_malloc_r+0x28>
 8003780:	230c      	movs	r3, #12
 8003782:	603b      	str	r3, [r7, #0]
 8003784:	2600      	movs	r6, #0
 8003786:	4630      	mov	r0, r6
 8003788:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800378c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003860 <_malloc_r+0xfc>
 8003790:	f000 f868 	bl	8003864 <__malloc_lock>
 8003794:	f8d8 3000 	ldr.w	r3, [r8]
 8003798:	461c      	mov	r4, r3
 800379a:	bb5c      	cbnz	r4, 80037f4 <_malloc_r+0x90>
 800379c:	4629      	mov	r1, r5
 800379e:	4638      	mov	r0, r7
 80037a0:	f7ff ffc0 	bl	8003724 <sbrk_aligned>
 80037a4:	1c43      	adds	r3, r0, #1
 80037a6:	4604      	mov	r4, r0
 80037a8:	d155      	bne.n	8003856 <_malloc_r+0xf2>
 80037aa:	f8d8 4000 	ldr.w	r4, [r8]
 80037ae:	4626      	mov	r6, r4
 80037b0:	2e00      	cmp	r6, #0
 80037b2:	d145      	bne.n	8003840 <_malloc_r+0xdc>
 80037b4:	2c00      	cmp	r4, #0
 80037b6:	d048      	beq.n	800384a <_malloc_r+0xe6>
 80037b8:	6823      	ldr	r3, [r4, #0]
 80037ba:	4631      	mov	r1, r6
 80037bc:	4638      	mov	r0, r7
 80037be:	eb04 0903 	add.w	r9, r4, r3
 80037c2:	f000 fdd3 	bl	800436c <_sbrk_r>
 80037c6:	4581      	cmp	r9, r0
 80037c8:	d13f      	bne.n	800384a <_malloc_r+0xe6>
 80037ca:	6821      	ldr	r1, [r4, #0]
 80037cc:	1a6d      	subs	r5, r5, r1
 80037ce:	4629      	mov	r1, r5
 80037d0:	4638      	mov	r0, r7
 80037d2:	f7ff ffa7 	bl	8003724 <sbrk_aligned>
 80037d6:	3001      	adds	r0, #1
 80037d8:	d037      	beq.n	800384a <_malloc_r+0xe6>
 80037da:	6823      	ldr	r3, [r4, #0]
 80037dc:	442b      	add	r3, r5
 80037de:	6023      	str	r3, [r4, #0]
 80037e0:	f8d8 3000 	ldr.w	r3, [r8]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d038      	beq.n	800385a <_malloc_r+0xf6>
 80037e8:	685a      	ldr	r2, [r3, #4]
 80037ea:	42a2      	cmp	r2, r4
 80037ec:	d12b      	bne.n	8003846 <_malloc_r+0xe2>
 80037ee:	2200      	movs	r2, #0
 80037f0:	605a      	str	r2, [r3, #4]
 80037f2:	e00f      	b.n	8003814 <_malloc_r+0xb0>
 80037f4:	6822      	ldr	r2, [r4, #0]
 80037f6:	1b52      	subs	r2, r2, r5
 80037f8:	d41f      	bmi.n	800383a <_malloc_r+0xd6>
 80037fa:	2a0b      	cmp	r2, #11
 80037fc:	d917      	bls.n	800382e <_malloc_r+0xca>
 80037fe:	1961      	adds	r1, r4, r5
 8003800:	42a3      	cmp	r3, r4
 8003802:	6025      	str	r5, [r4, #0]
 8003804:	bf18      	it	ne
 8003806:	6059      	strne	r1, [r3, #4]
 8003808:	6863      	ldr	r3, [r4, #4]
 800380a:	bf08      	it	eq
 800380c:	f8c8 1000 	streq.w	r1, [r8]
 8003810:	5162      	str	r2, [r4, r5]
 8003812:	604b      	str	r3, [r1, #4]
 8003814:	4638      	mov	r0, r7
 8003816:	f104 060b 	add.w	r6, r4, #11
 800381a:	f000 f829 	bl	8003870 <__malloc_unlock>
 800381e:	f026 0607 	bic.w	r6, r6, #7
 8003822:	1d23      	adds	r3, r4, #4
 8003824:	1af2      	subs	r2, r6, r3
 8003826:	d0ae      	beq.n	8003786 <_malloc_r+0x22>
 8003828:	1b9b      	subs	r3, r3, r6
 800382a:	50a3      	str	r3, [r4, r2]
 800382c:	e7ab      	b.n	8003786 <_malloc_r+0x22>
 800382e:	42a3      	cmp	r3, r4
 8003830:	6862      	ldr	r2, [r4, #4]
 8003832:	d1dd      	bne.n	80037f0 <_malloc_r+0x8c>
 8003834:	f8c8 2000 	str.w	r2, [r8]
 8003838:	e7ec      	b.n	8003814 <_malloc_r+0xb0>
 800383a:	4623      	mov	r3, r4
 800383c:	6864      	ldr	r4, [r4, #4]
 800383e:	e7ac      	b.n	800379a <_malloc_r+0x36>
 8003840:	4634      	mov	r4, r6
 8003842:	6876      	ldr	r6, [r6, #4]
 8003844:	e7b4      	b.n	80037b0 <_malloc_r+0x4c>
 8003846:	4613      	mov	r3, r2
 8003848:	e7cc      	b.n	80037e4 <_malloc_r+0x80>
 800384a:	230c      	movs	r3, #12
 800384c:	603b      	str	r3, [r7, #0]
 800384e:	4638      	mov	r0, r7
 8003850:	f000 f80e 	bl	8003870 <__malloc_unlock>
 8003854:	e797      	b.n	8003786 <_malloc_r+0x22>
 8003856:	6025      	str	r5, [r4, #0]
 8003858:	e7dc      	b.n	8003814 <_malloc_r+0xb0>
 800385a:	605b      	str	r3, [r3, #4]
 800385c:	deff      	udf	#255	; 0xff
 800385e:	bf00      	nop
 8003860:	20000260 	.word	0x20000260

08003864 <__malloc_lock>:
 8003864:	4801      	ldr	r0, [pc, #4]	; (800386c <__malloc_lock+0x8>)
 8003866:	f7ff bf0e 	b.w	8003686 <__retarget_lock_acquire_recursive>
 800386a:	bf00      	nop
 800386c:	2000025c 	.word	0x2000025c

08003870 <__malloc_unlock>:
 8003870:	4801      	ldr	r0, [pc, #4]	; (8003878 <__malloc_unlock+0x8>)
 8003872:	f7ff bf09 	b.w	8003688 <__retarget_lock_release_recursive>
 8003876:	bf00      	nop
 8003878:	2000025c 	.word	0x2000025c

0800387c <__ssputs_r>:
 800387c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003880:	688e      	ldr	r6, [r1, #8]
 8003882:	461f      	mov	r7, r3
 8003884:	42be      	cmp	r6, r7
 8003886:	680b      	ldr	r3, [r1, #0]
 8003888:	4682      	mov	sl, r0
 800388a:	460c      	mov	r4, r1
 800388c:	4690      	mov	r8, r2
 800388e:	d82c      	bhi.n	80038ea <__ssputs_r+0x6e>
 8003890:	898a      	ldrh	r2, [r1, #12]
 8003892:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003896:	d026      	beq.n	80038e6 <__ssputs_r+0x6a>
 8003898:	6965      	ldr	r5, [r4, #20]
 800389a:	6909      	ldr	r1, [r1, #16]
 800389c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80038a0:	eba3 0901 	sub.w	r9, r3, r1
 80038a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80038a8:	1c7b      	adds	r3, r7, #1
 80038aa:	444b      	add	r3, r9
 80038ac:	106d      	asrs	r5, r5, #1
 80038ae:	429d      	cmp	r5, r3
 80038b0:	bf38      	it	cc
 80038b2:	461d      	movcc	r5, r3
 80038b4:	0553      	lsls	r3, r2, #21
 80038b6:	d527      	bpl.n	8003908 <__ssputs_r+0x8c>
 80038b8:	4629      	mov	r1, r5
 80038ba:	f7ff ff53 	bl	8003764 <_malloc_r>
 80038be:	4606      	mov	r6, r0
 80038c0:	b360      	cbz	r0, 800391c <__ssputs_r+0xa0>
 80038c2:	6921      	ldr	r1, [r4, #16]
 80038c4:	464a      	mov	r2, r9
 80038c6:	f000 fd61 	bl	800438c <memcpy>
 80038ca:	89a3      	ldrh	r3, [r4, #12]
 80038cc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80038d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038d4:	81a3      	strh	r3, [r4, #12]
 80038d6:	6126      	str	r6, [r4, #16]
 80038d8:	6165      	str	r5, [r4, #20]
 80038da:	444e      	add	r6, r9
 80038dc:	eba5 0509 	sub.w	r5, r5, r9
 80038e0:	6026      	str	r6, [r4, #0]
 80038e2:	60a5      	str	r5, [r4, #8]
 80038e4:	463e      	mov	r6, r7
 80038e6:	42be      	cmp	r6, r7
 80038e8:	d900      	bls.n	80038ec <__ssputs_r+0x70>
 80038ea:	463e      	mov	r6, r7
 80038ec:	6820      	ldr	r0, [r4, #0]
 80038ee:	4632      	mov	r2, r6
 80038f0:	4641      	mov	r1, r8
 80038f2:	f000 fcff 	bl	80042f4 <memmove>
 80038f6:	68a3      	ldr	r3, [r4, #8]
 80038f8:	1b9b      	subs	r3, r3, r6
 80038fa:	60a3      	str	r3, [r4, #8]
 80038fc:	6823      	ldr	r3, [r4, #0]
 80038fe:	4433      	add	r3, r6
 8003900:	6023      	str	r3, [r4, #0]
 8003902:	2000      	movs	r0, #0
 8003904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003908:	462a      	mov	r2, r5
 800390a:	f000 fd4d 	bl	80043a8 <_realloc_r>
 800390e:	4606      	mov	r6, r0
 8003910:	2800      	cmp	r0, #0
 8003912:	d1e0      	bne.n	80038d6 <__ssputs_r+0x5a>
 8003914:	6921      	ldr	r1, [r4, #16]
 8003916:	4650      	mov	r0, sl
 8003918:	f7ff feb8 	bl	800368c <_free_r>
 800391c:	230c      	movs	r3, #12
 800391e:	f8ca 3000 	str.w	r3, [sl]
 8003922:	89a3      	ldrh	r3, [r4, #12]
 8003924:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003928:	81a3      	strh	r3, [r4, #12]
 800392a:	f04f 30ff 	mov.w	r0, #4294967295
 800392e:	e7e9      	b.n	8003904 <__ssputs_r+0x88>

08003930 <_svfiprintf_r>:
 8003930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003934:	4698      	mov	r8, r3
 8003936:	898b      	ldrh	r3, [r1, #12]
 8003938:	061b      	lsls	r3, r3, #24
 800393a:	b09d      	sub	sp, #116	; 0x74
 800393c:	4607      	mov	r7, r0
 800393e:	460d      	mov	r5, r1
 8003940:	4614      	mov	r4, r2
 8003942:	d50e      	bpl.n	8003962 <_svfiprintf_r+0x32>
 8003944:	690b      	ldr	r3, [r1, #16]
 8003946:	b963      	cbnz	r3, 8003962 <_svfiprintf_r+0x32>
 8003948:	2140      	movs	r1, #64	; 0x40
 800394a:	f7ff ff0b 	bl	8003764 <_malloc_r>
 800394e:	6028      	str	r0, [r5, #0]
 8003950:	6128      	str	r0, [r5, #16]
 8003952:	b920      	cbnz	r0, 800395e <_svfiprintf_r+0x2e>
 8003954:	230c      	movs	r3, #12
 8003956:	603b      	str	r3, [r7, #0]
 8003958:	f04f 30ff 	mov.w	r0, #4294967295
 800395c:	e0d0      	b.n	8003b00 <_svfiprintf_r+0x1d0>
 800395e:	2340      	movs	r3, #64	; 0x40
 8003960:	616b      	str	r3, [r5, #20]
 8003962:	2300      	movs	r3, #0
 8003964:	9309      	str	r3, [sp, #36]	; 0x24
 8003966:	2320      	movs	r3, #32
 8003968:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800396c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003970:	2330      	movs	r3, #48	; 0x30
 8003972:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003b18 <_svfiprintf_r+0x1e8>
 8003976:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800397a:	f04f 0901 	mov.w	r9, #1
 800397e:	4623      	mov	r3, r4
 8003980:	469a      	mov	sl, r3
 8003982:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003986:	b10a      	cbz	r2, 800398c <_svfiprintf_r+0x5c>
 8003988:	2a25      	cmp	r2, #37	; 0x25
 800398a:	d1f9      	bne.n	8003980 <_svfiprintf_r+0x50>
 800398c:	ebba 0b04 	subs.w	fp, sl, r4
 8003990:	d00b      	beq.n	80039aa <_svfiprintf_r+0x7a>
 8003992:	465b      	mov	r3, fp
 8003994:	4622      	mov	r2, r4
 8003996:	4629      	mov	r1, r5
 8003998:	4638      	mov	r0, r7
 800399a:	f7ff ff6f 	bl	800387c <__ssputs_r>
 800399e:	3001      	adds	r0, #1
 80039a0:	f000 80a9 	beq.w	8003af6 <_svfiprintf_r+0x1c6>
 80039a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80039a6:	445a      	add	r2, fp
 80039a8:	9209      	str	r2, [sp, #36]	; 0x24
 80039aa:	f89a 3000 	ldrb.w	r3, [sl]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f000 80a1 	beq.w	8003af6 <_svfiprintf_r+0x1c6>
 80039b4:	2300      	movs	r3, #0
 80039b6:	f04f 32ff 	mov.w	r2, #4294967295
 80039ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80039be:	f10a 0a01 	add.w	sl, sl, #1
 80039c2:	9304      	str	r3, [sp, #16]
 80039c4:	9307      	str	r3, [sp, #28]
 80039c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80039ca:	931a      	str	r3, [sp, #104]	; 0x68
 80039cc:	4654      	mov	r4, sl
 80039ce:	2205      	movs	r2, #5
 80039d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039d4:	4850      	ldr	r0, [pc, #320]	; (8003b18 <_svfiprintf_r+0x1e8>)
 80039d6:	f7fc fc03 	bl	80001e0 <memchr>
 80039da:	9a04      	ldr	r2, [sp, #16]
 80039dc:	b9d8      	cbnz	r0, 8003a16 <_svfiprintf_r+0xe6>
 80039de:	06d0      	lsls	r0, r2, #27
 80039e0:	bf44      	itt	mi
 80039e2:	2320      	movmi	r3, #32
 80039e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80039e8:	0711      	lsls	r1, r2, #28
 80039ea:	bf44      	itt	mi
 80039ec:	232b      	movmi	r3, #43	; 0x2b
 80039ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80039f2:	f89a 3000 	ldrb.w	r3, [sl]
 80039f6:	2b2a      	cmp	r3, #42	; 0x2a
 80039f8:	d015      	beq.n	8003a26 <_svfiprintf_r+0xf6>
 80039fa:	9a07      	ldr	r2, [sp, #28]
 80039fc:	4654      	mov	r4, sl
 80039fe:	2000      	movs	r0, #0
 8003a00:	f04f 0c0a 	mov.w	ip, #10
 8003a04:	4621      	mov	r1, r4
 8003a06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a0a:	3b30      	subs	r3, #48	; 0x30
 8003a0c:	2b09      	cmp	r3, #9
 8003a0e:	d94d      	bls.n	8003aac <_svfiprintf_r+0x17c>
 8003a10:	b1b0      	cbz	r0, 8003a40 <_svfiprintf_r+0x110>
 8003a12:	9207      	str	r2, [sp, #28]
 8003a14:	e014      	b.n	8003a40 <_svfiprintf_r+0x110>
 8003a16:	eba0 0308 	sub.w	r3, r0, r8
 8003a1a:	fa09 f303 	lsl.w	r3, r9, r3
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	9304      	str	r3, [sp, #16]
 8003a22:	46a2      	mov	sl, r4
 8003a24:	e7d2      	b.n	80039cc <_svfiprintf_r+0x9c>
 8003a26:	9b03      	ldr	r3, [sp, #12]
 8003a28:	1d19      	adds	r1, r3, #4
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	9103      	str	r1, [sp, #12]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	bfbb      	ittet	lt
 8003a32:	425b      	neglt	r3, r3
 8003a34:	f042 0202 	orrlt.w	r2, r2, #2
 8003a38:	9307      	strge	r3, [sp, #28]
 8003a3a:	9307      	strlt	r3, [sp, #28]
 8003a3c:	bfb8      	it	lt
 8003a3e:	9204      	strlt	r2, [sp, #16]
 8003a40:	7823      	ldrb	r3, [r4, #0]
 8003a42:	2b2e      	cmp	r3, #46	; 0x2e
 8003a44:	d10c      	bne.n	8003a60 <_svfiprintf_r+0x130>
 8003a46:	7863      	ldrb	r3, [r4, #1]
 8003a48:	2b2a      	cmp	r3, #42	; 0x2a
 8003a4a:	d134      	bne.n	8003ab6 <_svfiprintf_r+0x186>
 8003a4c:	9b03      	ldr	r3, [sp, #12]
 8003a4e:	1d1a      	adds	r2, r3, #4
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	9203      	str	r2, [sp, #12]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	bfb8      	it	lt
 8003a58:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a5c:	3402      	adds	r4, #2
 8003a5e:	9305      	str	r3, [sp, #20]
 8003a60:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003b28 <_svfiprintf_r+0x1f8>
 8003a64:	7821      	ldrb	r1, [r4, #0]
 8003a66:	2203      	movs	r2, #3
 8003a68:	4650      	mov	r0, sl
 8003a6a:	f7fc fbb9 	bl	80001e0 <memchr>
 8003a6e:	b138      	cbz	r0, 8003a80 <_svfiprintf_r+0x150>
 8003a70:	9b04      	ldr	r3, [sp, #16]
 8003a72:	eba0 000a 	sub.w	r0, r0, sl
 8003a76:	2240      	movs	r2, #64	; 0x40
 8003a78:	4082      	lsls	r2, r0
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	3401      	adds	r4, #1
 8003a7e:	9304      	str	r3, [sp, #16]
 8003a80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a84:	4825      	ldr	r0, [pc, #148]	; (8003b1c <_svfiprintf_r+0x1ec>)
 8003a86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a8a:	2206      	movs	r2, #6
 8003a8c:	f7fc fba8 	bl	80001e0 <memchr>
 8003a90:	2800      	cmp	r0, #0
 8003a92:	d038      	beq.n	8003b06 <_svfiprintf_r+0x1d6>
 8003a94:	4b22      	ldr	r3, [pc, #136]	; (8003b20 <_svfiprintf_r+0x1f0>)
 8003a96:	bb1b      	cbnz	r3, 8003ae0 <_svfiprintf_r+0x1b0>
 8003a98:	9b03      	ldr	r3, [sp, #12]
 8003a9a:	3307      	adds	r3, #7
 8003a9c:	f023 0307 	bic.w	r3, r3, #7
 8003aa0:	3308      	adds	r3, #8
 8003aa2:	9303      	str	r3, [sp, #12]
 8003aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003aa6:	4433      	add	r3, r6
 8003aa8:	9309      	str	r3, [sp, #36]	; 0x24
 8003aaa:	e768      	b.n	800397e <_svfiprintf_r+0x4e>
 8003aac:	fb0c 3202 	mla	r2, ip, r2, r3
 8003ab0:	460c      	mov	r4, r1
 8003ab2:	2001      	movs	r0, #1
 8003ab4:	e7a6      	b.n	8003a04 <_svfiprintf_r+0xd4>
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	3401      	adds	r4, #1
 8003aba:	9305      	str	r3, [sp, #20]
 8003abc:	4619      	mov	r1, r3
 8003abe:	f04f 0c0a 	mov.w	ip, #10
 8003ac2:	4620      	mov	r0, r4
 8003ac4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ac8:	3a30      	subs	r2, #48	; 0x30
 8003aca:	2a09      	cmp	r2, #9
 8003acc:	d903      	bls.n	8003ad6 <_svfiprintf_r+0x1a6>
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d0c6      	beq.n	8003a60 <_svfiprintf_r+0x130>
 8003ad2:	9105      	str	r1, [sp, #20]
 8003ad4:	e7c4      	b.n	8003a60 <_svfiprintf_r+0x130>
 8003ad6:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ada:	4604      	mov	r4, r0
 8003adc:	2301      	movs	r3, #1
 8003ade:	e7f0      	b.n	8003ac2 <_svfiprintf_r+0x192>
 8003ae0:	ab03      	add	r3, sp, #12
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	462a      	mov	r2, r5
 8003ae6:	4b0f      	ldr	r3, [pc, #60]	; (8003b24 <_svfiprintf_r+0x1f4>)
 8003ae8:	a904      	add	r1, sp, #16
 8003aea:	4638      	mov	r0, r7
 8003aec:	f3af 8000 	nop.w
 8003af0:	1c42      	adds	r2, r0, #1
 8003af2:	4606      	mov	r6, r0
 8003af4:	d1d6      	bne.n	8003aa4 <_svfiprintf_r+0x174>
 8003af6:	89ab      	ldrh	r3, [r5, #12]
 8003af8:	065b      	lsls	r3, r3, #25
 8003afa:	f53f af2d 	bmi.w	8003958 <_svfiprintf_r+0x28>
 8003afe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003b00:	b01d      	add	sp, #116	; 0x74
 8003b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b06:	ab03      	add	r3, sp, #12
 8003b08:	9300      	str	r3, [sp, #0]
 8003b0a:	462a      	mov	r2, r5
 8003b0c:	4b05      	ldr	r3, [pc, #20]	; (8003b24 <_svfiprintf_r+0x1f4>)
 8003b0e:	a904      	add	r1, sp, #16
 8003b10:	4638      	mov	r0, r7
 8003b12:	f000 f9bd 	bl	8003e90 <_printf_i>
 8003b16:	e7eb      	b.n	8003af0 <_svfiprintf_r+0x1c0>
 8003b18:	080044ac 	.word	0x080044ac
 8003b1c:	080044b6 	.word	0x080044b6
 8003b20:	00000000 	.word	0x00000000
 8003b24:	0800387d 	.word	0x0800387d
 8003b28:	080044b2 	.word	0x080044b2

08003b2c <__sfputc_r>:
 8003b2c:	6893      	ldr	r3, [r2, #8]
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	b410      	push	{r4}
 8003b34:	6093      	str	r3, [r2, #8]
 8003b36:	da08      	bge.n	8003b4a <__sfputc_r+0x1e>
 8003b38:	6994      	ldr	r4, [r2, #24]
 8003b3a:	42a3      	cmp	r3, r4
 8003b3c:	db01      	blt.n	8003b42 <__sfputc_r+0x16>
 8003b3e:	290a      	cmp	r1, #10
 8003b40:	d103      	bne.n	8003b4a <__sfputc_r+0x1e>
 8003b42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b46:	f7ff bc90 	b.w	800346a <__swbuf_r>
 8003b4a:	6813      	ldr	r3, [r2, #0]
 8003b4c:	1c58      	adds	r0, r3, #1
 8003b4e:	6010      	str	r0, [r2, #0]
 8003b50:	7019      	strb	r1, [r3, #0]
 8003b52:	4608      	mov	r0, r1
 8003b54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b58:	4770      	bx	lr

08003b5a <__sfputs_r>:
 8003b5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b5c:	4606      	mov	r6, r0
 8003b5e:	460f      	mov	r7, r1
 8003b60:	4614      	mov	r4, r2
 8003b62:	18d5      	adds	r5, r2, r3
 8003b64:	42ac      	cmp	r4, r5
 8003b66:	d101      	bne.n	8003b6c <__sfputs_r+0x12>
 8003b68:	2000      	movs	r0, #0
 8003b6a:	e007      	b.n	8003b7c <__sfputs_r+0x22>
 8003b6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b70:	463a      	mov	r2, r7
 8003b72:	4630      	mov	r0, r6
 8003b74:	f7ff ffda 	bl	8003b2c <__sfputc_r>
 8003b78:	1c43      	adds	r3, r0, #1
 8003b7a:	d1f3      	bne.n	8003b64 <__sfputs_r+0xa>
 8003b7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003b80 <_vfiprintf_r>:
 8003b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b84:	460d      	mov	r5, r1
 8003b86:	b09d      	sub	sp, #116	; 0x74
 8003b88:	4614      	mov	r4, r2
 8003b8a:	4698      	mov	r8, r3
 8003b8c:	4606      	mov	r6, r0
 8003b8e:	b118      	cbz	r0, 8003b98 <_vfiprintf_r+0x18>
 8003b90:	6a03      	ldr	r3, [r0, #32]
 8003b92:	b90b      	cbnz	r3, 8003b98 <_vfiprintf_r+0x18>
 8003b94:	f7ff fb62 	bl	800325c <__sinit>
 8003b98:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003b9a:	07d9      	lsls	r1, r3, #31
 8003b9c:	d405      	bmi.n	8003baa <_vfiprintf_r+0x2a>
 8003b9e:	89ab      	ldrh	r3, [r5, #12]
 8003ba0:	059a      	lsls	r2, r3, #22
 8003ba2:	d402      	bmi.n	8003baa <_vfiprintf_r+0x2a>
 8003ba4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003ba6:	f7ff fd6e 	bl	8003686 <__retarget_lock_acquire_recursive>
 8003baa:	89ab      	ldrh	r3, [r5, #12]
 8003bac:	071b      	lsls	r3, r3, #28
 8003bae:	d501      	bpl.n	8003bb4 <_vfiprintf_r+0x34>
 8003bb0:	692b      	ldr	r3, [r5, #16]
 8003bb2:	b99b      	cbnz	r3, 8003bdc <_vfiprintf_r+0x5c>
 8003bb4:	4629      	mov	r1, r5
 8003bb6:	4630      	mov	r0, r6
 8003bb8:	f7ff fc94 	bl	80034e4 <__swsetup_r>
 8003bbc:	b170      	cbz	r0, 8003bdc <_vfiprintf_r+0x5c>
 8003bbe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003bc0:	07dc      	lsls	r4, r3, #31
 8003bc2:	d504      	bpl.n	8003bce <_vfiprintf_r+0x4e>
 8003bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc8:	b01d      	add	sp, #116	; 0x74
 8003bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bce:	89ab      	ldrh	r3, [r5, #12]
 8003bd0:	0598      	lsls	r0, r3, #22
 8003bd2:	d4f7      	bmi.n	8003bc4 <_vfiprintf_r+0x44>
 8003bd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003bd6:	f7ff fd57 	bl	8003688 <__retarget_lock_release_recursive>
 8003bda:	e7f3      	b.n	8003bc4 <_vfiprintf_r+0x44>
 8003bdc:	2300      	movs	r3, #0
 8003bde:	9309      	str	r3, [sp, #36]	; 0x24
 8003be0:	2320      	movs	r3, #32
 8003be2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003be6:	f8cd 800c 	str.w	r8, [sp, #12]
 8003bea:	2330      	movs	r3, #48	; 0x30
 8003bec:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003da0 <_vfiprintf_r+0x220>
 8003bf0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003bf4:	f04f 0901 	mov.w	r9, #1
 8003bf8:	4623      	mov	r3, r4
 8003bfa:	469a      	mov	sl, r3
 8003bfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c00:	b10a      	cbz	r2, 8003c06 <_vfiprintf_r+0x86>
 8003c02:	2a25      	cmp	r2, #37	; 0x25
 8003c04:	d1f9      	bne.n	8003bfa <_vfiprintf_r+0x7a>
 8003c06:	ebba 0b04 	subs.w	fp, sl, r4
 8003c0a:	d00b      	beq.n	8003c24 <_vfiprintf_r+0xa4>
 8003c0c:	465b      	mov	r3, fp
 8003c0e:	4622      	mov	r2, r4
 8003c10:	4629      	mov	r1, r5
 8003c12:	4630      	mov	r0, r6
 8003c14:	f7ff ffa1 	bl	8003b5a <__sfputs_r>
 8003c18:	3001      	adds	r0, #1
 8003c1a:	f000 80a9 	beq.w	8003d70 <_vfiprintf_r+0x1f0>
 8003c1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003c20:	445a      	add	r2, fp
 8003c22:	9209      	str	r2, [sp, #36]	; 0x24
 8003c24:	f89a 3000 	ldrb.w	r3, [sl]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f000 80a1 	beq.w	8003d70 <_vfiprintf_r+0x1f0>
 8003c2e:	2300      	movs	r3, #0
 8003c30:	f04f 32ff 	mov.w	r2, #4294967295
 8003c34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c38:	f10a 0a01 	add.w	sl, sl, #1
 8003c3c:	9304      	str	r3, [sp, #16]
 8003c3e:	9307      	str	r3, [sp, #28]
 8003c40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003c44:	931a      	str	r3, [sp, #104]	; 0x68
 8003c46:	4654      	mov	r4, sl
 8003c48:	2205      	movs	r2, #5
 8003c4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c4e:	4854      	ldr	r0, [pc, #336]	; (8003da0 <_vfiprintf_r+0x220>)
 8003c50:	f7fc fac6 	bl	80001e0 <memchr>
 8003c54:	9a04      	ldr	r2, [sp, #16]
 8003c56:	b9d8      	cbnz	r0, 8003c90 <_vfiprintf_r+0x110>
 8003c58:	06d1      	lsls	r1, r2, #27
 8003c5a:	bf44      	itt	mi
 8003c5c:	2320      	movmi	r3, #32
 8003c5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c62:	0713      	lsls	r3, r2, #28
 8003c64:	bf44      	itt	mi
 8003c66:	232b      	movmi	r3, #43	; 0x2b
 8003c68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c6c:	f89a 3000 	ldrb.w	r3, [sl]
 8003c70:	2b2a      	cmp	r3, #42	; 0x2a
 8003c72:	d015      	beq.n	8003ca0 <_vfiprintf_r+0x120>
 8003c74:	9a07      	ldr	r2, [sp, #28]
 8003c76:	4654      	mov	r4, sl
 8003c78:	2000      	movs	r0, #0
 8003c7a:	f04f 0c0a 	mov.w	ip, #10
 8003c7e:	4621      	mov	r1, r4
 8003c80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c84:	3b30      	subs	r3, #48	; 0x30
 8003c86:	2b09      	cmp	r3, #9
 8003c88:	d94d      	bls.n	8003d26 <_vfiprintf_r+0x1a6>
 8003c8a:	b1b0      	cbz	r0, 8003cba <_vfiprintf_r+0x13a>
 8003c8c:	9207      	str	r2, [sp, #28]
 8003c8e:	e014      	b.n	8003cba <_vfiprintf_r+0x13a>
 8003c90:	eba0 0308 	sub.w	r3, r0, r8
 8003c94:	fa09 f303 	lsl.w	r3, r9, r3
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	9304      	str	r3, [sp, #16]
 8003c9c:	46a2      	mov	sl, r4
 8003c9e:	e7d2      	b.n	8003c46 <_vfiprintf_r+0xc6>
 8003ca0:	9b03      	ldr	r3, [sp, #12]
 8003ca2:	1d19      	adds	r1, r3, #4
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	9103      	str	r1, [sp, #12]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	bfbb      	ittet	lt
 8003cac:	425b      	neglt	r3, r3
 8003cae:	f042 0202 	orrlt.w	r2, r2, #2
 8003cb2:	9307      	strge	r3, [sp, #28]
 8003cb4:	9307      	strlt	r3, [sp, #28]
 8003cb6:	bfb8      	it	lt
 8003cb8:	9204      	strlt	r2, [sp, #16]
 8003cba:	7823      	ldrb	r3, [r4, #0]
 8003cbc:	2b2e      	cmp	r3, #46	; 0x2e
 8003cbe:	d10c      	bne.n	8003cda <_vfiprintf_r+0x15a>
 8003cc0:	7863      	ldrb	r3, [r4, #1]
 8003cc2:	2b2a      	cmp	r3, #42	; 0x2a
 8003cc4:	d134      	bne.n	8003d30 <_vfiprintf_r+0x1b0>
 8003cc6:	9b03      	ldr	r3, [sp, #12]
 8003cc8:	1d1a      	adds	r2, r3, #4
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	9203      	str	r2, [sp, #12]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	bfb8      	it	lt
 8003cd2:	f04f 33ff 	movlt.w	r3, #4294967295
 8003cd6:	3402      	adds	r4, #2
 8003cd8:	9305      	str	r3, [sp, #20]
 8003cda:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003db0 <_vfiprintf_r+0x230>
 8003cde:	7821      	ldrb	r1, [r4, #0]
 8003ce0:	2203      	movs	r2, #3
 8003ce2:	4650      	mov	r0, sl
 8003ce4:	f7fc fa7c 	bl	80001e0 <memchr>
 8003ce8:	b138      	cbz	r0, 8003cfa <_vfiprintf_r+0x17a>
 8003cea:	9b04      	ldr	r3, [sp, #16]
 8003cec:	eba0 000a 	sub.w	r0, r0, sl
 8003cf0:	2240      	movs	r2, #64	; 0x40
 8003cf2:	4082      	lsls	r2, r0
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	3401      	adds	r4, #1
 8003cf8:	9304      	str	r3, [sp, #16]
 8003cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cfe:	4829      	ldr	r0, [pc, #164]	; (8003da4 <_vfiprintf_r+0x224>)
 8003d00:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003d04:	2206      	movs	r2, #6
 8003d06:	f7fc fa6b 	bl	80001e0 <memchr>
 8003d0a:	2800      	cmp	r0, #0
 8003d0c:	d03f      	beq.n	8003d8e <_vfiprintf_r+0x20e>
 8003d0e:	4b26      	ldr	r3, [pc, #152]	; (8003da8 <_vfiprintf_r+0x228>)
 8003d10:	bb1b      	cbnz	r3, 8003d5a <_vfiprintf_r+0x1da>
 8003d12:	9b03      	ldr	r3, [sp, #12]
 8003d14:	3307      	adds	r3, #7
 8003d16:	f023 0307 	bic.w	r3, r3, #7
 8003d1a:	3308      	adds	r3, #8
 8003d1c:	9303      	str	r3, [sp, #12]
 8003d1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d20:	443b      	add	r3, r7
 8003d22:	9309      	str	r3, [sp, #36]	; 0x24
 8003d24:	e768      	b.n	8003bf8 <_vfiprintf_r+0x78>
 8003d26:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d2a:	460c      	mov	r4, r1
 8003d2c:	2001      	movs	r0, #1
 8003d2e:	e7a6      	b.n	8003c7e <_vfiprintf_r+0xfe>
 8003d30:	2300      	movs	r3, #0
 8003d32:	3401      	adds	r4, #1
 8003d34:	9305      	str	r3, [sp, #20]
 8003d36:	4619      	mov	r1, r3
 8003d38:	f04f 0c0a 	mov.w	ip, #10
 8003d3c:	4620      	mov	r0, r4
 8003d3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d42:	3a30      	subs	r2, #48	; 0x30
 8003d44:	2a09      	cmp	r2, #9
 8003d46:	d903      	bls.n	8003d50 <_vfiprintf_r+0x1d0>
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d0c6      	beq.n	8003cda <_vfiprintf_r+0x15a>
 8003d4c:	9105      	str	r1, [sp, #20]
 8003d4e:	e7c4      	b.n	8003cda <_vfiprintf_r+0x15a>
 8003d50:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d54:	4604      	mov	r4, r0
 8003d56:	2301      	movs	r3, #1
 8003d58:	e7f0      	b.n	8003d3c <_vfiprintf_r+0x1bc>
 8003d5a:	ab03      	add	r3, sp, #12
 8003d5c:	9300      	str	r3, [sp, #0]
 8003d5e:	462a      	mov	r2, r5
 8003d60:	4b12      	ldr	r3, [pc, #72]	; (8003dac <_vfiprintf_r+0x22c>)
 8003d62:	a904      	add	r1, sp, #16
 8003d64:	4630      	mov	r0, r6
 8003d66:	f3af 8000 	nop.w
 8003d6a:	4607      	mov	r7, r0
 8003d6c:	1c78      	adds	r0, r7, #1
 8003d6e:	d1d6      	bne.n	8003d1e <_vfiprintf_r+0x19e>
 8003d70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003d72:	07d9      	lsls	r1, r3, #31
 8003d74:	d405      	bmi.n	8003d82 <_vfiprintf_r+0x202>
 8003d76:	89ab      	ldrh	r3, [r5, #12]
 8003d78:	059a      	lsls	r2, r3, #22
 8003d7a:	d402      	bmi.n	8003d82 <_vfiprintf_r+0x202>
 8003d7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003d7e:	f7ff fc83 	bl	8003688 <__retarget_lock_release_recursive>
 8003d82:	89ab      	ldrh	r3, [r5, #12]
 8003d84:	065b      	lsls	r3, r3, #25
 8003d86:	f53f af1d 	bmi.w	8003bc4 <_vfiprintf_r+0x44>
 8003d8a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003d8c:	e71c      	b.n	8003bc8 <_vfiprintf_r+0x48>
 8003d8e:	ab03      	add	r3, sp, #12
 8003d90:	9300      	str	r3, [sp, #0]
 8003d92:	462a      	mov	r2, r5
 8003d94:	4b05      	ldr	r3, [pc, #20]	; (8003dac <_vfiprintf_r+0x22c>)
 8003d96:	a904      	add	r1, sp, #16
 8003d98:	4630      	mov	r0, r6
 8003d9a:	f000 f879 	bl	8003e90 <_printf_i>
 8003d9e:	e7e4      	b.n	8003d6a <_vfiprintf_r+0x1ea>
 8003da0:	080044ac 	.word	0x080044ac
 8003da4:	080044b6 	.word	0x080044b6
 8003da8:	00000000 	.word	0x00000000
 8003dac:	08003b5b 	.word	0x08003b5b
 8003db0:	080044b2 	.word	0x080044b2

08003db4 <_printf_common>:
 8003db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003db8:	4616      	mov	r6, r2
 8003dba:	4699      	mov	r9, r3
 8003dbc:	688a      	ldr	r2, [r1, #8]
 8003dbe:	690b      	ldr	r3, [r1, #16]
 8003dc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	bfb8      	it	lt
 8003dc8:	4613      	movlt	r3, r2
 8003dca:	6033      	str	r3, [r6, #0]
 8003dcc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003dd0:	4607      	mov	r7, r0
 8003dd2:	460c      	mov	r4, r1
 8003dd4:	b10a      	cbz	r2, 8003dda <_printf_common+0x26>
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	6033      	str	r3, [r6, #0]
 8003dda:	6823      	ldr	r3, [r4, #0]
 8003ddc:	0699      	lsls	r1, r3, #26
 8003dde:	bf42      	ittt	mi
 8003de0:	6833      	ldrmi	r3, [r6, #0]
 8003de2:	3302      	addmi	r3, #2
 8003de4:	6033      	strmi	r3, [r6, #0]
 8003de6:	6825      	ldr	r5, [r4, #0]
 8003de8:	f015 0506 	ands.w	r5, r5, #6
 8003dec:	d106      	bne.n	8003dfc <_printf_common+0x48>
 8003dee:	f104 0a19 	add.w	sl, r4, #25
 8003df2:	68e3      	ldr	r3, [r4, #12]
 8003df4:	6832      	ldr	r2, [r6, #0]
 8003df6:	1a9b      	subs	r3, r3, r2
 8003df8:	42ab      	cmp	r3, r5
 8003dfa:	dc26      	bgt.n	8003e4a <_printf_common+0x96>
 8003dfc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003e00:	1e13      	subs	r3, r2, #0
 8003e02:	6822      	ldr	r2, [r4, #0]
 8003e04:	bf18      	it	ne
 8003e06:	2301      	movne	r3, #1
 8003e08:	0692      	lsls	r2, r2, #26
 8003e0a:	d42b      	bmi.n	8003e64 <_printf_common+0xb0>
 8003e0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e10:	4649      	mov	r1, r9
 8003e12:	4638      	mov	r0, r7
 8003e14:	47c0      	blx	r8
 8003e16:	3001      	adds	r0, #1
 8003e18:	d01e      	beq.n	8003e58 <_printf_common+0xa4>
 8003e1a:	6823      	ldr	r3, [r4, #0]
 8003e1c:	6922      	ldr	r2, [r4, #16]
 8003e1e:	f003 0306 	and.w	r3, r3, #6
 8003e22:	2b04      	cmp	r3, #4
 8003e24:	bf02      	ittt	eq
 8003e26:	68e5      	ldreq	r5, [r4, #12]
 8003e28:	6833      	ldreq	r3, [r6, #0]
 8003e2a:	1aed      	subeq	r5, r5, r3
 8003e2c:	68a3      	ldr	r3, [r4, #8]
 8003e2e:	bf0c      	ite	eq
 8003e30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e34:	2500      	movne	r5, #0
 8003e36:	4293      	cmp	r3, r2
 8003e38:	bfc4      	itt	gt
 8003e3a:	1a9b      	subgt	r3, r3, r2
 8003e3c:	18ed      	addgt	r5, r5, r3
 8003e3e:	2600      	movs	r6, #0
 8003e40:	341a      	adds	r4, #26
 8003e42:	42b5      	cmp	r5, r6
 8003e44:	d11a      	bne.n	8003e7c <_printf_common+0xc8>
 8003e46:	2000      	movs	r0, #0
 8003e48:	e008      	b.n	8003e5c <_printf_common+0xa8>
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	4652      	mov	r2, sl
 8003e4e:	4649      	mov	r1, r9
 8003e50:	4638      	mov	r0, r7
 8003e52:	47c0      	blx	r8
 8003e54:	3001      	adds	r0, #1
 8003e56:	d103      	bne.n	8003e60 <_printf_common+0xac>
 8003e58:	f04f 30ff 	mov.w	r0, #4294967295
 8003e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e60:	3501      	adds	r5, #1
 8003e62:	e7c6      	b.n	8003df2 <_printf_common+0x3e>
 8003e64:	18e1      	adds	r1, r4, r3
 8003e66:	1c5a      	adds	r2, r3, #1
 8003e68:	2030      	movs	r0, #48	; 0x30
 8003e6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003e6e:	4422      	add	r2, r4
 8003e70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003e74:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003e78:	3302      	adds	r3, #2
 8003e7a:	e7c7      	b.n	8003e0c <_printf_common+0x58>
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	4622      	mov	r2, r4
 8003e80:	4649      	mov	r1, r9
 8003e82:	4638      	mov	r0, r7
 8003e84:	47c0      	blx	r8
 8003e86:	3001      	adds	r0, #1
 8003e88:	d0e6      	beq.n	8003e58 <_printf_common+0xa4>
 8003e8a:	3601      	adds	r6, #1
 8003e8c:	e7d9      	b.n	8003e42 <_printf_common+0x8e>
	...

08003e90 <_printf_i>:
 8003e90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e94:	7e0f      	ldrb	r7, [r1, #24]
 8003e96:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003e98:	2f78      	cmp	r7, #120	; 0x78
 8003e9a:	4691      	mov	r9, r2
 8003e9c:	4680      	mov	r8, r0
 8003e9e:	460c      	mov	r4, r1
 8003ea0:	469a      	mov	sl, r3
 8003ea2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003ea6:	d807      	bhi.n	8003eb8 <_printf_i+0x28>
 8003ea8:	2f62      	cmp	r7, #98	; 0x62
 8003eaa:	d80a      	bhi.n	8003ec2 <_printf_i+0x32>
 8003eac:	2f00      	cmp	r7, #0
 8003eae:	f000 80d4 	beq.w	800405a <_printf_i+0x1ca>
 8003eb2:	2f58      	cmp	r7, #88	; 0x58
 8003eb4:	f000 80c0 	beq.w	8004038 <_printf_i+0x1a8>
 8003eb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ebc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003ec0:	e03a      	b.n	8003f38 <_printf_i+0xa8>
 8003ec2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003ec6:	2b15      	cmp	r3, #21
 8003ec8:	d8f6      	bhi.n	8003eb8 <_printf_i+0x28>
 8003eca:	a101      	add	r1, pc, #4	; (adr r1, 8003ed0 <_printf_i+0x40>)
 8003ecc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003ed0:	08003f29 	.word	0x08003f29
 8003ed4:	08003f3d 	.word	0x08003f3d
 8003ed8:	08003eb9 	.word	0x08003eb9
 8003edc:	08003eb9 	.word	0x08003eb9
 8003ee0:	08003eb9 	.word	0x08003eb9
 8003ee4:	08003eb9 	.word	0x08003eb9
 8003ee8:	08003f3d 	.word	0x08003f3d
 8003eec:	08003eb9 	.word	0x08003eb9
 8003ef0:	08003eb9 	.word	0x08003eb9
 8003ef4:	08003eb9 	.word	0x08003eb9
 8003ef8:	08003eb9 	.word	0x08003eb9
 8003efc:	08004041 	.word	0x08004041
 8003f00:	08003f69 	.word	0x08003f69
 8003f04:	08003ffb 	.word	0x08003ffb
 8003f08:	08003eb9 	.word	0x08003eb9
 8003f0c:	08003eb9 	.word	0x08003eb9
 8003f10:	08004063 	.word	0x08004063
 8003f14:	08003eb9 	.word	0x08003eb9
 8003f18:	08003f69 	.word	0x08003f69
 8003f1c:	08003eb9 	.word	0x08003eb9
 8003f20:	08003eb9 	.word	0x08003eb9
 8003f24:	08004003 	.word	0x08004003
 8003f28:	682b      	ldr	r3, [r5, #0]
 8003f2a:	1d1a      	adds	r2, r3, #4
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	602a      	str	r2, [r5, #0]
 8003f30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e09f      	b.n	800407c <_printf_i+0x1ec>
 8003f3c:	6820      	ldr	r0, [r4, #0]
 8003f3e:	682b      	ldr	r3, [r5, #0]
 8003f40:	0607      	lsls	r7, r0, #24
 8003f42:	f103 0104 	add.w	r1, r3, #4
 8003f46:	6029      	str	r1, [r5, #0]
 8003f48:	d501      	bpl.n	8003f4e <_printf_i+0xbe>
 8003f4a:	681e      	ldr	r6, [r3, #0]
 8003f4c:	e003      	b.n	8003f56 <_printf_i+0xc6>
 8003f4e:	0646      	lsls	r6, r0, #25
 8003f50:	d5fb      	bpl.n	8003f4a <_printf_i+0xba>
 8003f52:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003f56:	2e00      	cmp	r6, #0
 8003f58:	da03      	bge.n	8003f62 <_printf_i+0xd2>
 8003f5a:	232d      	movs	r3, #45	; 0x2d
 8003f5c:	4276      	negs	r6, r6
 8003f5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f62:	485a      	ldr	r0, [pc, #360]	; (80040cc <_printf_i+0x23c>)
 8003f64:	230a      	movs	r3, #10
 8003f66:	e012      	b.n	8003f8e <_printf_i+0xfe>
 8003f68:	682b      	ldr	r3, [r5, #0]
 8003f6a:	6820      	ldr	r0, [r4, #0]
 8003f6c:	1d19      	adds	r1, r3, #4
 8003f6e:	6029      	str	r1, [r5, #0]
 8003f70:	0605      	lsls	r5, r0, #24
 8003f72:	d501      	bpl.n	8003f78 <_printf_i+0xe8>
 8003f74:	681e      	ldr	r6, [r3, #0]
 8003f76:	e002      	b.n	8003f7e <_printf_i+0xee>
 8003f78:	0641      	lsls	r1, r0, #25
 8003f7a:	d5fb      	bpl.n	8003f74 <_printf_i+0xe4>
 8003f7c:	881e      	ldrh	r6, [r3, #0]
 8003f7e:	4853      	ldr	r0, [pc, #332]	; (80040cc <_printf_i+0x23c>)
 8003f80:	2f6f      	cmp	r7, #111	; 0x6f
 8003f82:	bf0c      	ite	eq
 8003f84:	2308      	moveq	r3, #8
 8003f86:	230a      	movne	r3, #10
 8003f88:	2100      	movs	r1, #0
 8003f8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003f8e:	6865      	ldr	r5, [r4, #4]
 8003f90:	60a5      	str	r5, [r4, #8]
 8003f92:	2d00      	cmp	r5, #0
 8003f94:	bfa2      	ittt	ge
 8003f96:	6821      	ldrge	r1, [r4, #0]
 8003f98:	f021 0104 	bicge.w	r1, r1, #4
 8003f9c:	6021      	strge	r1, [r4, #0]
 8003f9e:	b90e      	cbnz	r6, 8003fa4 <_printf_i+0x114>
 8003fa0:	2d00      	cmp	r5, #0
 8003fa2:	d04b      	beq.n	800403c <_printf_i+0x1ac>
 8003fa4:	4615      	mov	r5, r2
 8003fa6:	fbb6 f1f3 	udiv	r1, r6, r3
 8003faa:	fb03 6711 	mls	r7, r3, r1, r6
 8003fae:	5dc7      	ldrb	r7, [r0, r7]
 8003fb0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003fb4:	4637      	mov	r7, r6
 8003fb6:	42bb      	cmp	r3, r7
 8003fb8:	460e      	mov	r6, r1
 8003fba:	d9f4      	bls.n	8003fa6 <_printf_i+0x116>
 8003fbc:	2b08      	cmp	r3, #8
 8003fbe:	d10b      	bne.n	8003fd8 <_printf_i+0x148>
 8003fc0:	6823      	ldr	r3, [r4, #0]
 8003fc2:	07de      	lsls	r6, r3, #31
 8003fc4:	d508      	bpl.n	8003fd8 <_printf_i+0x148>
 8003fc6:	6923      	ldr	r3, [r4, #16]
 8003fc8:	6861      	ldr	r1, [r4, #4]
 8003fca:	4299      	cmp	r1, r3
 8003fcc:	bfde      	ittt	le
 8003fce:	2330      	movle	r3, #48	; 0x30
 8003fd0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003fd4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003fd8:	1b52      	subs	r2, r2, r5
 8003fda:	6122      	str	r2, [r4, #16]
 8003fdc:	f8cd a000 	str.w	sl, [sp]
 8003fe0:	464b      	mov	r3, r9
 8003fe2:	aa03      	add	r2, sp, #12
 8003fe4:	4621      	mov	r1, r4
 8003fe6:	4640      	mov	r0, r8
 8003fe8:	f7ff fee4 	bl	8003db4 <_printf_common>
 8003fec:	3001      	adds	r0, #1
 8003fee:	d14a      	bne.n	8004086 <_printf_i+0x1f6>
 8003ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ff4:	b004      	add	sp, #16
 8003ff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ffa:	6823      	ldr	r3, [r4, #0]
 8003ffc:	f043 0320 	orr.w	r3, r3, #32
 8004000:	6023      	str	r3, [r4, #0]
 8004002:	4833      	ldr	r0, [pc, #204]	; (80040d0 <_printf_i+0x240>)
 8004004:	2778      	movs	r7, #120	; 0x78
 8004006:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800400a:	6823      	ldr	r3, [r4, #0]
 800400c:	6829      	ldr	r1, [r5, #0]
 800400e:	061f      	lsls	r7, r3, #24
 8004010:	f851 6b04 	ldr.w	r6, [r1], #4
 8004014:	d402      	bmi.n	800401c <_printf_i+0x18c>
 8004016:	065f      	lsls	r7, r3, #25
 8004018:	bf48      	it	mi
 800401a:	b2b6      	uxthmi	r6, r6
 800401c:	07df      	lsls	r7, r3, #31
 800401e:	bf48      	it	mi
 8004020:	f043 0320 	orrmi.w	r3, r3, #32
 8004024:	6029      	str	r1, [r5, #0]
 8004026:	bf48      	it	mi
 8004028:	6023      	strmi	r3, [r4, #0]
 800402a:	b91e      	cbnz	r6, 8004034 <_printf_i+0x1a4>
 800402c:	6823      	ldr	r3, [r4, #0]
 800402e:	f023 0320 	bic.w	r3, r3, #32
 8004032:	6023      	str	r3, [r4, #0]
 8004034:	2310      	movs	r3, #16
 8004036:	e7a7      	b.n	8003f88 <_printf_i+0xf8>
 8004038:	4824      	ldr	r0, [pc, #144]	; (80040cc <_printf_i+0x23c>)
 800403a:	e7e4      	b.n	8004006 <_printf_i+0x176>
 800403c:	4615      	mov	r5, r2
 800403e:	e7bd      	b.n	8003fbc <_printf_i+0x12c>
 8004040:	682b      	ldr	r3, [r5, #0]
 8004042:	6826      	ldr	r6, [r4, #0]
 8004044:	6961      	ldr	r1, [r4, #20]
 8004046:	1d18      	adds	r0, r3, #4
 8004048:	6028      	str	r0, [r5, #0]
 800404a:	0635      	lsls	r5, r6, #24
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	d501      	bpl.n	8004054 <_printf_i+0x1c4>
 8004050:	6019      	str	r1, [r3, #0]
 8004052:	e002      	b.n	800405a <_printf_i+0x1ca>
 8004054:	0670      	lsls	r0, r6, #25
 8004056:	d5fb      	bpl.n	8004050 <_printf_i+0x1c0>
 8004058:	8019      	strh	r1, [r3, #0]
 800405a:	2300      	movs	r3, #0
 800405c:	6123      	str	r3, [r4, #16]
 800405e:	4615      	mov	r5, r2
 8004060:	e7bc      	b.n	8003fdc <_printf_i+0x14c>
 8004062:	682b      	ldr	r3, [r5, #0]
 8004064:	1d1a      	adds	r2, r3, #4
 8004066:	602a      	str	r2, [r5, #0]
 8004068:	681d      	ldr	r5, [r3, #0]
 800406a:	6862      	ldr	r2, [r4, #4]
 800406c:	2100      	movs	r1, #0
 800406e:	4628      	mov	r0, r5
 8004070:	f7fc f8b6 	bl	80001e0 <memchr>
 8004074:	b108      	cbz	r0, 800407a <_printf_i+0x1ea>
 8004076:	1b40      	subs	r0, r0, r5
 8004078:	6060      	str	r0, [r4, #4]
 800407a:	6863      	ldr	r3, [r4, #4]
 800407c:	6123      	str	r3, [r4, #16]
 800407e:	2300      	movs	r3, #0
 8004080:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004084:	e7aa      	b.n	8003fdc <_printf_i+0x14c>
 8004086:	6923      	ldr	r3, [r4, #16]
 8004088:	462a      	mov	r2, r5
 800408a:	4649      	mov	r1, r9
 800408c:	4640      	mov	r0, r8
 800408e:	47d0      	blx	sl
 8004090:	3001      	adds	r0, #1
 8004092:	d0ad      	beq.n	8003ff0 <_printf_i+0x160>
 8004094:	6823      	ldr	r3, [r4, #0]
 8004096:	079b      	lsls	r3, r3, #30
 8004098:	d413      	bmi.n	80040c2 <_printf_i+0x232>
 800409a:	68e0      	ldr	r0, [r4, #12]
 800409c:	9b03      	ldr	r3, [sp, #12]
 800409e:	4298      	cmp	r0, r3
 80040a0:	bfb8      	it	lt
 80040a2:	4618      	movlt	r0, r3
 80040a4:	e7a6      	b.n	8003ff4 <_printf_i+0x164>
 80040a6:	2301      	movs	r3, #1
 80040a8:	4632      	mov	r2, r6
 80040aa:	4649      	mov	r1, r9
 80040ac:	4640      	mov	r0, r8
 80040ae:	47d0      	blx	sl
 80040b0:	3001      	adds	r0, #1
 80040b2:	d09d      	beq.n	8003ff0 <_printf_i+0x160>
 80040b4:	3501      	adds	r5, #1
 80040b6:	68e3      	ldr	r3, [r4, #12]
 80040b8:	9903      	ldr	r1, [sp, #12]
 80040ba:	1a5b      	subs	r3, r3, r1
 80040bc:	42ab      	cmp	r3, r5
 80040be:	dcf2      	bgt.n	80040a6 <_printf_i+0x216>
 80040c0:	e7eb      	b.n	800409a <_printf_i+0x20a>
 80040c2:	2500      	movs	r5, #0
 80040c4:	f104 0619 	add.w	r6, r4, #25
 80040c8:	e7f5      	b.n	80040b6 <_printf_i+0x226>
 80040ca:	bf00      	nop
 80040cc:	080044bd 	.word	0x080044bd
 80040d0:	080044ce 	.word	0x080044ce

080040d4 <__sflush_r>:
 80040d4:	898a      	ldrh	r2, [r1, #12]
 80040d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040da:	4605      	mov	r5, r0
 80040dc:	0710      	lsls	r0, r2, #28
 80040de:	460c      	mov	r4, r1
 80040e0:	d458      	bmi.n	8004194 <__sflush_r+0xc0>
 80040e2:	684b      	ldr	r3, [r1, #4]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	dc05      	bgt.n	80040f4 <__sflush_r+0x20>
 80040e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	dc02      	bgt.n	80040f4 <__sflush_r+0x20>
 80040ee:	2000      	movs	r0, #0
 80040f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80040f6:	2e00      	cmp	r6, #0
 80040f8:	d0f9      	beq.n	80040ee <__sflush_r+0x1a>
 80040fa:	2300      	movs	r3, #0
 80040fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004100:	682f      	ldr	r7, [r5, #0]
 8004102:	6a21      	ldr	r1, [r4, #32]
 8004104:	602b      	str	r3, [r5, #0]
 8004106:	d032      	beq.n	800416e <__sflush_r+0x9a>
 8004108:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800410a:	89a3      	ldrh	r3, [r4, #12]
 800410c:	075a      	lsls	r2, r3, #29
 800410e:	d505      	bpl.n	800411c <__sflush_r+0x48>
 8004110:	6863      	ldr	r3, [r4, #4]
 8004112:	1ac0      	subs	r0, r0, r3
 8004114:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004116:	b10b      	cbz	r3, 800411c <__sflush_r+0x48>
 8004118:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800411a:	1ac0      	subs	r0, r0, r3
 800411c:	2300      	movs	r3, #0
 800411e:	4602      	mov	r2, r0
 8004120:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004122:	6a21      	ldr	r1, [r4, #32]
 8004124:	4628      	mov	r0, r5
 8004126:	47b0      	blx	r6
 8004128:	1c43      	adds	r3, r0, #1
 800412a:	89a3      	ldrh	r3, [r4, #12]
 800412c:	d106      	bne.n	800413c <__sflush_r+0x68>
 800412e:	6829      	ldr	r1, [r5, #0]
 8004130:	291d      	cmp	r1, #29
 8004132:	d82b      	bhi.n	800418c <__sflush_r+0xb8>
 8004134:	4a29      	ldr	r2, [pc, #164]	; (80041dc <__sflush_r+0x108>)
 8004136:	410a      	asrs	r2, r1
 8004138:	07d6      	lsls	r6, r2, #31
 800413a:	d427      	bmi.n	800418c <__sflush_r+0xb8>
 800413c:	2200      	movs	r2, #0
 800413e:	6062      	str	r2, [r4, #4]
 8004140:	04d9      	lsls	r1, r3, #19
 8004142:	6922      	ldr	r2, [r4, #16]
 8004144:	6022      	str	r2, [r4, #0]
 8004146:	d504      	bpl.n	8004152 <__sflush_r+0x7e>
 8004148:	1c42      	adds	r2, r0, #1
 800414a:	d101      	bne.n	8004150 <__sflush_r+0x7c>
 800414c:	682b      	ldr	r3, [r5, #0]
 800414e:	b903      	cbnz	r3, 8004152 <__sflush_r+0x7e>
 8004150:	6560      	str	r0, [r4, #84]	; 0x54
 8004152:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004154:	602f      	str	r7, [r5, #0]
 8004156:	2900      	cmp	r1, #0
 8004158:	d0c9      	beq.n	80040ee <__sflush_r+0x1a>
 800415a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800415e:	4299      	cmp	r1, r3
 8004160:	d002      	beq.n	8004168 <__sflush_r+0x94>
 8004162:	4628      	mov	r0, r5
 8004164:	f7ff fa92 	bl	800368c <_free_r>
 8004168:	2000      	movs	r0, #0
 800416a:	6360      	str	r0, [r4, #52]	; 0x34
 800416c:	e7c0      	b.n	80040f0 <__sflush_r+0x1c>
 800416e:	2301      	movs	r3, #1
 8004170:	4628      	mov	r0, r5
 8004172:	47b0      	blx	r6
 8004174:	1c41      	adds	r1, r0, #1
 8004176:	d1c8      	bne.n	800410a <__sflush_r+0x36>
 8004178:	682b      	ldr	r3, [r5, #0]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d0c5      	beq.n	800410a <__sflush_r+0x36>
 800417e:	2b1d      	cmp	r3, #29
 8004180:	d001      	beq.n	8004186 <__sflush_r+0xb2>
 8004182:	2b16      	cmp	r3, #22
 8004184:	d101      	bne.n	800418a <__sflush_r+0xb6>
 8004186:	602f      	str	r7, [r5, #0]
 8004188:	e7b1      	b.n	80040ee <__sflush_r+0x1a>
 800418a:	89a3      	ldrh	r3, [r4, #12]
 800418c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004190:	81a3      	strh	r3, [r4, #12]
 8004192:	e7ad      	b.n	80040f0 <__sflush_r+0x1c>
 8004194:	690f      	ldr	r7, [r1, #16]
 8004196:	2f00      	cmp	r7, #0
 8004198:	d0a9      	beq.n	80040ee <__sflush_r+0x1a>
 800419a:	0793      	lsls	r3, r2, #30
 800419c:	680e      	ldr	r6, [r1, #0]
 800419e:	bf08      	it	eq
 80041a0:	694b      	ldreq	r3, [r1, #20]
 80041a2:	600f      	str	r7, [r1, #0]
 80041a4:	bf18      	it	ne
 80041a6:	2300      	movne	r3, #0
 80041a8:	eba6 0807 	sub.w	r8, r6, r7
 80041ac:	608b      	str	r3, [r1, #8]
 80041ae:	f1b8 0f00 	cmp.w	r8, #0
 80041b2:	dd9c      	ble.n	80040ee <__sflush_r+0x1a>
 80041b4:	6a21      	ldr	r1, [r4, #32]
 80041b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80041b8:	4643      	mov	r3, r8
 80041ba:	463a      	mov	r2, r7
 80041bc:	4628      	mov	r0, r5
 80041be:	47b0      	blx	r6
 80041c0:	2800      	cmp	r0, #0
 80041c2:	dc06      	bgt.n	80041d2 <__sflush_r+0xfe>
 80041c4:	89a3      	ldrh	r3, [r4, #12]
 80041c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041ca:	81a3      	strh	r3, [r4, #12]
 80041cc:	f04f 30ff 	mov.w	r0, #4294967295
 80041d0:	e78e      	b.n	80040f0 <__sflush_r+0x1c>
 80041d2:	4407      	add	r7, r0
 80041d4:	eba8 0800 	sub.w	r8, r8, r0
 80041d8:	e7e9      	b.n	80041ae <__sflush_r+0xda>
 80041da:	bf00      	nop
 80041dc:	dfbffffe 	.word	0xdfbffffe

080041e0 <_fflush_r>:
 80041e0:	b538      	push	{r3, r4, r5, lr}
 80041e2:	690b      	ldr	r3, [r1, #16]
 80041e4:	4605      	mov	r5, r0
 80041e6:	460c      	mov	r4, r1
 80041e8:	b913      	cbnz	r3, 80041f0 <_fflush_r+0x10>
 80041ea:	2500      	movs	r5, #0
 80041ec:	4628      	mov	r0, r5
 80041ee:	bd38      	pop	{r3, r4, r5, pc}
 80041f0:	b118      	cbz	r0, 80041fa <_fflush_r+0x1a>
 80041f2:	6a03      	ldr	r3, [r0, #32]
 80041f4:	b90b      	cbnz	r3, 80041fa <_fflush_r+0x1a>
 80041f6:	f7ff f831 	bl	800325c <__sinit>
 80041fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d0f3      	beq.n	80041ea <_fflush_r+0xa>
 8004202:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004204:	07d0      	lsls	r0, r2, #31
 8004206:	d404      	bmi.n	8004212 <_fflush_r+0x32>
 8004208:	0599      	lsls	r1, r3, #22
 800420a:	d402      	bmi.n	8004212 <_fflush_r+0x32>
 800420c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800420e:	f7ff fa3a 	bl	8003686 <__retarget_lock_acquire_recursive>
 8004212:	4628      	mov	r0, r5
 8004214:	4621      	mov	r1, r4
 8004216:	f7ff ff5d 	bl	80040d4 <__sflush_r>
 800421a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800421c:	07da      	lsls	r2, r3, #31
 800421e:	4605      	mov	r5, r0
 8004220:	d4e4      	bmi.n	80041ec <_fflush_r+0xc>
 8004222:	89a3      	ldrh	r3, [r4, #12]
 8004224:	059b      	lsls	r3, r3, #22
 8004226:	d4e1      	bmi.n	80041ec <_fflush_r+0xc>
 8004228:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800422a:	f7ff fa2d 	bl	8003688 <__retarget_lock_release_recursive>
 800422e:	e7dd      	b.n	80041ec <_fflush_r+0xc>

08004230 <__swhatbuf_r>:
 8004230:	b570      	push	{r4, r5, r6, lr}
 8004232:	460c      	mov	r4, r1
 8004234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004238:	2900      	cmp	r1, #0
 800423a:	b096      	sub	sp, #88	; 0x58
 800423c:	4615      	mov	r5, r2
 800423e:	461e      	mov	r6, r3
 8004240:	da0d      	bge.n	800425e <__swhatbuf_r+0x2e>
 8004242:	89a3      	ldrh	r3, [r4, #12]
 8004244:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004248:	f04f 0100 	mov.w	r1, #0
 800424c:	bf0c      	ite	eq
 800424e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004252:	2340      	movne	r3, #64	; 0x40
 8004254:	2000      	movs	r0, #0
 8004256:	6031      	str	r1, [r6, #0]
 8004258:	602b      	str	r3, [r5, #0]
 800425a:	b016      	add	sp, #88	; 0x58
 800425c:	bd70      	pop	{r4, r5, r6, pc}
 800425e:	466a      	mov	r2, sp
 8004260:	f000 f862 	bl	8004328 <_fstat_r>
 8004264:	2800      	cmp	r0, #0
 8004266:	dbec      	blt.n	8004242 <__swhatbuf_r+0x12>
 8004268:	9901      	ldr	r1, [sp, #4]
 800426a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800426e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004272:	4259      	negs	r1, r3
 8004274:	4159      	adcs	r1, r3
 8004276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800427a:	e7eb      	b.n	8004254 <__swhatbuf_r+0x24>

0800427c <__smakebuf_r>:
 800427c:	898b      	ldrh	r3, [r1, #12]
 800427e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004280:	079d      	lsls	r5, r3, #30
 8004282:	4606      	mov	r6, r0
 8004284:	460c      	mov	r4, r1
 8004286:	d507      	bpl.n	8004298 <__smakebuf_r+0x1c>
 8004288:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800428c:	6023      	str	r3, [r4, #0]
 800428e:	6123      	str	r3, [r4, #16]
 8004290:	2301      	movs	r3, #1
 8004292:	6163      	str	r3, [r4, #20]
 8004294:	b002      	add	sp, #8
 8004296:	bd70      	pop	{r4, r5, r6, pc}
 8004298:	ab01      	add	r3, sp, #4
 800429a:	466a      	mov	r2, sp
 800429c:	f7ff ffc8 	bl	8004230 <__swhatbuf_r>
 80042a0:	9900      	ldr	r1, [sp, #0]
 80042a2:	4605      	mov	r5, r0
 80042a4:	4630      	mov	r0, r6
 80042a6:	f7ff fa5d 	bl	8003764 <_malloc_r>
 80042aa:	b948      	cbnz	r0, 80042c0 <__smakebuf_r+0x44>
 80042ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042b0:	059a      	lsls	r2, r3, #22
 80042b2:	d4ef      	bmi.n	8004294 <__smakebuf_r+0x18>
 80042b4:	f023 0303 	bic.w	r3, r3, #3
 80042b8:	f043 0302 	orr.w	r3, r3, #2
 80042bc:	81a3      	strh	r3, [r4, #12]
 80042be:	e7e3      	b.n	8004288 <__smakebuf_r+0xc>
 80042c0:	89a3      	ldrh	r3, [r4, #12]
 80042c2:	6020      	str	r0, [r4, #0]
 80042c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042c8:	81a3      	strh	r3, [r4, #12]
 80042ca:	9b00      	ldr	r3, [sp, #0]
 80042cc:	6163      	str	r3, [r4, #20]
 80042ce:	9b01      	ldr	r3, [sp, #4]
 80042d0:	6120      	str	r0, [r4, #16]
 80042d2:	b15b      	cbz	r3, 80042ec <__smakebuf_r+0x70>
 80042d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80042d8:	4630      	mov	r0, r6
 80042da:	f000 f837 	bl	800434c <_isatty_r>
 80042de:	b128      	cbz	r0, 80042ec <__smakebuf_r+0x70>
 80042e0:	89a3      	ldrh	r3, [r4, #12]
 80042e2:	f023 0303 	bic.w	r3, r3, #3
 80042e6:	f043 0301 	orr.w	r3, r3, #1
 80042ea:	81a3      	strh	r3, [r4, #12]
 80042ec:	89a3      	ldrh	r3, [r4, #12]
 80042ee:	431d      	orrs	r5, r3
 80042f0:	81a5      	strh	r5, [r4, #12]
 80042f2:	e7cf      	b.n	8004294 <__smakebuf_r+0x18>

080042f4 <memmove>:
 80042f4:	4288      	cmp	r0, r1
 80042f6:	b510      	push	{r4, lr}
 80042f8:	eb01 0402 	add.w	r4, r1, r2
 80042fc:	d902      	bls.n	8004304 <memmove+0x10>
 80042fe:	4284      	cmp	r4, r0
 8004300:	4623      	mov	r3, r4
 8004302:	d807      	bhi.n	8004314 <memmove+0x20>
 8004304:	1e43      	subs	r3, r0, #1
 8004306:	42a1      	cmp	r1, r4
 8004308:	d008      	beq.n	800431c <memmove+0x28>
 800430a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800430e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004312:	e7f8      	b.n	8004306 <memmove+0x12>
 8004314:	4402      	add	r2, r0
 8004316:	4601      	mov	r1, r0
 8004318:	428a      	cmp	r2, r1
 800431a:	d100      	bne.n	800431e <memmove+0x2a>
 800431c:	bd10      	pop	{r4, pc}
 800431e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004322:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004326:	e7f7      	b.n	8004318 <memmove+0x24>

08004328 <_fstat_r>:
 8004328:	b538      	push	{r3, r4, r5, lr}
 800432a:	4d07      	ldr	r5, [pc, #28]	; (8004348 <_fstat_r+0x20>)
 800432c:	2300      	movs	r3, #0
 800432e:	4604      	mov	r4, r0
 8004330:	4608      	mov	r0, r1
 8004332:	4611      	mov	r1, r2
 8004334:	602b      	str	r3, [r5, #0]
 8004336:	f7fc fc6c 	bl	8000c12 <_fstat>
 800433a:	1c43      	adds	r3, r0, #1
 800433c:	d102      	bne.n	8004344 <_fstat_r+0x1c>
 800433e:	682b      	ldr	r3, [r5, #0]
 8004340:	b103      	cbz	r3, 8004344 <_fstat_r+0x1c>
 8004342:	6023      	str	r3, [r4, #0]
 8004344:	bd38      	pop	{r3, r4, r5, pc}
 8004346:	bf00      	nop
 8004348:	20000258 	.word	0x20000258

0800434c <_isatty_r>:
 800434c:	b538      	push	{r3, r4, r5, lr}
 800434e:	4d06      	ldr	r5, [pc, #24]	; (8004368 <_isatty_r+0x1c>)
 8004350:	2300      	movs	r3, #0
 8004352:	4604      	mov	r4, r0
 8004354:	4608      	mov	r0, r1
 8004356:	602b      	str	r3, [r5, #0]
 8004358:	f7fc fc6b 	bl	8000c32 <_isatty>
 800435c:	1c43      	adds	r3, r0, #1
 800435e:	d102      	bne.n	8004366 <_isatty_r+0x1a>
 8004360:	682b      	ldr	r3, [r5, #0]
 8004362:	b103      	cbz	r3, 8004366 <_isatty_r+0x1a>
 8004364:	6023      	str	r3, [r4, #0]
 8004366:	bd38      	pop	{r3, r4, r5, pc}
 8004368:	20000258 	.word	0x20000258

0800436c <_sbrk_r>:
 800436c:	b538      	push	{r3, r4, r5, lr}
 800436e:	4d06      	ldr	r5, [pc, #24]	; (8004388 <_sbrk_r+0x1c>)
 8004370:	2300      	movs	r3, #0
 8004372:	4604      	mov	r4, r0
 8004374:	4608      	mov	r0, r1
 8004376:	602b      	str	r3, [r5, #0]
 8004378:	f7fc fc74 	bl	8000c64 <_sbrk>
 800437c:	1c43      	adds	r3, r0, #1
 800437e:	d102      	bne.n	8004386 <_sbrk_r+0x1a>
 8004380:	682b      	ldr	r3, [r5, #0]
 8004382:	b103      	cbz	r3, 8004386 <_sbrk_r+0x1a>
 8004384:	6023      	str	r3, [r4, #0]
 8004386:	bd38      	pop	{r3, r4, r5, pc}
 8004388:	20000258 	.word	0x20000258

0800438c <memcpy>:
 800438c:	440a      	add	r2, r1
 800438e:	4291      	cmp	r1, r2
 8004390:	f100 33ff 	add.w	r3, r0, #4294967295
 8004394:	d100      	bne.n	8004398 <memcpy+0xc>
 8004396:	4770      	bx	lr
 8004398:	b510      	push	{r4, lr}
 800439a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800439e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80043a2:	4291      	cmp	r1, r2
 80043a4:	d1f9      	bne.n	800439a <memcpy+0xe>
 80043a6:	bd10      	pop	{r4, pc}

080043a8 <_realloc_r>:
 80043a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043ac:	4680      	mov	r8, r0
 80043ae:	4614      	mov	r4, r2
 80043b0:	460e      	mov	r6, r1
 80043b2:	b921      	cbnz	r1, 80043be <_realloc_r+0x16>
 80043b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043b8:	4611      	mov	r1, r2
 80043ba:	f7ff b9d3 	b.w	8003764 <_malloc_r>
 80043be:	b92a      	cbnz	r2, 80043cc <_realloc_r+0x24>
 80043c0:	f7ff f964 	bl	800368c <_free_r>
 80043c4:	4625      	mov	r5, r4
 80043c6:	4628      	mov	r0, r5
 80043c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043cc:	f000 f81b 	bl	8004406 <_malloc_usable_size_r>
 80043d0:	4284      	cmp	r4, r0
 80043d2:	4607      	mov	r7, r0
 80043d4:	d802      	bhi.n	80043dc <_realloc_r+0x34>
 80043d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80043da:	d812      	bhi.n	8004402 <_realloc_r+0x5a>
 80043dc:	4621      	mov	r1, r4
 80043de:	4640      	mov	r0, r8
 80043e0:	f7ff f9c0 	bl	8003764 <_malloc_r>
 80043e4:	4605      	mov	r5, r0
 80043e6:	2800      	cmp	r0, #0
 80043e8:	d0ed      	beq.n	80043c6 <_realloc_r+0x1e>
 80043ea:	42bc      	cmp	r4, r7
 80043ec:	4622      	mov	r2, r4
 80043ee:	4631      	mov	r1, r6
 80043f0:	bf28      	it	cs
 80043f2:	463a      	movcs	r2, r7
 80043f4:	f7ff ffca 	bl	800438c <memcpy>
 80043f8:	4631      	mov	r1, r6
 80043fa:	4640      	mov	r0, r8
 80043fc:	f7ff f946 	bl	800368c <_free_r>
 8004400:	e7e1      	b.n	80043c6 <_realloc_r+0x1e>
 8004402:	4635      	mov	r5, r6
 8004404:	e7df      	b.n	80043c6 <_realloc_r+0x1e>

08004406 <_malloc_usable_size_r>:
 8004406:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800440a:	1f18      	subs	r0, r3, #4
 800440c:	2b00      	cmp	r3, #0
 800440e:	bfbc      	itt	lt
 8004410:	580b      	ldrlt	r3, [r1, r0]
 8004412:	18c0      	addlt	r0, r0, r3
 8004414:	4770      	bx	lr
	...

08004418 <_init>:
 8004418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800441a:	bf00      	nop
 800441c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800441e:	bc08      	pop	{r3}
 8004420:	469e      	mov	lr, r3
 8004422:	4770      	bx	lr

08004424 <_fini>:
 8004424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004426:	bf00      	nop
 8004428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800442a:	bc08      	pop	{r3}
 800442c:	469e      	mov	lr, r3
 800442e:	4770      	bx	lr
