# This file provides name mapping information for all objects
# on the schematic design.  It provides a mapping for each
# object between its name on the schematic and its name in the netlist.
version 1.0

Globals
   VDD VDD
   ground GROUND
End Globals

Cell NMOS
   Pin D D
   Pin G G
   Pin S S
   Pin B B
End Cell

Cell PMOS
   Pin D D
   Pin G G
   Pin S S
   Pin B B
End Cell

Cell AND
   Pin Y Y
   Pin A A
   Pin B B
   Net N$54 N$54
   Net N$29 N$29
   Net Y Y
   Net B B
   Net A A
   Global ground GROUND
   Global VDD VDD
   Inst M6 M6 NMOS
   Inst M5 M5 PMOS
   Inst M4 M4 PMOS
   Inst M3 M3 PMOS
   Inst M2 M2 NMOS
   Inst M1 M1 NMOS
End Cell

Cell AND3
   Pin Y Y
   Pin A A
   Pin B B
   Pin C C
   Net N$10 N$10
   Net Y Y
   Net C C
   Net B B
   Net A A
   Inst AND2 X_AND2 AND
   Inst AND1 X_AND1 AND
End Cell

Cell INV
   Pin OUT OUT
   Pin IN IN
   Net OUT OUT
   Net IN IN
   Global VDD VDD
   Global ground GROUND
   Inst M2 M2 PMOS
   Inst M1 M1 NMOS
End Cell

Cell #top#
   Pin reg0 REG0
   Pin reg1 REG1
   Pin reg2 REG2
   Pin reg3 REG3
   Pin reg4 REG4
   Pin reg5 REG5
   Pin reg6 REG6
   Pin reg7 REG7
   Pin Rd_0 RD_0
   Pin Rd_1 RD_1
   Pin Rd_2 RD_2
   Net N$31 N$31
   Net N$53 N$53
   Net N$54 N$54
   Net reg0 REG0
   Net reg1 REG1
   Net reg2 REG2
   Net reg3 REG3
   Net reg4 REG4
   Net reg5 REG5
   Net reg6 REG6
   Net reg7 REG7
   Net Rd_0 RD_0
   Net Rd_1 RD_1
   Net Rd_2 RD_2
   Inst AND38 X_AND38 AND3
   Inst AND37 X_AND37 AND3
   Inst AND36 X_AND36 AND3
   Inst AND35 X_AND35 AND3
   Inst AND34 X_AND34 AND3
   Inst AND33 X_AND33 AND3
   Inst AND32 X_AND32 AND3
   Inst AND31 X_AND31 AND3
   Inst INV3 X_INV3 INV
   Inst INV2 X_INV2 INV
   Inst INV1 X_INV1 INV
End Cell

