Protel Design System Design Rule Check
PCB File : D:\Designs\Sanjeh\SmartHive\SmatHiveClient\PCB&SCH\SmartHive_Client.PcbDoc
Date     : 2022-08-20
Time     : 10:24:33 PM

Processing Rule : Clearance Constraint (Gap=20mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Polygon Region (2 hole(s)) Top Layer And Text "G" (1210mil,2950mil) on Top Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (2 hole(s)) Top Layer And Text "PHOTO" (1405mil,3025mil) on Top Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "+12V" (4165mil,2525mil) on Top Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "+12V" (575mil,500mil) on Top Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "FAN" (3855mil,2100mil) on Top Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "HEATER" (3855mil,2540mil) on Top Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "LEVEL" (4470mil,515mil) on Top Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "PUMP" (3850mil,1680.937mil) on Top Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "REED" (3850mil,1270mil) on Top Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "SHT_1
D|G|V|CL" (3950mil,3010mil) on Top Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "SHT_2
D|G|V|CL" (3845mil,45mil) on Top Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (47 hole(s)) Bottom Layer And Text "G|DT|CLK|3V3" (405mil,2880mil) on Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (47 hole(s)) Bottom Layer And Text "TX|RX|RTS|DTR|GND" (3690mil,3010mil) on Bottom Layer Location : [X = 0mil][Y = 0mil]
Rule Violations :13

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=500mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (124.016mil > 100mil) Pad M1-S(4579.409mil,145mil) on Multi-Layer Actual Hole Size = 124.016mil
   Violation between Hole Size Constraint: (124.016mil > 100mil) Pad M2-S(145mil,145mil) on Multi-Layer Actual Hole Size = 124.016mil
   Violation between Hole Size Constraint: (124.016mil > 100mil) Pad M3-S(145mil,2925.866mil) on Multi-Layer Actual Hole Size = 124.016mil
   Violation between Hole Size Constraint: (124.016mil > 100mil) Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer Actual Hole Size = 124.016mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Via (4500.669mil,145mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Via (4523.732mil,200.678mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Via (4523.732mil,89.322mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Via (4579.409mil,223.74mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Via (4579.409mil,66.26mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Via (4635.087mil,200.678mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Via (4635.087mil,89.322mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Via (4658.15mil,145mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Via (145mil,223.74mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Via (145mil,66.26mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Via (200.678mil,200.678mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Via (200.678mil,89.322mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Via (223.74mil,145mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Via (66.26mil,145mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Via (89.322mil,200.678mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Via (89.322mil,89.322mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Via (145mil,2847.126mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Via (145mil,3004.606mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Via (200.678mil,2870.188mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Via (200.678mil,2981.544mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Via (223.74mil,2925.866mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Via (66.26mil,2925.866mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Via (89.322mil,2870.188mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Via (89.322mil,2981.544mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Via (4500.669mil,2925.866mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Via (4523.732mil,2870.188mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Via (4523.732mil,2981.544mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Via (4579.409mil,2847.126mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Via (4579.409mil,3004.606mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Via (4635.087mil,2870.188mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Via (4635.087mil,2981.544mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (6.732mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Via (4658.15mil,2925.866mil) from Top Layer to Bottom Layer 
Rule Violations :32

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CN1-1(565mil,2041.693mil) on Top Layer And Pad CN1-2(565mil,2085mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.827mil < 10mil) Between Pad CN1-11(544.551mil,2441.378mil) on Top Layer And Pad CN1-9(565mil,2388.15mil) on Top Layer [Top Solder] Mask Sliver [7.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CN1-2(565mil,2085mil) on Top Layer And Pad CN1-3(565mil,2128.307mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CN1-3(565mil,2128.307mil) on Top Layer And Pad CN1-4(565mil,2171.614mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CN1-4(565mil,2171.614mil) on Top Layer And Pad CN1-5(565mil,2214.921mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CN1-5(565mil,2214.921mil) on Top Layer And Pad CN1-6(565mil,2258.229mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CN1-6(565mil,2258.229mil) on Top Layer And Pad CN1-7(565mil,2301.535mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CN1-7(565mil,2301.535mil) on Top Layer And Pad CN1-8(565mil,2344.843mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad CN1-8(565mil,2344.843mil) on Top Layer And Pad CN1-9(565mil,2388.15mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-1(1524.725mil,2725.276mil) on Top Layer And Pad U4-2(1524.724mil,2675.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-10(1524.724mil,2275.276mil) on Top Layer And Pad U4-11(1524.724mil,2225.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-10(1524.724mil,2275.276mil) on Top Layer And Pad U4-9(1524.725mil,2325.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-11(1524.724mil,2225.276mil) on Top Layer And Pad U4-12(1524.724mil,2175.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-12(1524.724mil,2175.276mil) on Top Layer And Pad U4-13(1524.725mil,2125.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-13(1524.725mil,2125.276mil) on Top Layer And Pad U4-14(1524.725mil,2075.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-15(1634.567mil,2035.906mil) on Top Layer And Pad U4-16(1684.567mil,2035.906mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-16(1684.567mil,2035.906mil) on Top Layer And Pad U4-17(1734.567mil,2035.906mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-17(1734.567mil,2035.906mil) on Top Layer And Pad U4-18(1784.567mil,2035.906mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-18(1784.567mil,2035.906mil) on Top Layer And Pad U4-19(1834.567mil,2035.906mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-19(1834.567mil,2035.906mil) on Top Layer And Pad U4-20(1884.567mil,2035.906mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-2(1524.724mil,2675.276mil) on Top Layer And Pad U4-3(1524.724mil,2625.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-20(1884.567mil,2035.906mil) on Top Layer And Pad U4-21(1934.567mil,2035.906mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-21(1934.567mil,2035.906mil) on Top Layer And Pad U4-22(1984.567mil,2035.906mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-22(1984.567mil,2035.906mil) on Top Layer And Pad U4-23(2034.567mil,2035.906mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-23(2034.567mil,2035.906mil) on Top Layer And Pad U4-24(2084.567mil,2035.906mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-25(2194.016mil,2075.276mil) on Top Layer And Pad U4-26(2194.016mil,2125.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-26(2194.016mil,2125.276mil) on Top Layer And Pad U4-27(2194.016mil,2175.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-27(2194.016mil,2175.276mil) on Top Layer And Pad U4-28(2194.016mil,2225.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-28(2194.016mil,2225.276mil) on Top Layer And Pad U4-29(2194.016mil,2275.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-29(2194.016mil,2275.276mil) on Top Layer And Pad U4-30(2194.016mil,2325.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-3(1524.724mil,2625.276mil) on Top Layer And Pad U4-4(1524.725mil,2575.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-30(2194.016mil,2325.276mil) on Top Layer And Pad U4-31(2194.016mil,2375.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-31(2194.016mil,2375.276mil) on Top Layer And Pad U4-32(2194.016mil,2425.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-32(2194.016mil,2425.276mil) on Top Layer And Pad U4-33(2194.016mil,2475.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-33(2194.016mil,2475.276mil) on Top Layer And Pad U4-34(2194.016mil,2525.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-34(2194.016mil,2525.276mil) on Top Layer And Pad U4-35(2194.016mil,2575.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-35(2194.016mil,2575.276mil) on Top Layer And Pad U4-36(2194.016mil,2625.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-36(2194.016mil,2625.276mil) on Top Layer And Pad U4-37(2194.016mil,2675.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-37(2194.016mil,2675.276mil) on Top Layer And Pad U4-38(2194.016mil,2725.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-4(1524.725mil,2575.276mil) on Top Layer And Pad U4-5(1524.724mil,2525.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-5(1524.724mil,2525.276mil) on Top Layer And Pad U4-6(1524.725mil,2475.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-6(1524.725mil,2475.276mil) on Top Layer And Pad U4-7(1524.724mil,2425.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-7(1524.724mil,2425.276mil) on Top Layer And Pad U4-8(1524.724mil,2375.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U4-8(1524.724mil,2375.276mil) on Top Layer And Pad U4-9(1524.725mil,2325.276mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad UP1-1(515mil,1159.213mil) on Multi-Layer And Pad UP1-2(515mil,1226.142mil) on Multi-Layer [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad UP1-2(515mil,1226.142mil) on Multi-Layer And Pad UP1-3(515mil,1293.071mil) on Multi-Layer [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad UP1-3(515mil,1293.071mil) on Multi-Layer And Pad UP1-4(515mil,1360mil) on Multi-Layer [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad UP1-4(515mil,1360mil) on Multi-Layer And Pad UP1-5(515mil,1426.929mil) on Multi-Layer [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
Rule Violations :48

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.764mil < 10mil) Between Arc (1182.945mil,2671.701mil) on Top Overlay And Pad C5-1(1242mil,2718.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.566mil < 10mil) Between Arc (145mil,145mil) on Top Overlay And Pad M2-S(145mil,145mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.566mil < 10mil) Between Arc (145mil,2925.866mil) on Top Overlay And Pad M3-S(145mil,2925.866mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.742mil < 10mil) Between Arc (2500mil,1485mil) on Top Overlay And Pad Y1-1(2500mil,1453.504mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.742mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.742mil < 10mil) Between Arc (2500mil,1485mil) on Top Overlay And Pad Y1-2(2500mil,1516.496mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.742mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.566mil < 10mil) Between Arc (4579.409mil,145mil) on Top Overlay And Pad M1-S(4579.409mil,145mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.566mil < 10mil) Between Arc (4579.409mil,2925.866mil) on Top Overlay And Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.701mil < 10mil) Between Area Fill (638.22mil,1163.133mil) (697.272mil,1186.755mil) on Top Overlay And Pad D2-2(715mil,1196.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.69mil < 10mil) Between Area Fill (732.716mil,1163.151mil) (791.769mil,1186.773mil) on Top Overlay And Pad D2-2(715mil,1196.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.69mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(4197.402mil,615mil) on Top Layer And Track (4191.004mil,580.551mil)(4222.008mil,580.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(4197.402mil,615mil) on Top Layer And Track (4191.004mil,649.449mil)(4222.008mil,649.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-1(4197.402mil,615mil) on Top Layer And Track (4222.008mil,580.551mil)(4222.008mil,649.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C10-2(4122.598mil,615mil) on Top Layer And Track (4097.992mil,580.551mil)(4097.992mil,649.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(4122.598mil,615mil) on Top Layer And Track (4097.992mil,580.551mil)(4128.996mil,580.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(4122.598mil,615mil) on Top Layer And Track (4097.992mil,649.449mil)(4128.996mil,649.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.323mil < 10mil) Between Pad C1-2(1050mil,1642.795mil) on Multi-Layer And Track (1030.315mil,1573.898mil)(1060.827mil,1604.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.02mil < 10mil) Between Pad C1-2(1050mil,1642.795mil) on Multi-Layer And Track (1061.811mil,1684.134mil)(1101.181mil,1723.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.02mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.411mil < 10mil) Between Pad C1-2(1050mil,1642.795mil) on Multi-Layer And Track (1085.433mil,1668.386mil)(1128.74mil,1711.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.411mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.497mil < 10mil) Between Pad C1-2(1050mil,1642.795mil) on Multi-Layer And Track (1089.37mil,1632.953mil)(1152.362mil,1695.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.939mil < 10mil) Between Pad C1-2(1050mil,1642.795mil) on Multi-Layer And Track (951.575mil,1573.898mil)(1008.661mil,1630.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.142mil < 10mil) Between Pad C1-2(1050mil,1642.795mil) on Multi-Layer And Track (990.945mil,1573.898mil)(1025.394mil,1608.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(772.402mil,2203.635mil) on Top Layer And Track (766.004mil,2169.186mil)(797.008mil,2169.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(772.402mil,2203.635mil) on Top Layer And Track (766.004mil,2238.084mil)(797.008mil,2238.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(772.402mil,2203.635mil) on Top Layer And Track (797.008mil,2169.186mil)(797.008mil,2238.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(697.598mil,2203.635mil) on Top Layer And Track (672.992mil,2169.186mil)(672.992mil,2238.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(697.598mil,2203.635mil) on Top Layer And Track (672.992mil,2169.186mil)(703.996mil,2169.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(697.598mil,2203.635mil) on Top Layer And Track (672.992mil,2238.084mil)(703.996mil,2238.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(697.598mil,2680mil) on Top Layer And Track (672.992mil,2645.551mil)(672.992mil,2714.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(697.598mil,2680mil) on Top Layer And Track (672.992mil,2645.551mil)(703.996mil,2645.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(697.598mil,2680mil) on Top Layer And Track (672.992mil,2714.449mil)(703.996mil,2714.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(772.402mil,2680mil) on Top Layer And Track (766.004mil,2645.551mil)(797.008mil,2645.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(772.402mil,2680mil) on Top Layer And Track (766.004mil,2714.449mil)(797.008mil,2714.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(772.402mil,2680mil) on Top Layer And Track (797.008mil,2645.551mil)(797.008mil,2714.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(1355mil,2797.402mil) on Top Layer And Track (1320.551mil,2791.004mil)(1320.551mil,2822.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(1355mil,2797.402mil) on Top Layer And Track (1320.551mil,2822.008mil)(1389.449mil,2822.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(1355mil,2797.402mil) on Top Layer And Track (1389.449mil,2791.004mil)(1389.449mil,2822.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(1355mil,2722.598mil) on Top Layer And Track (1320.551mil,2697.992mil)(1320.551mil,2728.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(1355mil,2722.598mil) on Top Layer And Track (1320.551mil,2697.992mil)(1389.449mil,2697.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(1355mil,2722.598mil) on Top Layer And Track (1389.449mil,2697.992mil)(1389.449mil,2728.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C5-1(1242mil,2718.945mil) on Top Layer And Track (1184.913mil,2705.165mil)(1184.913mil,2758.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C5-1(1242mil,2718.945mil) on Top Layer And Track (1299.087mil,2705.165mil)(1299.087mil,2758.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C5-2(1242mil,2837.055mil) on Top Layer And Track (1182.945mil,2850.835mil)(1184.913mil,2850.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad C5-2(1242mil,2837.055mil) on Top Layer And Track (1299.087mil,2850.835mil)(1301.055mil,2850.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(1960mil,205mil) on Top Layer And Track (1925.551mil,180.394mil)(1925.551mil,211.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-1(1960mil,205mil) on Top Layer And Track (1925.551mil,180.394mil)(1994.449mil,180.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(1960mil,205mil) on Top Layer And Track (1994.449mil,180.394mil)(1994.449mil,211.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(1960mil,279.803mil) on Top Layer And Track (1925.551mil,273.406mil)(1925.551mil,304.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-2(1960mil,279.803mil) on Top Layer And Track (1925.551mil,304.409mil)(1994.449mil,304.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(1960mil,279.803mil) on Top Layer And Track (1994.449mil,273.406mil)(1994.449mil,304.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.86mil < 10mil) Between Pad C9-2(1420mil,1470mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.701mil < 10mil) Between Pad CN1-1(565mil,2041.693mil) on Top Layer And Track (577mil,1897.276mil)(577.008mil,2019.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad CN1-10(545.315mil,1860.591mil) on Top Layer And Track (219mil,1840.906mil)(510mil,1840.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.692mil < 10mil) Between Pad CN1-10(545.315mil,1860.591mil) on Top Layer And Track (577mil,1897.276mil)(577.008mil,2019.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.055mil < 10mil) Between Pad CN1-11(544.551mil,2441.378mil) on Top Layer And Track (219mil,2419.646mil)(510mil,2419.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.394mil < 10mil) Between Pad CN1-12(167.362mil,1825.158mil) on Top Layer And Track (219mil,1840.906mil)(510mil,1840.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.327mil < 10mil) Between Pad CN1-12(167.362mil,1825.158mil) on Top Layer And Track (6.134mil,1840.905mil)(116mil,1840.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.394mil < 10mil) Between Pad CN1-13(167.362mil,2435.394mil) on Top Layer And Track (219mil,2419.646mil)(510mil,2419.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.118mil < 10mil) Between Pad CN1-13(167.362mil,2435.394mil) on Top Layer And Track (33.693mil,2419.646mil)(116mil,2419.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D1-1(710mil,702.52mil) on Top Layer And Track (650.945mil,643.465mil)(769.055mil,643.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.136mil < 10mil) Between Pad D1-2(710mil,860mil) on Top Layer And Track (650.945mil,895.433mil)(674.567mil,919.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D1-2(710mil,860mil) on Top Layer And Track (674.567mil,919.055mil)(745.433mil,919.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.136mil < 10mil) Between Pad D1-2(710mil,860mil) on Top Layer And Track (745.433mil,919.055mil)(769.055mil,895.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2-1(715mil,1023.386mil) on Top Layer And Track (655.945mil,1015.512mil)(675.63mil,1015.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2-1(715mil,1023.386mil) on Top Layer And Track (754.37mil,1015.512mil)(774.055mil,1015.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.692mil < 10mil) Between Pad D2-2(715mil,1196.614mil) on Top Layer And Track (655.945mil,1204.488mil)(675.63mil,1224.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.692mil < 10mil) Between Pad D2-2(715mil,1196.614mil) on Top Layer And Track (754.37mil,1224.173mil)(774.055mil,1204.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D3-1(975mil,815mil) on Multi-Layer And Track (959.134mil,780mil)(989.134mil,780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.955mil < 10mil) Between Pad D3-1(975mil,815mil) on Multi-Layer And Track (974.134mil,750mil)(989.134mil,780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.786mil < 10mil) Between Pad D3-2(975mil,715mil) on Multi-Layer And Track (959.134mil,750mil)(989.134mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.786mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D3-2(975mil,715mil) on Multi-Layer And Track (959.134mil,780mil)(974.134mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D3-2(975mil,715mil) on Multi-Layer And Track (974.134mil,750mil)(989.134mil,780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D4-1(975mil,245mil) on Multi-Layer And Track (959.134mil,210mil)(989.134mil,210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.955mil < 10mil) Between Pad D4-1(975mil,245mil) on Multi-Layer And Track (974.134mil,180mil)(989.134mil,210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.786mil < 10mil) Between Pad D4-2(975mil,145mil) on Multi-Layer And Track (959.134mil,180mil)(989.134mil,180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.786mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D4-2(975mil,145mil) on Multi-Layer And Track (959.134mil,210mil)(974.134mil,180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D4-2(975mil,145mil) on Multi-Layer And Track (974.134mil,180mil)(989.134mil,210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D5-1(4235.181mil,1919.504mil) on Top Layer And Track (4176.126mil,1860.449mil)(4294.236mil,1860.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.136mil < 10mil) Between Pad D5-2(4235.181mil,2076.984mil) on Top Layer And Track (4176.126mil,2112.417mil)(4199.748mil,2136.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D5-2(4235.181mil,2076.984mil) on Top Layer And Track (4199.748mil,2136.039mil)(4270.614mil,2136.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.136mil < 10mil) Between Pad D5-2(4235.181mil,2076.984mil) on Top Layer And Track (4270.614mil,2136.039mil)(4294.236mil,2112.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D6-1(4235.181mil,1489.504mil) on Top Layer And Track (4176.126mil,1430.449mil)(4294.236mil,1430.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.136mil < 10mil) Between Pad D6-2(4235.181mil,1646.984mil) on Top Layer And Track (4176.126mil,1682.417mil)(4199.748mil,1706.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad D6-2(4235.181mil,1646.984mil) on Top Layer And Track (4199.748mil,1706.039mil)(4270.614mil,1706.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.136mil < 10mil) Between Pad D6-2(4235.181mil,1646.984mil) on Top Layer And Track (4270.614mil,1706.039mil)(4294.236mil,1682.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.302mil < 10mil) Between Pad L1-1(1045mil,1070mil) on Multi-Layer And Track (1037.126mil,1122.756mil)(1037.126mil,1217.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.302mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.269mil < 10mil) Between Pad L1-1(1045mil,1070mil) on Multi-Layer And Track (1048.937mil,1122.756mil)(1048.937mil,1217.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.27mil < 10mil) Between Pad L1-2(1045mil,1270mil) on Multi-Layer And Track (1037.126mil,1122.756mil)(1037.126mil,1217.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.269mil < 10mil) Between Pad L1-2(1045mil,1270mil) on Multi-Layer And Track (1048.937mil,1122.756mil)(1048.937mil,1217.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Track (4434.409mil,145mil)(4469.409mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Track (4454.409mil,130mil)(4469.409mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Track (4454.409mil,160mil)(4469.409mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Track (4564.409mil,20mil)(4579.409mil,35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Track (4564.409mil,270mil)(4579.409mil,255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Track (4579.409mil,0mil)(4579.409mil,35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Track (4579.409mil,255mil)(4579.409mil,290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Track (4579.409mil,255mil)(4594.409mil,270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Track (4579.409mil,35mil)(4594.409mil,20mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.179mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Track (4686.414mil,145mil)(4724.409mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.179mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.741mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Track (4689.409mil,145mil)(4704.409mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.741mil < 10mil) Between Pad M1-S(4579.409mil,145mil) on Multi-Layer And Track (4689.409mil,145mil)(4704.409mil,160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Track (0mil,145mil)(35mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Track (130mil,20mil)(145mil,35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Track (130mil,270mil)(145mil,255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Track (145mil,0mil)(145mil,35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Track (145mil,255mil)(145mil,290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Track (145mil,255mil)(160mil,270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Track (145mil,35mil)(160mil,20mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Track (20mil,130mil)(35mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Track (20mil,160mil)(35mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.179mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Track (252.005mil,145mil)(290mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.179mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.741mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Track (255mil,145mil)(270mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.741mil < 10mil) Between Pad M2-S(145mil,145mil) on Multi-Layer And Track (255mil,145mil)(270mil,160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Track (0mil,2925.866mil)(35mil,2925.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Track (130mil,2800.866mil)(145mil,2815.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Track (130mil,3050.866mil)(145mil,3035.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Track (145mil,2780.866mil)(145mil,2815.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Track (145mil,2815.866mil)(160mil,2800.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Track (145mil,3035.866mil)(145mil,3070.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Track (145mil,3035.866mil)(160mil,3050.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Track (20mil,2910.866mil)(35mil,2925.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Track (20mil,2940.866mil)(35mil,2925.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.179mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Track (252.005mil,2925.866mil)(290mil,2925.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.179mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.741mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Track (255mil,2925.866mil)(270mil,2910.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.741mil < 10mil) Between Pad M3-S(145mil,2925.866mil) on Multi-Layer And Track (255mil,2925.866mil)(270mil,2940.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Track (4434.409mil,2925.866mil)(4469.409mil,2925.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Track (4454.409mil,2910.866mil)(4469.409mil,2925.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Track (4454.409mil,2940.866mil)(4469.409mil,2925.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Track (4564.409mil,2800.866mil)(4579.409mil,2815.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Track (4564.409mil,3050.866mil)(4579.409mil,3035.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Track (4579.409mil,2780.866mil)(4579.409mil,2815.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Track (4579.409mil,2815.866mil)(4594.409mil,2800.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Track (4579.409mil,3035.866mil)(4579.409mil,3070.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.561mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Track (4579.409mil,3035.866mil)(4594.409mil,3050.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.179mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Track (4686.414mil,2925.866mil)(4724.409mil,2925.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.179mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.741mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Track (4689.409mil,2925.866mil)(4704.409mil,2910.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.741mil < 10mil) Between Pad M4-S(4579.409mil,2925.866mil) on Multi-Layer And Track (4689.409mil,2925.866mil)(4704.409mil,2940.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad Q4-1(2577.402mil,2798.307mil) on Top Layer And Track (2520.315mil,2782.559mil)(2559.685mil,2782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad Q4-2(2502.599mil,2798.307mil) on Top Layer And Track (2520.315mil,2782.559mil)(2559.685mil,2782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad Q5-1(2912.402mil,2798.307mil) on Top Layer And Track (2855.315mil,2782.559mil)(2894.685mil,2782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad Q5-2(2837.599mil,2798.307mil) on Top Layer And Track (2855.315mil,2782.559mil)(2894.685mil,2782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(3102.598mil,1533.425mil) on Top Layer And Track (3077.992mil,1500.945mil)(3077.992mil,1565.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-1(3102.598mil,1533.425mil) on Top Layer And Track (3077.992mil,1500.945mil)(3108.996mil,1500.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-1(3102.598mil,1533.425mil) on Top Layer And Track (3077.992mil,1565.906mil)(3108.996mil,1565.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-2(3177.402mil,1533.425mil) on Top Layer And Track (3171.004mil,1500.945mil)(3202.008mil,1500.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-2(3177.402mil,1533.425mil) on Top Layer And Track (3171.004mil,1565.906mil)(3202.008mil,1565.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(3177.402mil,1533.425mil) on Top Layer And Track (3202.008mil,1500.945mil)(3202.008mil,1565.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(3647.598mil,2530mil) on Top Layer And Track (3622.992mil,2497.52mil)(3622.992mil,2562.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-1(3647.598mil,2530mil) on Top Layer And Track (3622.992mil,2497.52mil)(3653.996mil,2497.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-1(3647.598mil,2530mil) on Top Layer And Track (3622.992mil,2562.48mil)(3653.996mil,2562.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-1(772.402mil,2575mil) on Top Layer And Track (766.004mil,2542.52mil)(797.008mil,2542.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-1(772.402mil,2575mil) on Top Layer And Track (766.004mil,2607.48mil)(797.008mil,2607.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(772.402mil,2575mil) on Top Layer And Track (797.008mil,2542.52mil)(797.008mil,2607.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(697.598mil,2575mil) on Top Layer And Track (672.992mil,2542.52mil)(672.992mil,2607.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-2(697.598mil,2575mil) on Top Layer And Track (672.992mil,2542.52mil)(703.996mil,2542.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-2(697.598mil,2575mil) on Top Layer And Track (672.992mil,2607.48mil)(703.996mil,2607.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-2(3722.402mil,2530mil) on Top Layer And Track (3716.004mil,2497.52mil)(3747.008mil,2497.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-2(3722.402mil,2530mil) on Top Layer And Track (3716.004mil,2562.48mil)(3747.008mil,2562.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(3722.402mil,2530mil) on Top Layer And Track (3747.008mil,2497.52mil)(3747.008mil,2562.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(3620mil,1107.598mil) on Top Layer And Track (3587.52mil,1082.992mil)(3652.48mil,1082.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-1(3620mil,1107.598mil) on Top Layer And Track (3587.52mil,1113.996mil)(3587.52mil,1082.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-1(3620mil,1107.598mil) on Top Layer And Track (3652.48mil,1082.992mil)(3652.48mil,1113.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-2(3620mil,1182.402mil) on Top Layer And Track (3587.52mil,1176.004mil)(3587.52mil,1207.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(3620mil,1182.402mil) on Top Layer And Track (3587.52mil,1207.008mil)(3652.48mil,1207.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-2(3620mil,1182.402mil) on Top Layer And Track (3652.48mil,1207.008mil)(3652.48mil,1176.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(4152.598mil,1090mil) on Top Layer And Track (4127.992mil,1057.52mil)(4127.992mil,1122.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-1(4152.598mil,1090mil) on Top Layer And Track (4127.992mil,1057.52mil)(4158.996mil,1057.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-1(4152.598mil,1090mil) on Top Layer And Track (4127.992mil,1122.48mil)(4158.996mil,1122.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(4227.401mil,1090mil) on Top Layer And Track (4221.004mil,1057.52mil)(4252.008mil,1057.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(4227.401mil,1090mil) on Top Layer And Track (4221.004mil,1122.48mil)(4252.008mil,1122.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(4227.401mil,1090mil) on Top Layer And Track (4252.008mil,1057.52mil)(4252.008mil,1122.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(2672.598mil,2715mil) on Top Layer And Track (2647.992mil,2682.52mil)(2678.996mil,2682.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R14-1(2672.598mil,2715mil) on Top Layer And Track (2647.992mil,2747.48mil)(2647.992mil,2682.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(2672.598mil,2715mil) on Top Layer And Track (2647.992mil,2747.48mil)(2678.996mil,2747.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-2(2747.401mil,2715mil) on Top Layer And Track (2741.004mil,2682.519mil)(2772.008mil,2682.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-2(2747.401mil,2715mil) on Top Layer And Track (2741.004mil,2747.48mil)(2772.008mil,2747.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R14-2(2747.401mil,2715mil) on Top Layer And Track (2772.008mil,2682.52mil)(2772.008mil,2747.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-1(2747.401mil,2810mil) on Top Layer And Track (2741.004mil,2777.52mil)(2772.008mil,2777.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-1(2747.401mil,2810mil) on Top Layer And Track (2741.004mil,2842.48mil)(2772.008mil,2842.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2747.401mil,2810mil) on Top Layer And Track (2772.008mil,2777.52mil)(2772.008mil,2842.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R15-2(2672.598mil,2810mil) on Top Layer And Track (2647.992mil,2777.52mil)(2647.992mil,2842.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-2(2672.598mil,2810mil) on Top Layer And Track (2647.992mil,2777.52mil)(2678.996mil,2777.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-2(2672.598mil,2810mil) on Top Layer And Track (2647.992mil,2842.48mil)(2678.996mil,2842.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-1(1165mil,289.803mil) on Top Layer And Track (1132.52mil,283.406mil)(1132.52mil,314.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(1165mil,289.803mil) on Top Layer And Track (1132.52mil,314.409mil)(1197.48mil,314.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-1(1165mil,289.803mil) on Top Layer And Track (1197.48mil,314.409mil)(1197.48mil,283.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-2(1165mil,215mil) on Top Layer And Track (1132.52mil,190.394mil)(1132.52mil,221.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(1165mil,215mil) on Top Layer And Track (1132.52mil,190.394mil)(1197.48mil,190.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-2(1165mil,215mil) on Top Layer And Track (1197.48mil,190.394mil)(1197.48mil,221.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-1(2025mil,1517.402mil) on Top Layer And Track (1992.52mil,1511.004mil)(1992.52mil,1542.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(2025mil,1517.402mil) on Top Layer And Track (1992.52mil,1542.008mil)(2057.48mil,1542.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-1(2025mil,1517.402mil) on Top Layer And Track (2057.48mil,1542.008mil)(2057.48mil,1511.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(2025mil,1442.598mil) on Top Layer And Track (1992.52mil,1417.992mil)(2057.48mil,1417.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-2(2025mil,1442.598mil) on Top Layer And Track (1992.52mil,1448.996mil)(1992.52mil,1417.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-2(2025mil,1442.598mil) on Top Layer And Track (2057.48mil,1417.992mil)(2057.48mil,1448.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-1(3517.402mil,2725mil) on Top Layer And Track (3511.004mil,2692.52mil)(3542.008mil,2692.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-1(3517.402mil,2725mil) on Top Layer And Track (3511.004mil,2757.48mil)(3542.008mil,2757.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(3517.402mil,2725mil) on Top Layer And Track (3542.008mil,2692.52mil)(3542.008mil,2757.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(3442.599mil,2725mil) on Top Layer And Track (3417.992mil,2692.52mil)(3417.992mil,2757.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-2(3442.599mil,2725mil) on Top Layer And Track (3417.992mil,2692.52mil)(3448.996mil,2692.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-2(3442.599mil,2725mil) on Top Layer And Track (3417.992mil,2757.48mil)(3448.996mil,2757.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(3222.598mil,2725mil) on Top Layer And Track (3197.992mil,2692.52mil)(3197.992mil,2757.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-1(3222.598mil,2725mil) on Top Layer And Track (3197.992mil,2692.52mil)(3228.996mil,2692.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-1(3222.598mil,2725mil) on Top Layer And Track (3197.992mil,2757.48mil)(3228.996mil,2757.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-2(3297.402mil,2725mil) on Top Layer And Track (3291.004mil,2692.52mil)(3322.008mil,2692.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-2(3297.402mil,2725mil) on Top Layer And Track (3291.004mil,2757.48mil)(3322.008mil,2757.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(3297.402mil,2725mil) on Top Layer And Track (3322.008mil,2692.52mil)(3322.008mil,2757.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-1(3440mil,340mil) on Top Layer And Track (3433.602mil,307.52mil)(3464.606mil,307.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-1(3440mil,340mil) on Top Layer And Track (3433.602mil,372.48mil)(3464.606mil,372.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(3440mil,340mil) on Top Layer And Track (3464.606mil,307.52mil)(3464.606mil,372.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-2(3365.197mil,340mil) on Top Layer And Track (3340.591mil,372.48mil)(3371.595mil,372.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R20-2(3365.197mil,340mil) on Top Layer And Track (3340.59mil,307.52mil)(3340.591mil,372.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-2(3365.197mil,340mil) on Top Layer And Track (3340.59mil,307.52mil)(3371.594mil,307.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(697.598mil,2045mil) on Top Layer And Track (672.992mil,2012.52mil)(672.992mil,2077.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-1(697.598mil,2045mil) on Top Layer And Track (672.992mil,2012.52mil)(703.996mil,2012.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-1(697.598mil,2045mil) on Top Layer And Track (672.992mil,2077.48mil)(703.996mil,2077.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-1(3732.402mil,350mil) on Top Layer And Track (3726.004mil,317.52mil)(3757.008mil,317.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-1(3732.402mil,350mil) on Top Layer And Track (3726.004mil,382.48mil)(3757.008mil,382.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(3732.402mil,350mil) on Top Layer And Track (3757.008mil,317.52mil)(3757.008mil,382.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(3657.599mil,350mil) on Top Layer And Track (3632.992mil,317.52mil)(3632.992mil,382.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-2(3657.599mil,350mil) on Top Layer And Track (3632.992mil,317.52mil)(3663.996mil,317.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-2(3657.599mil,350mil) on Top Layer And Track (3632.992mil,382.48mil)(3663.996mil,382.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-2(772.402mil,2045mil) on Top Layer And Track (766.004mil,2012.52mil)(797.008mil,2012.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-2(772.402mil,2045mil) on Top Layer And Track (766.004mil,2077.48mil)(797.008mil,2077.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(772.402mil,2045mil) on Top Layer And Track (797.008mil,2012.52mil)(797.008mil,2077.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-1(3279.921mil,2130mil) on Top Layer And Track (3252.362mil,2059.134mil)(3252.362mil,2200.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-1(3279.921mil,2130mil) on Top Layer And Track (3252.362mil,2059.134mil)(3326.181mil,2059.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-1(3279.921mil,2130mil) on Top Layer And Track (3252.362mil,2200.866mil)(3326.181mil,2200.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-2(3520.079mil,2130mil) on Top Layer And Track (3473.819mil,2059.134mil)(3547.638mil,2059.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-2(3520.079mil,2130mil) on Top Layer And Track (3473.819mil,2200.866mil)(3547.638mil,2200.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-2(3520.079mil,2130mil) on Top Layer And Track (3547.638mil,2059.134mil)(3547.638mil,2200.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R23-1(3285mil,1715mil) on Top Layer And Track (3257.441mil,1644.134mil)(3257.441mil,1785.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R23-1(3285mil,1715mil) on Top Layer And Track (3257.441mil,1644.134mil)(3331.26mil,1644.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R23-1(3285mil,1715mil) on Top Layer And Track (3257.441mil,1785.866mil)(3331.26mil,1785.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R23-2(3525.158mil,1715mil) on Top Layer And Track (3478.898mil,1644.134mil)(3552.717mil,1644.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R23-2(3525.158mil,1715mil) on Top Layer And Track (3478.898mil,1785.866mil)(3552.717mil,1785.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R23-2(3525.158mil,1715mil) on Top Layer And Track (3552.717mil,1644.134mil)(3552.717mil,1785.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R24-1(1875mil,279.803mil) on Top Layer And Track (1842.52mil,273.406mil)(1842.52mil,304.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1875mil,279.803mil) on Top Layer And Track (1842.52mil,304.409mil)(1907.48mil,304.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R24-1(1875mil,279.803mil) on Top Layer And Track (1907.48mil,304.409mil)(1907.48mil,273.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(1875mil,205mil) on Top Layer And Track (1842.52mil,180.394mil)(1907.48mil,180.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R24-2(1875mil,205mil) on Top Layer And Track (1842.52mil,211.398mil)(1842.52mil,180.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R24-2(1875mil,205mil) on Top Layer And Track (1907.48mil,180.394mil)(1907.48mil,211.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R25-1(2025mil,1585mil) on Top Layer And Track (1992.52mil,1560.394mil)(1992.52mil,1591.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(2025mil,1585mil) on Top Layer And Track (1992.52mil,1560.394mil)(2057.48mil,1560.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R25-1(2025mil,1585mil) on Top Layer And Track (2057.48mil,1591.398mil)(2057.48mil,1560.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R25-2(2025mil,1659.803mil) on Top Layer And Track (1992.52mil,1653.406mil)(1992.52mil,1684.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(2025mil,1659.803mil) on Top Layer And Track (1992.52mil,1684.409mil)(2057.48mil,1684.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R25-2(2025mil,1659.803mil) on Top Layer And Track (2057.48mil,1684.409mil)(2057.48mil,1653.406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-1(1077.402mil,2745mil) on Top Layer And Track (1071.004mil,2712.52mil)(1102.008mil,2712.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-1(1077.402mil,2745mil) on Top Layer And Track (1071.004mil,2777.48mil)(1102.008mil,2777.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R26-1(1077.402mil,2745mil) on Top Layer And Track (1102.008mil,2777.48mil)(1102.008mil,2712.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-2(1002.598mil,2745mil) on Top Layer And Track (977.992mil,2712.52mil)(1008.996mil,2712.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(1002.598mil,2745mil) on Top Layer And Track (977.992mil,2712.52mil)(977.992mil,2777.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-2(1002.598mil,2745mil) on Top Layer And Track (977.992mil,2777.48mil)(1008.996mil,2777.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R27-1(4130mil,697.598mil) on Top Layer And Track (4097.52mil,672.992mil)(4097.52mil,703.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(4130mil,697.598mil) on Top Layer And Track (4097.52mil,672.992mil)(4162.48mil,672.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R27-1(4130mil,697.598mil) on Top Layer And Track (4162.48mil,672.992mil)(4162.48mil,703.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R27-2(4130mil,772.402mil) on Top Layer And Track (4097.52mil,766.004mil)(4097.52mil,797.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(4130mil,772.402mil) on Top Layer And Track (4097.52mil,797.008mil)(4162.48mil,797.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R27-2(4130mil,772.402mil) on Top Layer And Track (4162.48mil,766.004mil)(4162.48mil,797.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(4122.598mil,845mil) on Top Layer And Track (4097.992mil,812.52mil)(4097.992mil,877.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R28-1(4122.598mil,845mil) on Top Layer And Track (4097.992mil,812.52mil)(4128.996mil,812.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R28-1(4122.598mil,845mil) on Top Layer And Track (4097.992mil,877.48mil)(4128.996mil,877.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R28-2(4197.402mil,845mil) on Top Layer And Track (4191.004mil,812.52mil)(4222.008mil,812.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R28-2(4197.402mil,845mil) on Top Layer And Track (4191.004mil,877.48mil)(4222.008mil,877.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(4197.402mil,845mil) on Top Layer And Track (4222.008mil,812.52mil)(4222.008mil,877.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R29-1(3687.402mil,695mil) on Top Layer And Track (3681.004mil,662.52mil)(3712.008mil,662.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R29-1(3687.402mil,695mil) on Top Layer And Track (3681.004mil,727.48mil)(3712.008mil,727.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(3687.402mil,695mil) on Top Layer And Track (3712.008mil,662.52mil)(3712.008mil,727.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(3612.598mil,695mil) on Top Layer And Track (3587.992mil,662.52mil)(3587.992mil,727.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R29-2(3612.598mil,695mil) on Top Layer And Track (3587.992mil,662.52mil)(3618.996mil,662.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R29-2(3612.598mil,695mil) on Top Layer And Track (3587.992mil,727.48mil)(3618.996mil,727.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(3462.598mil,695mil) on Top Layer And Track (3437.992mil,662.52mil)(3437.992mil,727.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R30-1(3462.598mil,695mil) on Top Layer And Track (3437.992mil,662.52mil)(3468.996mil,662.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R30-1(3462.598mil,695mil) on Top Layer And Track (3437.992mil,727.48mil)(3468.996mil,727.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R30-2(3537.402mil,695mil) on Top Layer And Track (3531.004mil,662.52mil)(3562.008mil,662.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R30-2(3537.402mil,695mil) on Top Layer And Track (3531.004mil,727.48mil)(3562.008mil,727.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(3537.402mil,695mil) on Top Layer And Track (3562.008mil,662.52mil)(3562.008mil,727.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(697.598mil,2123.333mil) on Top Layer And Track (672.992mil,2090.853mil)(672.992mil,2155.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-1(697.598mil,2123.333mil) on Top Layer And Track (672.992mil,2090.853mil)(703.996mil,2090.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-1(697.598mil,2123.333mil) on Top Layer And Track (672.992mil,2155.814mil)(703.996mil,2155.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-1(697.598mil,2455mil) on Top Layer And Track (672.992mil,2422.52mil)(672.992mil,2487.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R31-1(697.598mil,2455mil) on Top Layer And Track (672.992mil,2422.52mil)(703.996mil,2422.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R31-1(697.598mil,2455mil) on Top Layer And Track (672.992mil,2487.48mil)(703.996mil,2487.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R31-2(772.402mil,2455mil) on Top Layer And Track (766.004mil,2422.52mil)(797.008mil,2422.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R31-2(772.402mil,2455mil) on Top Layer And Track (766.004mil,2487.48mil)(797.008mil,2487.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(772.402mil,2455mil) on Top Layer And Track (797.008mil,2422.52mil)(797.008mil,2487.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-2(772.402mil,2123.333mil) on Top Layer And Track (766.004mil,2090.853mil)(797.008mil,2090.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-2(772.402mil,2123.333mil) on Top Layer And Track (766.004mil,2155.814mil)(797.008mil,2155.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(772.402mil,2123.333mil) on Top Layer And Track (797.008mil,2090.853mil)(797.008mil,2155.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R32-1(2655mil,1922.402mil) on Top Layer And Track (2622.52mil,1916.004mil)(2622.52mil,1947.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(2655mil,1922.402mil) on Top Layer And Track (2622.52mil,1947.008mil)(2687.48mil,1947.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R32-1(2655mil,1922.402mil) on Top Layer And Track (2687.48mil,1947.008mil)(2687.48mil,1916.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(2655mil,1847.598mil) on Top Layer And Track (2622.52mil,1822.992mil)(2687.48mil,1822.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R32-2(2655mil,1847.598mil) on Top Layer And Track (2622.52mil,1853.996mil)(2622.52mil,1822.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R32-2(2655mil,1847.598mil) on Top Layer And Track (2687.48mil,1822.992mil)(2687.48mil,1853.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(3102.598mil,2400mil) on Top Layer And Track (3077.992mil,2367.52mil)(3077.992mil,2432.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R4-1(3102.598mil,2400mil) on Top Layer And Track (3077.992mil,2367.52mil)(3108.996mil,2367.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R4-1(3102.598mil,2400mil) on Top Layer And Track (3077.992mil,2432.48mil)(3108.996mil,2432.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R4-2(3177.402mil,2400mil) on Top Layer And Track (3171.004mil,2367.52mil)(3202.008mil,2367.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R4-2(3177.402mil,2400mil) on Top Layer And Track (3171.004mil,2432.48mil)(3202.008mil,2432.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(3177.402mil,2400mil) on Top Layer And Track (3202.008mil,2367.52mil)(3202.008mil,2432.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(697.598mil,2280mil) on Top Layer And Track (672.992mil,2247.52mil)(672.992mil,2312.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R5-1(697.598mil,2280mil) on Top Layer And Track (672.992mil,2247.52mil)(703.996mil,2247.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R5-1(697.598mil,2280mil) on Top Layer And Track (672.992mil,2312.48mil)(703.996mil,2312.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R5-2(772.402mil,2280mil) on Top Layer And Track (766.004mil,2247.52mil)(797.008mil,2247.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R5-2(772.402mil,2280mil) on Top Layer And Track (766.004mil,2312.48mil)(797.008mil,2312.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(772.402mil,2280mil) on Top Layer And Track (797.008mil,2247.52mil)(797.008mil,2312.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-1(1137.598mil,850mil) on Top Layer And Track (1112.992mil,817.52mil)(1143.996mil,817.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(1137.598mil,850mil) on Top Layer And Track (1112.992mil,882.48mil)(1112.992mil,817.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-1(1137.598mil,850mil) on Top Layer And Track (1112.992mil,882.48mil)(1143.996mil,882.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-2(1212.402mil,850mil) on Top Layer And Track (1206.004mil,817.52mil)(1237.008mil,817.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-2(1212.402mil,850mil) on Top Layer And Track (1206.004mil,882.48mil)(1237.008mil,882.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(1212.402mil,850mil) on Top Layer And Track (1237.008mil,817.52mil)(1237.008mil,882.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(3647.598mil,2090mil) on Top Layer And Track (3622.992mil,2057.52mil)(3622.992mil,2122.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-1(3647.598mil,2090mil) on Top Layer And Track (3622.992mil,2057.52mil)(3653.996mil,2057.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-1(3647.598mil,2090mil) on Top Layer And Track (3622.992mil,2122.48mil)(3653.996mil,2122.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-2(3722.402mil,2090mil) on Top Layer And Track (3716.004mil,2057.52mil)(3747.008mil,2057.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-2(3722.402mil,2090mil) on Top Layer And Track (3716.004mil,2122.48mil)(3747.008mil,2122.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(3722.402mil,2090mil) on Top Layer And Track (3747.008mil,2057.52mil)(3747.008mil,2122.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(3102.599mil,1966.713mil) on Top Layer And Track (3077.992mil,1934.232mil)(3077.992mil,1999.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-1(3102.599mil,1966.713mil) on Top Layer And Track (3077.992mil,1934.232mil)(3108.996mil,1934.232mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-1(3102.599mil,1966.713mil) on Top Layer And Track (3077.992mil,1999.193mil)(3108.996mil,1999.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-2(3177.402mil,1966.713mil) on Top Layer And Track (3171.004mil,1934.232mil)(3202.008mil,1934.232mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-2(3177.402mil,1966.713mil) on Top Layer And Track (3171.004mil,1999.193mil)(3202.008mil,1999.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(3177.402mil,1966.713mil) on Top Layer And Track (3202.008mil,1934.232mil)(3202.008mil,1999.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(3647.599mil,1665mil) on Top Layer And Track (3622.992mil,1632.52mil)(3622.992mil,1697.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-1(3647.599mil,1665mil) on Top Layer And Track (3622.992mil,1632.52mil)(3653.996mil,1632.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-1(3647.599mil,1665mil) on Top Layer And Track (3622.992mil,1697.48mil)(3653.996mil,1697.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-2(3722.402mil,1665mil) on Top Layer And Track (3716.004mil,1632.52mil)(3747.008mil,1632.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-2(3722.402mil,1665mil) on Top Layer And Track (3716.004mil,1697.48mil)(3747.008mil,1697.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(3722.402mil,1665mil) on Top Layer And Track (3747.008mil,1632.52mil)(3747.008mil,1697.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.934mil < 10mil) Between Pad S4-1(2067.047mil,287.165mil) on Multi-Layer And Track (2076.89mil,208.472mil)(2185.11mil,316.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.934mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.52mil < 10mil) Between Pad S4-1(2322.953mil,287.165mil) on Multi-Layer And Track (2206.89mil,316.693mil)(2313.11mil,210.473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.208mil < 10mil) Between Pad S4-2(2067.047mil,110mil) on Multi-Layer And Track (2076.89mil,167.693mil)(2164.11mil,80.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad S4-2(2322.953mil,110mil) on Multi-Layer And Track (2226.89mil,80.472mil)(2313.11mil,166.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad U4-1(1524.725mil,2725.276mil) on Top Layer And Track (1505.039mil,2752.126mil)(1505.039mil,3017.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.339mil < 10mil) Between Pad U4-14(1524.725mil,2075.276mil) on Top Layer And Track (1505.039mil,2016.22mil)(1505.039mil,2048.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.811mil < 10mil) Between Pad U4-15(1634.567mil,2035.906mil) on Top Layer And Track (1505.039mil,2016.22mil)(1608.039mil,2016.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.417mil < 10mil) Between Pad U4-24(2084.567mil,2035.906mil) on Top Layer And Track (2111.701mil,2016.22mil)(2213.701mil,2016.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.339mil < 10mil) Between Pad U4-25(2194.016mil,2075.276mil) on Top Layer And Track (2213.701mil,2016.22mil)(2213.701mil,2048.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad U4-38(2194.016mil,2725.276mil) on Top Layer And Track (2213.701mil,2752.126mil)(2213.701mil,3017.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U6-4(1613.11mil,1155mil) on Top Layer And Track (1569.803mil,1021.142mil)(1569.803mil,1080.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U6-4(1613.11mil,1155mil) on Top Layer And Track (1569.803mil,1229.803mil)(1569.803mil,1288.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad U7-1(2372.284mil,1470mil) on Top Layer And Track (2327.992mil,1446.575mil)(2327.992mil,1643.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad U7-2(2372.284mil,1520mil) on Top Layer And Track (2327.992mil,1446.575mil)(2327.992mil,1643.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad U7-3(2372.284mil,1570mil) on Top Layer And Track (2327.992mil,1446.575mil)(2327.992mil,1643.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad U7-4(2372.283mil,1620mil) on Top Layer And Track (2327.992mil,1446.575mil)(2327.992mil,1643.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.222mil < 10mil) Between Pad U7-5(2157.717mil,1620mil) on Top Layer And Track (2202.008mil,1446.575mil)(2202.008mil,1643.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.222mil < 10mil) Between Pad U7-6(2157.717mil,1570mil) on Top Layer And Track (2202.008mil,1446.575mil)(2202.008mil,1643.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.222mil < 10mil) Between Pad U7-7(2157.717mil,1520mil) on Top Layer And Track (2202.008mil,1446.575mil)(2202.008mil,1643.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.222mil < 10mil) Between Pad U7-8(2157.717mil,1470mil) on Top Layer And Track (2202.008mil,1446.575mil)(2202.008mil,1643.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.222mil < 10mil) Between Pad U8-1(3782.716mil,795mil) on Top Layer And Track (3827.008mil,621.575mil)(3827.008mil,818.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.222mil < 10mil) Between Pad U8-2(3782.716mil,745mil) on Top Layer And Track (3827.008mil,621.575mil)(3827.008mil,818.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.222mil < 10mil) Between Pad U8-3(3782.716mil,695mil) on Top Layer And Track (3827.008mil,621.575mil)(3827.008mil,818.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.222mil < 10mil) Between Pad U8-4(3782.716mil,645mil) on Top Layer And Track (3827.008mil,621.575mil)(3827.008mil,818.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad U8-5(3997.283mil,645mil) on Top Layer And Track (3952.992mil,621.575mil)(3952.992mil,818.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad U8-6(3997.283mil,695mil) on Top Layer And Track (3952.992mil,621.575mil)(3952.992mil,818.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad U8-7(3997.283mil,745mil) on Top Layer And Track (3952.992mil,621.575mil)(3952.992mil,818.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad U8-8(3997.283mil,795mil) on Top Layer And Track (3952.992mil,621.575mil)(3952.992mil,818.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
Rule Violations :360

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.143mil < 10mil) Between Arc (1050mil,1577.677mil) on Top Overlay And Text "L1" (846mil,1409mil) on Top Overlay Silk Text to Silk Clearance [6.143mil]
   Violation between Silk To Silk Clearance Constraint: (6.997mil < 10mil) Between Text "1" (4464.764mil,1025.866mil) on Top Overlay And Track (4402.362mil,930.275mil)(4402.362mil,1339.725mil) on Top Overlay Silk Text to Silk Clearance [6.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.997mil < 10mil) Between Text "1" (4464.764mil,1474.292mil) on Top Overlay And Track (4402.362mil,1378.701mil)(4402.362mil,1788.15mil) on Top Overlay Silk Text to Silk Clearance [6.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.997mil < 10mil) Between Text "1" (4464.764mil,1899.291mil) on Top Overlay And Track (4402.362mil,1803.701mil)(4402.362mil,2213.15mil) on Top Overlay Silk Text to Silk Clearance [6.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.997mil < 10mil) Between Text "1" (4464.764mil,2329.291mil) on Top Overlay And Track (4402.362mil,2233.701mil)(4402.362mil,2643.15mil) on Top Overlay Silk Text to Silk Clearance [6.997mil]
   Violation between Silk To Silk Clearance Constraint: (9.73mil < 10mil) Between Text "2" (4464.764mil,1215.866mil) on Top Overlay And Track (4402.362mil,930.275mil)(4402.362mil,1339.725mil) on Top Overlay Silk Text to Silk Clearance [9.73mil]
   Violation between Silk To Silk Clearance Constraint: (9.73mil < 10mil) Between Text "2" (4464.764mil,1664.292mil) on Top Overlay And Track (4402.362mil,1378.701mil)(4402.362mil,1788.15mil) on Top Overlay Silk Text to Silk Clearance [9.73mil]
   Violation between Silk To Silk Clearance Constraint: (9.73mil < 10mil) Between Text "2" (4464.764mil,2089.291mil) on Top Overlay And Track (4402.362mil,1803.701mil)(4402.362mil,2213.15mil) on Top Overlay Silk Text to Silk Clearance [9.73mil]
   Violation between Silk To Silk Clearance Constraint: (9.73mil < 10mil) Between Text "2" (4464.764mil,2519.291mil) on Top Overlay And Track (4402.362mil,2233.701mil)(4402.362mil,2643.15mil) on Top Overlay Silk Text to Silk Clearance [9.73mil]
Rule Violations :9

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 466
Waived Violations : 0
Time Elapsed        : 00:00:02