#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x22b3790 .scope module, "dff" "dff" 2 37;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
P_0x22ab5d0 .param/l "W" 0 2 37, +C4<00000000000000000000000000000001>;
o0x7f968d7c3018 .functor BUFZ 1, C4<z>; HiZ drive
v0x22ab2d0_0 .net "d", 0 0, o0x7f968d7c3018;  0 drivers
o0x7f968d7c3048 .functor BUFZ 1, C4<z>; HiZ drive
v0x22e7a70_0 .net "enable", 0 0, o0x7f968d7c3048;  0 drivers
v0x22e7b30_0 .var "q", 0 0;
o0x7f968d7c30a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x22e7c20_0 .net "trigger", 0 0, o0x7f968d7c30a8;  0 drivers
E_0x22abb30 .event posedge, v0x22e7c20_0;
S_0x22b0b50 .scope module, "lab0_wrapper" "lab0_wrapper" 2 95;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "sw"
    .port_info 2 /INPUT 4 "btn"
    .port_info 3 /OUTPUT 4 "led"
L_0x7f968d77a018 .functor BUFT 1, C4<00100101>, C4<0>, C4<0>, C4<0>;
v0x22eb8f0_0 .net "FixedParallelIn", 7 0, L_0x7f968d77a018;  1 drivers
v0x22eb9d0_0 .net *"_s15", 0 0, L_0x22ed790;  1 drivers
v0x22eba90_0 .net *"_s19", 0 0, L_0x22ed870;  1 drivers
v0x22ebb80_0 .net *"_s23", 0 0, L_0x22ed9a0;  1 drivers
v0x22ebc60_0 .net *"_s28", 0 0, L_0x22edbd0;  1 drivers
v0x22ebd40_0 .net *"_s32", 0 0, L_0x22edd20;  1 drivers
v0x22ebe20_0 .net *"_s36", 0 0, L_0x22eddc0;  1 drivers
v0x22ebf00_0 .net *"_s40", 0 0, L_0x22edf70;  1 drivers
v0x22ebfe0_0 .net *"_s45", 0 0, L_0x22ee180;  1 drivers
o0x7f968d7c3eb8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x22ec150_0 .net "btn", 3 0, o0x7f968d7c3eb8;  0 drivers
o0x7f968d7c3198 .functor BUFZ 1, C4<z>; HiZ drive
v0x22ec230_0 .net "clk", 0 0, o0x7f968d7c3198;  0 drivers
v0x22ec2d0_0 .net "cout0", 0 0, v0x22e8eb0_0;  1 drivers
v0x22ec370_0 .net "cout1", 0 0, v0x22e99f0_0;  1 drivers
v0x22ec410_0 .net "cout2", 0 0, v0x22ea4f0_0;  1 drivers
v0x22ec4b0_0 .net "led", 3 0, L_0x22ed180;  1 drivers
v0x22ec580_0 .net "neg0", 0 0, v0x22e9040_0;  1 drivers
v0x22ec670_0 .net "neg1", 0 0, v0x22e9b80_0;  1 drivers
v0x22ec820_0 .net "neg2", 0 0, v0x22ea660_0;  1 drivers
v0x22ec8c0_0 .net "parallelDataOut", 7 0, L_0x22ed680;  1 drivers
v0x22ec960_0 .net "pos0", 0 0, v0x22e9200_0;  1 drivers
v0x22eca00_0 .net "pos1", 0 0, v0x22e9d30_0;  1 drivers
v0x22ecad0_0 .net "pos2", 0 0, v0x22ea830_0;  1 drivers
v0x22ecbc0_0 .net "res0", 3 0, L_0x22eda40;  1 drivers
v0x22ecc60_0 .net "res1", 3 0, L_0x22ee010;  1 drivers
v0x22ecd30_0 .net "res_sel", 0 0, v0x22eb650_0;  1 drivers
v0x22ece20_0 .net "serialDataOut", 0 0, L_0x22ed590;  1 drivers
o0x7f968d7c3ee8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x22ecec0_0 .net "sw", 3 0, o0x7f968d7c3ee8;  0 drivers
L_0x22ecf90 .part o0x7f968d7c3eb8, 3, 1;
L_0x22ed060 .part o0x7f968d7c3eb8, 2, 1;
L_0x22ed360 .part o0x7f968d7c3eb8, 0, 1;
L_0x22ed400 .part o0x7f968d7c3ee8, 0, 1;
L_0x22ed4a0 .part o0x7f968d7c3ee8, 1, 1;
L_0x22ed790 .part L_0x22ed680, 0, 1;
L_0x22ed870 .part L_0x22ed680, 1, 1;
L_0x22ed9a0 .part L_0x22ed680, 2, 1;
L_0x22eda40 .concat8 [ 1 1 1 1], L_0x22ed790, L_0x22ed870, L_0x22ed9a0, L_0x22edbd0;
L_0x22edbd0 .part L_0x22ed680, 3, 1;
L_0x22edd20 .part L_0x22ed680, 4, 1;
L_0x22eddc0 .part L_0x22ed680, 5, 1;
L_0x22edf70 .part L_0x22ed680, 6, 1;
L_0x22ee010 .concat8 [ 1 1 1 1], L_0x22edd20, L_0x22eddc0, L_0x22edf70, L_0x22ee180;
L_0x22ee180 .part L_0x22ed680, 7, 1;
S_0x22e7d90 .scope module, "dut" "shiftregister" 2 122, 3 9 0, S_0x22b0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x22e7f80 .param/l "width" 0 3 10, +C4<00000000000000000000000000001000>;
L_0x22ed680 .functor BUFZ 8, v0x22e8790_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x22e8190_0 .net "clk", 0 0, o0x7f968d7c3198;  alias, 0 drivers
v0x22e8270_0 .net "parallelDataIn", 7 0, L_0x7f968d77a018;  alias, 1 drivers
v0x22e8350_0 .net "parallelDataOut", 7 0, L_0x22ed680;  alias, 1 drivers
v0x22e8440_0 .net "parallelLoad", 0 0, v0x22e9040_0;  alias, 1 drivers
v0x22e8500_0 .net "peripheralClkEdge", 0 0, v0x22ea830_0;  alias, 1 drivers
v0x22e8610_0 .net "serialDataIn", 0 0, v0x22e99f0_0;  alias, 1 drivers
v0x22e86d0_0 .net "serialDataOut", 0 0, L_0x22ed590;  alias, 1 drivers
v0x22e8790_0 .var "shiftregistermem", 7 0;
E_0x22e8110 .event posedge, v0x22e8500_0;
L_0x22ed590 .part v0x22e8790_0, 7, 1;
S_0x22e8990 .scope module, "ic1" "inputconditioner" 2 119, 4 8 0, S_0x22b0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x22e8b80 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x22e8bc0 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x22e8dc0_0 .net "clk", 0 0, o0x7f968d7c3198;  alias, 0 drivers
v0x22e8eb0_0 .var "conditioned", 0 0;
v0x22e8f50_0 .var "counter", 2 0;
v0x22e9040_0 .var "negativeedge", 0 0;
v0x22e9110_0 .net "noisysignal", 0 0, L_0x22ed360;  1 drivers
v0x22e9200_0 .var "positiveedge", 0 0;
v0x22e92c0_0 .var "synchronizer0", 0 0;
v0x22e9380_0 .var "synchronizer1", 0 0;
E_0x22e8d60 .event posedge, v0x22e8190_0;
S_0x22e94e0 .scope module, "ic2" "inputconditioner" 2 120, 4 8 0, S_0x22b0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x22e96b0 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x22e96f0 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x22e9900_0 .net "clk", 0 0, o0x7f968d7c3198;  alias, 0 drivers
v0x22e99f0_0 .var "conditioned", 0 0;
v0x22e9ab0_0 .var "counter", 2 0;
v0x22e9b80_0 .var "negativeedge", 0 0;
v0x22e9c20_0 .net "noisysignal", 0 0, L_0x22ed400;  1 drivers
v0x22e9d30_0 .var "positiveedge", 0 0;
v0x22e9df0_0 .var "synchronizer0", 0 0;
v0x22e9eb0_0 .var "synchronizer1", 0 0;
S_0x22ea010 .scope module, "ic3" "inputconditioner" 2 121, 4 8 0, S_0x22b0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x22ea1e0 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x22ea220 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x22ea450_0 .net "clk", 0 0, o0x7f968d7c3198;  alias, 0 drivers
v0x22ea4f0_0 .var "conditioned", 0 0;
v0x22ea590_0 .var "counter", 2 0;
v0x22ea660_0 .var "negativeedge", 0 0;
v0x22ea720_0 .net "noisysignal", 0 0, L_0x22ed4a0;  1 drivers
v0x22ea830_0 .var "positiveedge", 0 0;
v0x22ea8d0_0 .var "synchronizer0", 0 0;
v0x22ea970_0 .var "synchronizer1", 0 0;
S_0x22eab00 .scope module, "output_select" "mux2" 2 109, 2 73 0, S_0x22b0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0"
    .port_info 1 /INPUT 4 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 4 "out"
P_0x22ead20 .param/l "W" 0 2 73, +C4<00000000000000000000000000000100>;
v0x22eae30_0 .net "in0", 3 0, L_0x22eda40;  alias, 1 drivers
v0x22eaf30_0 .net "in1", 3 0, L_0x22ee010;  alias, 1 drivers
v0x22eb010_0 .net "out", 3 0, L_0x22ed180;  alias, 1 drivers
v0x22eb100_0 .net "sel", 0 0, v0x22eb650_0;  alias, 1 drivers
L_0x22ed180 .functor MUXZ 4, L_0x22eda40, L_0x22ee010, v0x22eb650_0, C4<>;
S_0x22eb270 .scope module, "src_sel" "jkff1" 2 108, 2 52 0, S_0x22b0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "j"
    .port_info 2 /INPUT 1 "k"
    .port_info 3 /OUTPUT 1 "q"
v0x22eb4b0_0 .net "j", 0 0, L_0x22ecf90;  1 drivers
v0x22eb590_0 .net "k", 0 0, L_0x22ed060;  1 drivers
v0x22eb650_0 .var "q", 0 0;
v0x22eb750_0 .net "trigger", 0 0, o0x7f968d7c3198;  alias, 0 drivers
    .scope S_0x22b3790;
T_0 ;
    %wait E_0x22abb30;
    %load/vec4 v0x22e7a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x22ab2d0_0;
    %assign/vec4 v0x22e7b30_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x22eb270;
T_1 ;
    %wait E_0x22e8d60;
    %load/vec4 v0x22eb4b0_0;
    %load/vec4 v0x22eb590_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22eb650_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x22eb590_0;
    %load/vec4 v0x22eb4b0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22eb650_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x22eb590_0;
    %load/vec4 v0x22eb4b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x22eb650_0;
    %inv;
    %assign/vec4 v0x22eb650_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x22e8990;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x22e8f50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e9380_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x22e8990;
T_3 ;
    %wait E_0x22e8d60;
    %load/vec4 v0x22e8eb0_0;
    %load/vec4 v0x22e9380_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22e8f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22e9200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22e9040_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x22e8f50_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22e8f50_0, 0;
    %load/vec4 v0x22e9380_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x22e8eb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22e9200_0, 0;
T_3.4 ;
    %load/vec4 v0x22e9380_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x22e8eb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22e9040_0, 0;
T_3.6 ;
    %load/vec4 v0x22e9380_0;
    %assign/vec4 v0x22e8eb0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x22e8f50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x22e8f50_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x22e9110_0;
    %assign/vec4 v0x22e92c0_0, 0;
    %load/vec4 v0x22e92c0_0;
    %assign/vec4 v0x22e9380_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x22e94e0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x22e9ab0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e9df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e9eb0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x22e94e0;
T_5 ;
    %wait E_0x22e8d60;
    %load/vec4 v0x22e99f0_0;
    %load/vec4 v0x22e9eb0_0;
    %cmp/e;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22e9ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22e9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22e9b80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x22e9ab0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22e9ab0_0, 0;
    %load/vec4 v0x22e9eb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x22e99f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22e9d30_0, 0;
T_5.4 ;
    %load/vec4 v0x22e9eb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x22e99f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22e9b80_0, 0;
T_5.6 ;
    %load/vec4 v0x22e9eb0_0;
    %assign/vec4 v0x22e99f0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x22e9ab0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x22e9ab0_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0x22e9c20_0;
    %assign/vec4 v0x22e9df0_0, 0;
    %load/vec4 v0x22e9df0_0;
    %assign/vec4 v0x22e9eb0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x22ea010;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x22ea590_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22ea8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22ea970_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x22ea010;
T_7 ;
    %wait E_0x22e8d60;
    %load/vec4 v0x22ea4f0_0;
    %load/vec4 v0x22ea970_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22ea590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22ea830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22ea660_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x22ea590_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22ea590_0, 0;
    %load/vec4 v0x22ea970_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x22ea4f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22ea830_0, 0;
T_7.4 ;
    %load/vec4 v0x22ea970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x22ea4f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22ea660_0, 0;
T_7.6 ;
    %load/vec4 v0x22ea970_0;
    %assign/vec4 v0x22ea4f0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x22ea590_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x22ea590_0, 0;
T_7.3 ;
T_7.1 ;
    %load/vec4 v0x22ea720_0;
    %assign/vec4 v0x22ea8d0_0, 0;
    %load/vec4 v0x22ea8d0_0;
    %assign/vec4 v0x22ea970_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x22e7d90;
T_8 ;
    %wait E_0x22e8110;
    %load/vec4 v0x22e8440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x22e8790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x22e8790_0, 0;
    %load/vec4 v0x22e8610_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x22e8790_0, 4, 5;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x22e8270_0;
    %assign/vec4 v0x22e8790_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "lab2_wrapper.v";
    "./shiftregister.v";
    "./inputconditioner.v";
