Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : IP_DAEC_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:42:41 2023
****************************************


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U1997/X (STP_OR2_6)                  0.0325731635
                                                  0.2701767385 f
  U1846/X (STP_OR3B_4)                 0.0328957438
                                                  0.3030724823 f
  U1601/X (STP_INV_4)                  0.0092391968
                                                  0.3123116791 r
  U1602/X (STP_NR2_G_4)                0.0089706182
                                                  0.3212822974 f
  U1626/X (STP_ND2_S_7)                0.0105369389
                                                  0.3318192363 r
  U1442/X (STP_NR2_G_6)                0.0139515698
                                                  0.3457708061 f
  U1783/X (STP_ND2_16)                 0.0132580996
                                                  0.3590289056 r
  U1835/X (STP_INV_18)                 0.0110308826
                                                  0.3700597882 f
  U1422/X (STP_NR2_G_5)                0.0111766458
                                                  0.3812364340 r
  U1418/X (STP_ND2_S_7)                0.0133256018
                                                  0.3945620358 f
  U1753/X (STP_INV_3P5)                0.0071544051
                                                  0.4017164409 r
  U1755/X (STP_NR2_G_2)                0.0086686015
                                                  0.4103850424 f
  U1806/X (STP_OR2_4)                  0.0213683844
                                                  0.4317534268 f
  U1940/X (STP_NR2_G_2)                0.0112344623
                                                  0.4429878891 r
  U2161/X (STP_MUXI2_MG_0P5)           0.0127722621
                                                  0.4557601511 f
  message[47] (out)                    0.0000000000
                                                  0.4557601511 f
  data arrival time                               0.4557601511

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4557601511
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0557601452


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[16]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1820/X (STP_BUF_S_20)               0.0259946287
                                                  0.3669194579 f
  U1931/X (STP_NR2_G_12)               0.0115205050
                                                  0.3784399629 r
  U1412/X (STP_ND2_9)                  0.0187759399
                                                  0.3972159028 f
  U1364/X (STP_INV_2P5)                0.0115476847
                                                  0.4087635875 r
  U2178/X (STP_AOI22_3)                0.0140262544
                                                  0.4227898419 f
  U1585/X (STP_NR2B_4)                 0.0224150121
                                                  0.4452048540 f
  U1891/X (STP_OAI21_1)                0.0097480714
                                                  0.4549529254 r
  message[16] (out)                    0.0000000000
                                                  0.4549529254 r
  data arrival time                               0.4549529254

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4549529254
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0549529195


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1938/X (STP_ND2_16)                 0.0097886920
                                                  0.3735462427 r
  U1632/X (STP_NR2B_2)                 0.0251053572
                                                  0.3986515999 r
  U2195/X (STP_AOI21_4)                0.0162007213
                                                  0.4148523211 f
  U1284/X (STP_EO2_S_0P5)              0.0399732292
                                                  0.4548255503 r
  message[30] (out)                    0.0000000000
                                                  0.4548255503 r
  data arrival time                               0.4548255503

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4548255503
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0548255444


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[46]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1539/X (STP_INV_3)                  0.0120325983
                                                  0.2621209919 f
  U1805/X (STP_NR2_6)                  0.0123647153
                                                  0.2744857073 r
  U1884/X (STP_INV_3P5)                0.0082678199
                                                  0.2827535272 f
  U1594/X (STP_ND2_G_3)                0.0078889132
                                                  0.2906424403 r
  U1593/X (STP_AOI21_4)                0.0156579018
                                                  0.3063003421 f
  U2172/X (STP_NR3_G_4)                0.0182802379
                                                  0.3245805800 r
  U2145/X (STP_ND2_S_10)               0.0178871453
                                                  0.3424677253 f
  U1714/X (STP_INV_15)                 0.0163629055
                                                  0.3588306308 r
  U1929/X (STP_NR2_G_16)               0.0154933631
                                                  0.3743239939 f
  U1920/X (STP_INV_18)                 0.0095869303
                                                  0.3839109242 r
  U1875/X (STP_ND2_24)                 0.0156323016
                                                  0.3995432258 f
  U1377/X (STP_ND2_S_5)                0.0135419071
                                                  0.4130851328 r
  U1327/X (STP_INV_S_1P25)             0.0102232993
                                                  0.4233084321 f
  U2131/X (STP_AOI211_G_2)             0.0141970813
                                                  0.4375055134 r
  U2236/X (STP_MUXI2_MG_0P5)           0.0166719556
                                                  0.4541774690 f
  message[46] (out)                    0.0000000000
                                                  0.4541774690 f
  data arrival time                               0.4541774690

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4541774690
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0541774631


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[15]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1938/X (STP_ND2_16)                 0.0097886920
                                                  0.3735462427 r
  U1595/X (STP_INV_S_14)               0.0105011761
                                                  0.3840474188 f
  U1287/X (STP_MUXI2_MG_3)             0.0289452374
                                                  0.4129926562 f
  U1283/X (STP_EO2_1)                  0.0410875380
                                                  0.4540801942 r
  message[15] (out)                    0.0000000000
                                                  0.4540801942 r
  data arrival time                               0.4540801942

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4540801942
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0540801883


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[24]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U1549/X (STP_AN2_7)                  0.0204282999
                                                  0.2580318749 f
  U1682/X (STP_ND2_6)                  0.0072975159
                                                  0.2653293908 r
  U1501/X (STP_ND2_S_5)                0.0119135678
                                                  0.2772429585 f
  U2140/X (STP_AOI211_4)               0.0148557127
                                                  0.2920986712 r
  U1767/X (STP_NR3_G_2)                0.0165940225
                                                  0.3086926937 f
  U2139/X (STP_NR4_6)                  0.0213424861
                                                  0.3300351799 r
  U1713/X (STP_ND2_7)                  0.0247753859
                                                  0.3548105657 f
  U2199/X (STP_BUF_15)                 0.0256771147
                                                  0.3804876804 f
  U1399/X (STP_NR2_G_12)               0.0138954222
                                                  0.3943831027 r
  U1369/X (STP_INV_S_5)                0.0124875605
                                                  0.4068706632 f
  U1286/X (STP_NR2_S_1P5)              0.0114083886
                                                  0.4182790518 r
  U2176/X (STP_EN2_S_2)                0.0357137918
                                                  0.4539928436 f
  message[24] (out)                    0.0000000000
                                                  0.4539928436 f
  data arrival time                               0.4539928436

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4539928436
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0539928377


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[20]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1419/X (STP_INV_S_14)               0.0065745711
                                                  0.3703321218 r
  U1414/X (STP_ND2_9)                  0.0198596418
                                                  0.3901917636 f
  U2153/X (STP_INV_6)                  0.0107215941
                                                  0.4009133577 r
  U1881/X (STP_NR2_G_6)                0.0110926032
                                                  0.4120059609 f
  U1914/X (STP_ND2_6)                  0.0073040426
                                                  0.4193100035 r
  U2096/X (STP_AOAI211_2)              0.0250959396
                                                  0.4444059432 f
  U2022/X (STP_ND2_G_1P5)              0.0094888508
                                                  0.4538947940 r
  message[20] (out)                    0.0000000000
                                                  0.4538947940 r
  data arrival time                               0.4538947940

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4538947940
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0538947880


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[38]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0757464319
                                                  0.2028076053 r
  U1933/X (STP_INV_7P5)                0.0239352137
                                                  0.2267428190 f
  U1781/X (STP_BUF_15)                 0.0187499821
                                                  0.2454928011 f
  U1522/X (STP_ND2_G_4)                0.0077013820
                                                  0.2531941831 r
  U1505/X (STP_INV_3P5)                0.0085310042
                                                  0.2617251873 f
  U1483/X (STP_NR2B_4)                 0.0172310770
                                                  0.2789562643 f
  U1946/X (STP_AOI22_5)                0.0165874660
                                                  0.2955437303 r
  U1580/X (STP_OR3B_8)                 0.0163792968
                                                  0.3119230270 f
  U1792/X (STP_NR4_8)                  0.0313309431
                                                  0.3432539701 r
  U1932/X (STP_BUF_S_12)               0.0270323753
                                                  0.3702863455 r
  U1791/X (STP_INV_7P5)                0.0071839392
                                                  0.3774702847 f
  U1964/X (STP_NR2_S_3)                0.0091092885
                                                  0.3865795732 r
  U2159/X (STP_OAI22_3)                0.0214135647
                                                  0.4079931378 f
  U1941/X (STP_AOI22_2)                0.0214682221
                                                  0.4294613600 r
  U2223/X (STP_ND4_0P5)                0.0243605375
                                                  0.4538218975 f
  message[38] (out)                    0.0000000000
                                                  0.4538218975 f
  data arrival time                               0.4538218975

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4538218975
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0538218915


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[26]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1539/X (STP_INV_3)                  0.0120325983
                                                  0.2621209919 f
  U1805/X (STP_NR2_6)                  0.0123647153
                                                  0.2744857073 r
  U1884/X (STP_INV_3P5)                0.0082678199
                                                  0.2827535272 f
  U1594/X (STP_ND2_G_3)                0.0078889132
                                                  0.2906424403 r
  U1593/X (STP_AOI21_4)                0.0156579018
                                                  0.3063003421 f
  U2172/X (STP_NR3_G_4)                0.0182802379
                                                  0.3245805800 r
  U2145/X (STP_ND2_S_10)               0.0178871453
                                                  0.3424677253 f
  U1714/X (STP_INV_15)                 0.0163629055
                                                  0.3588306308 r
  U1927/X (STP_NR2_G_12)               0.0103738308
                                                  0.3692044616 f
  U1774/X (STP_ND2_10)                 0.0106131136
                                                  0.3798175752 r
  U1878/X (STP_ND3_8)                  0.0297167897
                                                  0.4095343649 f
  U2338/X (STP_ND2_S_0P8)              0.0212702751
                                                  0.4308046401 r
  U2245/X (STP_ND4_0P5)                0.0229345858
                                                  0.4537392259 f
  message[26] (out)                    0.0000000000
                                                  0.4537392259 f
  data arrival time                               0.4537392259

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4537392259
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0537392199


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[7] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1539/X (STP_INV_3)                  0.0120325983
                                                  0.2621209919 f
  U1805/X (STP_NR2_6)                  0.0123647153
                                                  0.2744857073 r
  U1884/X (STP_INV_3P5)                0.0082678199
                                                  0.2827535272 f
  U1594/X (STP_ND2_G_3)                0.0078889132
                                                  0.2906424403 r
  U1593/X (STP_AOI21_4)                0.0156579018
                                                  0.3063003421 f
  U2172/X (STP_NR3_G_4)                0.0182802379
                                                  0.3245805800 r
  U2145/X (STP_ND2_S_10)               0.0178871453
                                                  0.3424677253 f
  U1714/X (STP_INV_15)                 0.0163629055
                                                  0.3588306308 r
  U1927/X (STP_NR2_G_12)               0.0103738308
                                                  0.3692044616 f
  U1774/X (STP_ND2_10)                 0.0106131136
                                                  0.3798175752 r
  U1878/X (STP_ND3_8)                  0.0297167897
                                                  0.4095343649 f
  U2343/X (STP_ND2_S_0P8)              0.0212702751
                                                  0.4308046401 r
  U2286/X (STP_ND4_0P5)                0.0229345858
                                                  0.4537392259 f
  message[7] (out)                     0.0000000000
                                                  0.4537392259 f
  data arrival time                               0.4537392259

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4537392259
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0537392199


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[18]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0757464319
                                                  0.2028076053 r
  U1933/X (STP_INV_7P5)                0.0239352137
                                                  0.2267428190 f
  U1852/X (STP_INV_S_14)               0.0119284838
                                                  0.2386713028 r
  U1508/X (STP_ND3_2)                  0.0257736444
                                                  0.2644449472 f
  U1660/X (STP_NR2_G_4)                0.0204145908
                                                  0.2848595381 r
  U1809/X (STP_OAI22_6)                0.0225048959
                                                  0.3073644340 f
  U2039/X (STP_NR2B_8)                 0.0222786367
                                                  0.3296430707 f
  U2030/X (STP_ND3_16)                 0.0100303888
                                                  0.3396734595 r
  U1819/X (STP_BUF_S_20)               0.0184867084
                                                  0.3581601679 r
  U1938/X (STP_ND2_16)                 0.0156555772
                                                  0.3738157451 f
  U1773/X (STP_BUF_S_12)               0.0208243132
                                                  0.3946400583 f
  U1589/X (STP_INV_11)                 0.0084425211
                                                  0.4030825794 r
  U1296/X (STP_AOI21_4)                0.0121703446
                                                  0.4152529240 f
  U1969/X (STP_EO2_2)                  0.0384307802
                                                  0.4536837041 r
  message[18] (out)                    0.0000000000
                                                  0.4536837041 r
  data arrival time                               0.4536837041

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4536837041
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0536836982


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[31]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1820/X (STP_BUF_S_20)               0.0259946287
                                                  0.3669194579 f
  U1929/X (STP_NR2_G_16)               0.0157143474
                                                  0.3826338053 r
  U1943/X (STP_ND2_G_2)                0.0129182935
                                                  0.3955520988 f
  U1662/X (STP_ND2_G_1)                0.0123153627
                                                  0.4078674614 r
  U1975/X (STP_NR2_G_2)                0.0132404864
                                                  0.4211079478 f
  U1592/X (STP_ND2_S_3)                0.0122712553
                                                  0.4333792031 r
  U1623/X (STP_ND2_G_2)                0.0110121965
                                                  0.4443913996 f
  U1972/X (STP_ND2_G_1)                0.0092680156
                                                  0.4536594152 r
  message[31] (out)                    0.0000000000
                                                  0.4536594152 r
  data arrival time                               0.4536594152

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4536594152
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0536594093


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[59]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1820/X (STP_BUF_S_20)               0.0259946287
                                                  0.3669194579 f
  U1929/X (STP_NR2_G_16)               0.0157143474
                                                  0.3826338053 r
  U1810/X (STP_BUF_S_12)               0.0230275691
                                                  0.4056613743 r
  U1359/X (STP_ND2_S_6)                0.0137947500
                                                  0.4194561243 f
  U1983/X (STP_ND2_S_5)                0.0104736686
                                                  0.4299297929 r
  U2152/X (STP_NR3_G_2)                0.0091046691
                                                  0.4390344620 f
  U2216/X (STP_MUXI2_MG_0P75)          0.0146137774
                                                  0.4536482394 r
  message[59] (out)                    0.0000000000
                                                  0.4536482394 r
  data arrival time                               0.4536482394

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4536482394
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0536482334


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[45]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U1997/X (STP_OR2_6)                  0.0325731635
                                                  0.2701767385 f
  U1829/X (STP_INV_6)                  0.0103713274
                                                  0.2805480659 r
  U1611/X (STP_NR4_3)                  0.0091693103
                                                  0.2897173762 f
  U1759/X (STP_OR2_3)                  0.0270833075
                                                  0.3168006837 f
  U1907/X (STP_NR4_8)                  0.0209460557
                                                  0.3377467394 r
  U1887/X (STP_ND2_S_16)               0.0199694335
                                                  0.3577161729 f
  U1421/X (STP_BUF_S_10)               0.0256199539
                                                  0.3833361268 f
  U2129/X (STP_ND2_S_16)               0.0151498616
                                                  0.3984859884 r
  U1323/X (STP_INV_S_1)                0.0202382803
                                                  0.4187242687 f
  U2359/X (STP_ND2_S_0P8)              0.0176793635
                                                  0.4364036322 r
  U2360/X (STP_OAI22_0P5)              0.0172165036
                                                  0.4536201358 f
  message[45] (out)                    0.0000000000
                                                  0.4536201358 f
  data arrival time                               0.4536201358

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4536201358
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0536201298


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[43]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U1549/X (STP_AN2_7)                  0.0204282999
                                                  0.2580318749 f
  U1496/X (STP_ND2_G_1)                0.0161630809
                                                  0.2741949558 r
  U2213/X (STP_AOI21_4)                0.0206576586
                                                  0.2948526144 f
  U1898/X (STP_NR2_G_5)                0.0154628754
                                                  0.3103154898 r
  U2025/X (STP_ND3_6)                  0.0277837217
                                                  0.3380992115 f
  U2036/X (STP_NR2_S_20)               0.0257801712
                                                  0.3638793826 r
  U1867/X (STP_INV_7P5)                0.0128296316
                                                  0.3767090142 f
  U1828/X (STP_NR2_8)                  0.0117004514
                                                  0.3884094656 r
  U1833/X (STP_ND2_7)                  0.0144497454
                                                  0.4028592110 f
  U1359/X (STP_ND2_S_6)                0.0123486519
                                                  0.4152078629 r
  U1983/X (STP_ND2_S_5)                0.0116483569
                                                  0.4268562198 f
  U2167/X (STP_NR3_G_2)                0.0120045543
                                                  0.4388607740 r
  U2163/X (STP_MUXI2_MG_0P75)          0.0147100687
                                                  0.4535708427 f
  message[43] (out)                    0.0000000000
                                                  0.4535708427 f
  data arrival time                               0.4535708427

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4535708427
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0535708368


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[41]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1820/X (STP_BUF_S_20)               0.0259946287
                                                  0.3669194579 f
  U1931/X (STP_NR2_G_12)               0.0115205050
                                                  0.3784399629 r
  U1412/X (STP_ND2_9)                  0.0187759399
                                                  0.3972159028 f
  U1878/X (STP_ND3_8)                  0.0159335136
                                                  0.4131494164 r
  U2221/X (STP_INV_4)                  0.0103017986
                                                  0.4234512150 f
  U1701/X (STP_ND2_S_5)                0.0093854070
                                                  0.4328366220 r
  U2016/X (STP_NR2_S_1P5)              0.0096282661
                                                  0.4424648881 f
  U2137/X (STP_OAI22_0P5)              0.0110388994
                                                  0.4535037875 r
  message[41] (out)                    0.0000000000
                                                  0.4535037875 r
  data arrival time                               0.4535037875

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4535037875
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0535037816


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[39]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0757464319
                                                  0.2028076053 r
  U1933/X (STP_INV_7P5)                0.0239352137
                                                  0.2267428190 f
  U1852/X (STP_INV_S_14)               0.0119284838
                                                  0.2386713028 r
  U1508/X (STP_ND3_2)                  0.0257736444
                                                  0.2644449472 f
  U1660/X (STP_NR2_G_4)                0.0204145908
                                                  0.2848595381 r
  U1809/X (STP_OAI22_6)                0.0225048959
                                                  0.3073644340 f
  U2039/X (STP_NR2B_8)                 0.0222786367
                                                  0.3296430707 f
  U2030/X (STP_ND3_16)                 0.0100303888
                                                  0.3396734595 r
  U1819/X (STP_BUF_S_20)               0.0184867084
                                                  0.3581601679 r
  U1938/X (STP_ND2_16)                 0.0156555772
                                                  0.3738157451 f
  U1773/X (STP_BUF_S_12)               0.0208243132
                                                  0.3946400583 f
  U1589/X (STP_INV_11)                 0.0084425211
                                                  0.4030825794 r
  U1794/X (STP_NR2_G_6)                0.0071842670
                                                  0.4102668464 f
  U2150/X (STP_AOI21_4)                0.0171455443
                                                  0.4274123907 r
  U2180/X (STP_MUXI2_S_1)              0.0260415971
                                                  0.4534539878 r
  message[39] (out)                    0.0000000000
                                                  0.4534539878 r
  data arrival time                               0.4534539878

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4534539878
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0534539819


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U1997/X (STP_OR2_6)                  0.0325731635
                                                  0.2701767385 f
  U1829/X (STP_INV_6)                  0.0103713274
                                                  0.2805480659 r
  U1611/X (STP_NR4_3)                  0.0091693103
                                                  0.2897173762 f
  U1759/X (STP_OR2_3)                  0.0270833075
                                                  0.3168006837 f
  U1907/X (STP_NR4_8)                  0.0209460557
                                                  0.3377467394 r
  U1887/X (STP_ND2_S_16)               0.0199694335
                                                  0.3577161729 f
  U1421/X (STP_BUF_S_10)               0.0256199539
                                                  0.3833361268 f
  U1789/X (STP_NR3_G_16)               0.0208677649
                                                  0.4042038918 r
  U1328/X (STP_AN2_2)                  0.0270404816
                                                  0.4312443733 r
  U1863/X (STP_NR3_G_1)                0.0104100406
                                                  0.4416544139 f
  U2218/X (STP_OAI21_0P5)              0.0117984116
                                                  0.4534528255 r
  message[32] (out)                    0.0000000000
                                                  0.4534528255 r
  data arrival time                               0.4534528255

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4534528255
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0534528196


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[8] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1419/X (STP_INV_S_14)               0.0065745711
                                                  0.3703321218 r
  U1414/X (STP_ND2_9)                  0.0198596418
                                                  0.3901917636 f
  U2153/X (STP_INV_6)                  0.0107215941
                                                  0.4009133577 r
  U1881/X (STP_NR2_G_6)                0.0110926032
                                                  0.4120059609 f
  U1914/X (STP_ND2_6)                  0.0073040426
                                                  0.4193100035 r
  U1289/X (STP_INV_S_1)                0.0110490024
                                                  0.4303590059 f
  U2202/X (STP_OAI31_G_0P5)            0.0229893327
                                                  0.4533483386 r
  message[8] (out)                     0.0000000000
                                                  0.4533483386 r
  data arrival time                               0.4533483386

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4533483386
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0533483326


  Startpoint: codeword[27]
              (input port clocked by vclk)
  Endpoint: message[5] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[27] (in)                    0.0000000000
                                                  0.0000000000 r
  U1576/X (STP_EO2_S_2)                0.0693248957
                                                  0.0693248957 f
  U1729/X (STP_INV_2)                  0.0130173266
                                                  0.0823422223 r
  U2273/X (STP_EN3_3)                  0.0361725390
                                                  0.1185147613 f
  U2135/X (STP_EN3_3)                  0.0303906947
                                                  0.1489054561 r
  U1851/X (STP_EN3_3)                  0.0464706719
                                                  0.1953761280 f
  U1683/X (STP_INV_7P5)                0.0185475051
                                                  0.2139236331 r
  U1728/X (STP_INV_18)                 0.0140942484
                                                  0.2280178815 f
  U1547/X (STP_INV_2)                  0.0155272335
                                                  0.2435451150 r
  U1494/X (STP_INV_S_1)                0.0194384456
                                                  0.2629835606 f
  U2011/X (STP_NR4_4)                  0.0285351574
                                                  0.2915187180 r
  U1450/X (STP_AOI22_3)                0.0254689157
                                                  0.3169876337 f
  U2025/X (STP_ND3_6)                  0.0199621320
                                                  0.3369497657 r
  U2036/X (STP_NR2_S_20)               0.0261823237
                                                  0.3631320894 f
  U1658/X (STP_INV_S_9)                0.0149652064
                                                  0.3780972958 r
  U1782/X (STP_ND2_S_10)               0.0127065778
                                                  0.3908038735 f
  U1904/X (STP_OAI21_4)                0.0118947029
                                                  0.4026985765 r
  U2251/X (STP_INV_2)                  0.0130504370
                                                  0.4157490134 f
  U1762/X (STP_OAI21_1)                0.0120789409
                                                  0.4278279543 r
  U2024/X (STP_ND4_0P5)                0.0255083442
                                                  0.4533362985 f
  message[5] (out)                     0.0000000000
                                                  0.4533362985 f
  data arrival time                               0.4533362985

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4533362985
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0533362925


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[53]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1419/X (STP_INV_S_14)               0.0065745711
                                                  0.3703321218 r
  U1414/X (STP_ND2_9)                  0.0198596418
                                                  0.3901917636 f
  U1802/X (STP_ND2_16)                 0.0134424567
                                                  0.4036342204 r
  U1324/X (STP_NR2B_3)                 0.0219514966
                                                  0.4255857170 r
  U1591/X (STP_AOI211_G_2)             0.0110426247
                                                  0.4366283417 f
  U2234/X (STP_MUXI2_MG_0P5)           0.0165981054
                                                  0.4532264471 r
  message[53] (out)                    0.0000000000
                                                  0.4532264471 r
  data arrival time                               0.4532264471

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4532264471
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0532264411


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0731172413
                                                  0.2001784146 f
  U1933/X (STP_INV_7P5)                0.0222706050
                                                  0.2224490196 r
  U1781/X (STP_BUF_15)                 0.0200616717
                                                  0.2425106913 r
  U1963/X (STP_NR2_G_5)                0.0085967332
                                                  0.2511074245 f
  U1903/X (STP_ND2_7)                  0.0092880130
                                                  0.2603954375 r
  U1902/X (STP_INV_3P5)                0.0085550845
                                                  0.2689505219 f
  U1529/X (STP_NR2_G_2)                0.0118786097
                                                  0.2808291316 r
  U1716/X (STP_INV_2P5)                0.0105529130
                                                  0.2913820446 f
  U2010/X (STP_NR2_G_4)                0.0130345821
                                                  0.3044166267 r
  U1857/X (STP_ND2_S_6)                0.0140742064
                                                  0.3184908330 f
  U1935/X (STP_NR2_8)                  0.0177049637
                                                  0.3361957967 r
  U1783/X (STP_ND2_16)                 0.0245778859
                                                  0.3607736826 f
  U1426/X (STP_INV_7P5)                0.0171488822
                                                  0.3779225647 r
  U1885/X (STP_INV_6)                  0.0107376575
                                                  0.3886602223 f
  U1833/X (STP_ND2_7)                  0.0090435147
                                                  0.3977037370 r
  U1640/X (STP_ND2_5)                  0.0139450133
                                                  0.4116487503 f
  U1641/X (STP_INV_4)                  0.0078652501
                                                  0.4195140004 r
  U1583/X (STP_NR2_G_2P5)              0.0074384809
                                                  0.4269524813 f
  U1754/X (STP_NR3_G_2)                0.0154159069
                                                  0.4423683882 r
  U2165/X (STP_ND2_G_1)                0.0108360648
                                                  0.4532044530 f
  message[11] (out)                    0.0000000000
                                                  0.4532044530 f
  data arrival time                               0.4532044530

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4532044530
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0532044470


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[50]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1419/X (STP_INV_S_14)               0.0065745711
                                                  0.3703321218 r
  U1414/X (STP_ND2_9)                  0.0198596418
                                                  0.3901917636 f
  U1802/X (STP_ND2_16)                 0.0134424567
                                                  0.4036342204 r
  U1763/X (STP_NR2_S_20)               0.0143884122
                                                  0.4180226326 f
  U1606/X (STP_NR2_G_6)                0.0106703937
                                                  0.4286930263 r
  U2275/X (STP_NR4_2)                  0.0091720223
                                                  0.4378650486 f
  U1865/X (STP_MUXI2_MG_0P5)           0.0152899325
                                                  0.4531549811 r
  message[50] (out)                    0.0000000000
                                                  0.4531549811 r
  data arrival time                               0.4531549811

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4531549811
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0531549752


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[35]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0731172413
                                                  0.2001784146 f
  U1933/X (STP_INV_7P5)                0.0222706050
                                                  0.2224490196 r
  U1781/X (STP_BUF_15)                 0.0200616717
                                                  0.2425106913 r
  U1963/X (STP_NR2_G_5)                0.0085967332
                                                  0.2511074245 f
  U1903/X (STP_ND2_7)                  0.0092880130
                                                  0.2603954375 r
  U1902/X (STP_INV_3P5)                0.0085550845
                                                  0.2689505219 f
  U1529/X (STP_NR2_G_2)                0.0118786097
                                                  0.2808291316 r
  U1716/X (STP_INV_2P5)                0.0105529130
                                                  0.2913820446 f
  U2010/X (STP_NR2_G_4)                0.0130345821
                                                  0.3044166267 r
  U1857/X (STP_ND2_S_6)                0.0140742064
                                                  0.3184908330 f
  U1935/X (STP_NR2_8)                  0.0177049637
                                                  0.3361957967 r
  U1783/X (STP_ND2_16)                 0.0245778859
                                                  0.3607736826 f
  U1426/X (STP_INV_7P5)                0.0171488822
                                                  0.3779225647 r
  U1885/X (STP_INV_6)                  0.0107376575
                                                  0.3886602223 f
  U1833/X (STP_ND2_7)                  0.0090435147
                                                  0.3977037370 r
  U1640/X (STP_ND2_5)                  0.0139450133
                                                  0.4116487503 f
  U1831/X (STP_AOI22_3)                0.0205178857
                                                  0.4321666360 r
  U1832/X (STP_OAI211_1P5)             0.0209566057
                                                  0.4531232417 f
  message[35] (out)                    0.0000000000
                                                  0.4531232417 f
  data arrival time                               0.4531232417

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4531232417
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0531232357


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[12]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1938/X (STP_ND2_16)                 0.0097886920
                                                  0.3735462427 r
  U1773/X (STP_BUF_S_12)               0.0193118155
                                                  0.3928580582 r
  U1877/X (STP_NR2_G_4)                0.0072710514
                                                  0.4001291096 f
  U1309/X (STP_NR2_1P5)                0.0136659443
                                                  0.4137950540 r
  U1876/X (STP_EN2_S_2)                0.0392988920
                                                  0.4530939460 f
  message[12] (out)                    0.0000000000
                                                  0.4530939460 f
  data arrival time                               0.4530939460

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4530939460
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0530939400


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[34]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1419/X (STP_INV_S_14)               0.0065745711
                                                  0.3703321218 r
  U1414/X (STP_ND2_9)                  0.0198596418
                                                  0.3901917636 f
  U1802/X (STP_ND2_16)                 0.0134424567
                                                  0.4036342204 r
  U1763/X (STP_NR2_S_20)               0.0143884122
                                                  0.4180226326 f
  U1332/X (STP_AOI211_G_2)             0.0170870721
                                                  0.4351097047 r
  U1695/X (STP_INV_S_1P25)             0.0094904900
                                                  0.4446001947 f
  U1974/X (STP_ND3_0P5)                0.0084172785
                                                  0.4530174732 r
  message[34] (out)                    0.0000000000
                                                  0.4530174732 r
  data arrival time                               0.4530174732

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4530174732
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0530174673


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[19]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U1549/X (STP_AN2_7)                  0.0204282999
                                                  0.2580318749 f
  U1496/X (STP_ND2_G_1)                0.0161630809
                                                  0.2741949558 r
  U2213/X (STP_AOI21_4)                0.0206576586
                                                  0.2948526144 f
  U1898/X (STP_NR2_G_5)                0.0154628754
                                                  0.3103154898 r
  U2025/X (STP_ND3_6)                  0.0277837217
                                                  0.3380992115 f
  U2036/X (STP_NR2_S_20)               0.0257801712
                                                  0.3638793826 r
  U1867/X (STP_INV_7P5)                0.0128296316
                                                  0.3767090142 f
  U1828/X (STP_NR2_8)                  0.0117004514
                                                  0.3884094656 r
  U1833/X (STP_ND2_7)                  0.0144497454
                                                  0.4028592110 f
  U1359/X (STP_ND2_S_6)                0.0123486519
                                                  0.4152078629 r
  U2087/X (STP_NR2_G_2)                0.0096175373
                                                  0.4248254001 f
  U1860/X (STP_NR2_1P5)                0.0110954344
                                                  0.4359208345 r
  U1870/X (STP_ND3_0P5)                0.0170004368
                                                  0.4529212713 f
  message[19] (out)                    0.0000000000
                                                  0.4529212713 f
  data arrival time                               0.4529212713

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4529212713
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0529212654


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[14]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0757464319
                                                  0.2028076053 r
  U1933/X (STP_INV_7P5)                0.0239352137
                                                  0.2267428190 f
  U1781/X (STP_BUF_15)                 0.0187499821
                                                  0.2454928011 f
  U1522/X (STP_ND2_G_4)                0.0077013820
                                                  0.2531941831 r
  U1505/X (STP_INV_3P5)                0.0085310042
                                                  0.2617251873 f
  U1483/X (STP_NR2B_4)                 0.0172310770
                                                  0.2789562643 f
  U1946/X (STP_AOI22_5)                0.0165874660
                                                  0.2955437303 r
  U1580/X (STP_OR3B_8)                 0.0163792968
                                                  0.3119230270 f
  U1792/X (STP_NR4_8)                  0.0313309431
                                                  0.3432539701 r
  U1932/X (STP_BUF_S_12)               0.0270323753
                                                  0.3702863455 r
  U1791/X (STP_INV_7P5)                0.0071839392
                                                  0.3774702847 f
  U1964/X (STP_NR2_S_3)                0.0091092885
                                                  0.3865795732 r
  U2159/X (STP_OAI22_3)                0.0214135647
                                                  0.4079931378 f
  U1847/X (STP_AOI22_2)                0.0231091082
                                                  0.4311022460 r
  U2217/X (STP_OAI211_0P5)             0.0217346251
                                                  0.4528368711 f
  message[14] (out)                    0.0000000000
                                                  0.4528368711 f
  data arrival time                               0.4528368711

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4528368711
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0528368652


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[1] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0757464319
                                                  0.2028076053 r
  U1933/X (STP_INV_7P5)                0.0239352137
                                                  0.2267428190 f
  U1852/X (STP_INV_S_14)               0.0119284838
                                                  0.2386713028 r
  U1508/X (STP_ND3_2)                  0.0257736444
                                                  0.2644449472 f
  U1660/X (STP_NR2_G_4)                0.0204145908
                                                  0.2848595381 r
  U1809/X (STP_OAI22_6)                0.0225048959
                                                  0.3073644340 f
  U2039/X (STP_NR2B_8)                 0.0222786367
                                                  0.3296430707 f
  U2030/X (STP_ND3_16)                 0.0100303888
                                                  0.3396734595 r
  U1820/X (STP_BUF_S_20)               0.0214476585
                                                  0.3611211181 r
  U1931/X (STP_NR2_G_12)               0.0093060136
                                                  0.3704271317 f
  U1412/X (STP_ND2_9)                  0.0113357604
                                                  0.3817628920 r
  U1768/X (STP_ND2_6)                  0.0191925764
                                                  0.4009554684 f
  U1288/X (STP_AOI22_1)                0.0255554616
                                                  0.4265109301 r
  U1804/X (STP_ND4_1)                  0.0263149738
                                                  0.4528259039 f
  message[1] (out)                     0.0000000000
                                                  0.4528259039 f
  data arrival time                               0.4528259039

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4528259039
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0528258979


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[0] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0757464319
                                                  0.2028076053 r
  U1933/X (STP_INV_7P5)                0.0239352137
                                                  0.2267428190 f
  U1852/X (STP_INV_S_14)               0.0119284838
                                                  0.2386713028 r
  U1508/X (STP_ND3_2)                  0.0257736444
                                                  0.2644449472 f
  U1660/X (STP_NR2_G_4)                0.0204145908
                                                  0.2848595381 r
  U1809/X (STP_OAI22_6)                0.0225048959
                                                  0.3073644340 f
  U2039/X (STP_NR2B_8)                 0.0222786367
                                                  0.3296430707 f
  U2030/X (STP_ND3_16)                 0.0100303888
                                                  0.3396734595 r
  U1819/X (STP_BUF_S_20)               0.0184867084
                                                  0.3581601679 r
  U1938/X (STP_ND2_16)                 0.0156555772
                                                  0.3738157451 f
  U1595/X (STP_INV_S_14)               0.0106380284
                                                  0.3844537735 r
  U1360/X (STP_NR2_G_2P5)              0.0089612901
                                                  0.3934150636 f
  U1335/X (STP_INV_2P5)                0.0081838071
                                                  0.4015988708 r
  U1310/X (STP_ND2_G_2)                0.0118010640
                                                  0.4133999348 f
  U1619/X (STP_EN2_S_2)                0.0394225717
                                                  0.4528225064 r
  message[0] (out)                     0.0000000000
                                                  0.4528225064 r
  data arrival time                               0.4528225064

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4528225064
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0528225005


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[25]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U1997/X (STP_OR2_6)                  0.0325731635
                                                  0.2701767385 f
  U1829/X (STP_INV_6)                  0.0103713274
                                                  0.2805480659 r
  U1611/X (STP_NR4_3)                  0.0091693103
                                                  0.2897173762 f
  U1759/X (STP_OR2_3)                  0.0270833075
                                                  0.3168006837 f
  U1907/X (STP_NR4_8)                  0.0209460557
                                                  0.3377467394 r
  U1887/X (STP_ND2_S_16)               0.0199694335
                                                  0.3577161729 f
  U1421/X (STP_BUF_S_10)               0.0256199539
                                                  0.3833361268 f
  U1789/X (STP_NR3_G_16)               0.0208677649
                                                  0.4042038918 r
  U1889/X (STP_INV_7P5)                0.0112813413
                                                  0.4154852331 f
  U2116/X (STP_ND2_6)                  0.0070519149
                                                  0.4225371480 r
  U1584/X (STP_INV_2)                  0.0069763064
                                                  0.4295134544 f
  U1959/X (STP_OAI21B_1)               0.0110241175
                                                  0.4405375719 r
  U2009/X (STP_ND2_G_1)                0.0122308135
                                                  0.4527683854 f
  message[25] (out)                    0.0000000000
                                                  0.4527683854 f
  data arrival time                               0.4527683854

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4527683854
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0527683794


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[29]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0757464319
                                                  0.2028076053 r
  U1933/X (STP_INV_7P5)                0.0239352137
                                                  0.2267428190 f
  U1781/X (STP_BUF_15)                 0.0187499821
                                                  0.2454928011 f
  U1522/X (STP_ND2_G_4)                0.0077013820
                                                  0.2531941831 r
  U1505/X (STP_INV_3P5)                0.0085310042
                                                  0.2617251873 f
  U1483/X (STP_NR2B_4)                 0.0172310770
                                                  0.2789562643 f
  U1946/X (STP_AOI22_5)                0.0165874660
                                                  0.2955437303 r
  U1580/X (STP_OR3B_8)                 0.0163792968
                                                  0.3119230270 f
  U1792/X (STP_NR4_8)                  0.0313309431
                                                  0.3432539701 r
  U1932/X (STP_BUF_S_12)               0.0270323753
                                                  0.3702863455 r
  U1791/X (STP_INV_7P5)                0.0071839392
                                                  0.3774702847 f
  U1894/X (STP_NR2_1)                  0.0169424713
                                                  0.3944127560 r
  U1577/X (STP_NR2B_2)                 0.0139317214
                                                  0.4083444774 f
  U1853/X (STP_AOI211_G_1)             0.0253244936
                                                  0.4336689711 r
  U1896/X (STP_AOI21_1)                0.0190308094
                                                  0.4526997805 f
  message[29] (out)                    0.0000000000
                                                  0.4526997805 f
  data arrival time                               0.4526997805

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4526997805
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0526997745


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[62]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1539/X (STP_INV_3)                  0.0120325983
                                                  0.2621209919 f
  U1805/X (STP_NR2_6)                  0.0123647153
                                                  0.2744857073 r
  U1884/X (STP_INV_3P5)                0.0082678199
                                                  0.2827535272 f
  U1594/X (STP_ND2_G_3)                0.0078889132
                                                  0.2906424403 r
  U1593/X (STP_AOI21_4)                0.0156579018
                                                  0.3063003421 f
  U2172/X (STP_NR3_G_4)                0.0182802379
                                                  0.3245805800 r
  U2145/X (STP_ND2_S_10)               0.0178871453
                                                  0.3424677253 f
  U1714/X (STP_INV_15)                 0.0163629055
                                                  0.3588306308 r
  U1927/X (STP_NR2_G_12)               0.0103738308
                                                  0.3692044616 f
  U1774/X (STP_ND2_10)                 0.0106131136
                                                  0.3798175752 r
  U1878/X (STP_ND3_8)                  0.0297167897
                                                  0.4095343649 f
  U2288/X (STP_AOI211_G_1)             0.0254087746
                                                  0.4349431396 r
  U2175/X (STP_MUXI2_MG_0P5)           0.0176855028
                                                  0.4526286423 f
  message[62] (out)                    0.0000000000
                                                  0.4526286423 f
  data arrival time                               0.4526286423

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4526286423
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0526286364


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[17]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1820/X (STP_BUF_S_20)               0.0259946287
                                                  0.3669194579 f
  U1929/X (STP_NR2_G_16)               0.0157143474
                                                  0.3826338053 r
  U1920/X (STP_INV_18)                 0.0121238530
                                                  0.3947576582 f
  U1875/X (STP_ND2_24)                 0.0100127161
                                                  0.4047703743 r
  U2314/X (STP_ND3_1)                  0.0198525786
                                                  0.4246229529 f
  U2095/X (STP_ND4_MM_1)               0.0280018151
                                                  0.4526247680 r
  message[17] (out)                    0.0000000000
                                                  0.4526247680 r
  data arrival time                               0.4526247680

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4526247680
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0526247621


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1419/X (STP_INV_S_14)               0.0065745711
                                                  0.3703321218 r
  U1414/X (STP_ND2_9)                  0.0198596418
                                                  0.3901917636 f
  U1802/X (STP_ND2_16)                 0.0134424567
                                                  0.4036342204 r
  U1763/X (STP_NR2_S_20)               0.0143884122
                                                  0.4180226326 f
  U2206/X (STP_NR2_G_2)                0.0121020973
                                                  0.4301247299 r
  U1588/X (STP_ND2_G_2)                0.0137812793
                                                  0.4439060092 f
  U2207/X (STP_OAI211_0P5)             0.0087126195
                                                  0.4526186287 r
  message[4] (out)                     0.0000000000
                                                  0.4526186287 r
  data arrival time                               0.4526186287

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4526186287
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0526186228


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[37]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1938/X (STP_ND2_16)                 0.0097886920
                                                  0.3735462427 r
  U1773/X (STP_BUF_S_12)               0.0193118155
                                                  0.3928580582 r
  U1589/X (STP_INV_11)                 0.0093653500
                                                  0.4022234082 f
  U2334/X (STP_AOI22_0P75)             0.0204752386
                                                  0.4226986468 r
  U2274/X (STP_ND4_0P5)                0.0299014747
                                                  0.4526001215 f
  message[37] (out)                    0.0000000000
                                                  0.4526001215 f
  data arrival time                               0.4526001215

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4526001215
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0526001155


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[28]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1820/X (STP_BUF_S_20)               0.0259946287
                                                  0.3669194579 f
  U1929/X (STP_NR2_G_16)               0.0157143474
                                                  0.3826338053 r
  U1810/X (STP_BUF_S_12)               0.0230275691
                                                  0.4056613743 r
  U2099/X (STP_OAI211_0P5)             0.0297115743
                                                  0.4353729486 f
  U2098/X (STP_ND4_0P5)                0.0172079504
                                                  0.4525808990 r
  message[28] (out)                    0.0000000000
                                                  0.4525808990 r
  data arrival time                               0.4525808990

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4525808990
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0525808930


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[49]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0731172413
                                                  0.2001784146 f
  U1933/X (STP_INV_7P5)                0.0222706050
                                                  0.2224490196 r
  U1781/X (STP_BUF_15)                 0.0200616717
                                                  0.2425106913 r
  U1963/X (STP_NR2_G_5)                0.0085967332
                                                  0.2511074245 f
  U1903/X (STP_ND2_7)                  0.0092880130
                                                  0.2603954375 r
  U1902/X (STP_INV_3P5)                0.0085550845
                                                  0.2689505219 f
  U1529/X (STP_NR2_G_2)                0.0118786097
                                                  0.2808291316 r
  U1716/X (STP_INV_2P5)                0.0105529130
                                                  0.2913820446 f
  U2010/X (STP_NR2_G_4)                0.0130345821
                                                  0.3044166267 r
  U1857/X (STP_ND2_S_6)                0.0140742064
                                                  0.3184908330 f
  U1935/X (STP_NR2_8)                  0.0177049637
                                                  0.3361957967 r
  U1783/X (STP_ND2_16)                 0.0245778859
                                                  0.3607736826 f
  U1835/X (STP_INV_18)                 0.0111707449
                                                  0.3719444275 r
  U1784/X (STP_ND2_S_24)               0.0137757063
                                                  0.3857201338 f
  U1367/X (STP_INV_S_1)                0.0152386129
                                                  0.4009587467 r
  U1356/X (STP_ND2_G_1)                0.0162907541
                                                  0.4172495008 f
  U1649/X (STP_OR2_2)                  0.0246907473
                                                  0.4419402480 f
  U1764/X (STP_OAI21_0P5)              0.0105166137
                                                  0.4524568617 r
  message[49] (out)                    0.0000000000
                                                  0.4524568617 r
  data arrival time                               0.4524568617

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4524568617
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0524568558


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[23]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U1549/X (STP_AN2_7)                  0.0204282999
                                                  0.2580318749 f
  U1496/X (STP_ND2_G_1)                0.0161630809
                                                  0.2741949558 r
  U2213/X (STP_AOI21_4)                0.0206576586
                                                  0.2948526144 f
  U1898/X (STP_NR2_G_5)                0.0154628754
                                                  0.3103154898 r
  U2025/X (STP_ND3_6)                  0.0277837217
                                                  0.3380992115 f
  U2036/X (STP_NR2_S_20)               0.0257801712
                                                  0.3638793826 r
  U1776/X (STP_BUF_S_8)                0.0212124884
                                                  0.3850918710 r
  U1404/X (STP_NR2_G_2)                0.0118072927
                                                  0.3968991637 f
  U1998/X (STP_INV_2)                  0.0084779561
                                                  0.4053771198 r
  U1999/X (STP_ND2_G_2)                0.0150394738
                                                  0.4204165936 f
  U2267/X (STP_AOI21_1P5)              0.0143744349
                                                  0.4347910285 r
  U2208/X (STP_AOAI211_0P5)            0.0176389217
                                                  0.4524299502 f
  message[23] (out)                    0.0000000000
                                                  0.4524299502 f
  data arrival time                               0.4524299502

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4524299502
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0524299443


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[44]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0757464319
                                                  0.2028076053 r
  U1933/X (STP_INV_7P5)                0.0239352137
                                                  0.2267428190 f
  U1852/X (STP_INV_S_14)               0.0119284838
                                                  0.2386713028 r
  U1508/X (STP_ND3_2)                  0.0257736444
                                                  0.2644449472 f
  U1660/X (STP_NR2_G_4)                0.0204145908
                                                  0.2848595381 r
  U1809/X (STP_OAI22_6)                0.0225048959
                                                  0.3073644340 f
  U2039/X (STP_NR2B_8)                 0.0222786367
                                                  0.3296430707 f
  U2030/X (STP_ND3_16)                 0.0100303888
                                                  0.3396734595 r
  U1820/X (STP_BUF_S_20)               0.0214476585
                                                  0.3611211181 r
  U1931/X (STP_NR2_G_12)               0.0093060136
                                                  0.3704271317 f
  U1412/X (STP_ND2_9)                  0.0113357604
                                                  0.3817628920 r
  U1768/X (STP_ND2_6)                  0.0191925764
                                                  0.4009554684 f
  U1385/X (STP_INV_4)                  0.0090678930
                                                  0.4100233614 r
  U1986/X (STP_AO21B_3)                0.0154754221
                                                  0.4254987836 f
  U2188/X (STP_NR3_G_2)                0.0128127933
                                                  0.4383115768 r
  U1821/X (STP_MUXI2_MG_0P5)           0.0140967667
                                                  0.4524083436 f
  message[44] (out)                    0.0000000000
                                                  0.4524083436 f
  data arrival time                               0.4524083436

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4524083436
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0524083376


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[36]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1820/X (STP_BUF_S_20)               0.0259946287
                                                  0.3669194579 f
  U1929/X (STP_NR2_G_16)               0.0157143474
                                                  0.3826338053 r
  U2183/X (STP_AN2_S_4)                0.0273054242
                                                  0.4099392295 r
  U1811/X (STP_AOI31_2)                0.0249360800
                                                  0.4348753095 f
  U1692/X (STP_MUXI2_MG_0P5)           0.0175249577
                                                  0.4524002671 r
  message[36] (out)                    0.0000000000
                                                  0.4524002671 r
  data arrival time                               0.4524002671

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4524002671
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0524002612


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[21]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0723655224
                                                  0.2192372680 f
  U1661/X (STP_INV_11)                 0.0163154006
                                                  0.2355526686 r
  U2194/X (STP_INV_18)                 0.0142816454
                                                  0.2498343140 f
  U1539/X (STP_INV_3)                  0.0113934726
                                                  0.2612277865 r
  U1805/X (STP_NR2_6)                  0.0102683306
                                                  0.2714961171 f
  U1612/X (STP_ND2_G_4)                0.0102557540
                                                  0.2817518711 r
  U1465/X (STP_ND2_G_3)                0.0188180208
                                                  0.3005698919 f
  U1749/X (STP_OAI21_6)                0.0174298286
                                                  0.3179997206 r
  U1435/X (STP_ND2_7)                  0.0231009722
                                                  0.3411006927 f
  U1423/X (STP_NR2_3)                  0.0284265280
                                                  0.3695272207 r
  U1926/X (STP_NR2B_16)                0.0175475180
                                                  0.3870747387 f
  U1361/X (STP_NR2_G_2P5)              0.0166368484
                                                  0.4037115872 r
  U1679/X (STP_ND2_S_2)                0.0128886700
                                                  0.4166002572 f
  U2244/X (STP_OAI31_G_1)              0.0180011988
                                                  0.4346014559 r
  U2259/X (STP_OAI31_G_0P5)            0.0177153945
                                                  0.4523168504 f
  message[21] (out)                    0.0000000000
                                                  0.4523168504 f
  data arrival time                               0.4523168504

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4523168504
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0523168445


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[33]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1820/X (STP_BUF_S_20)               0.0259946287
                                                  0.3669194579 f
  U1929/X (STP_NR2_G_16)               0.0157143474
                                                  0.3826338053 r
  U2183/X (STP_AN2_S_4)                0.0273054242
                                                  0.4099392295 r
  U1990/X (STP_AOI31_2)                0.0253447890
                                                  0.4352840185 f
  U2146/X (STP_MUXI2_MG_0P75)          0.0169950724
                                                  0.4522790909 r
  message[33] (out)                    0.0000000000
                                                  0.4522790909 r
  data arrival time                               0.4522790909

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4522790909
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0522790849


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[61]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1539/X (STP_INV_3)                  0.0120325983
                                                  0.2621209919 f
  U1805/X (STP_NR2_6)                  0.0123647153
                                                  0.2744857073 r
  U1884/X (STP_INV_3P5)                0.0082678199
                                                  0.2827535272 f
  U1594/X (STP_ND2_G_3)                0.0078889132
                                                  0.2906424403 r
  U1593/X (STP_AOI21_4)                0.0156579018
                                                  0.3063003421 f
  U2172/X (STP_NR3_G_4)                0.0182802379
                                                  0.3245805800 r
  U2145/X (STP_ND2_S_10)               0.0178871453
                                                  0.3424677253 f
  U1714/X (STP_INV_15)                 0.0163629055
                                                  0.3588306308 r
  U1927/X (STP_NR2_G_12)               0.0103738308
                                                  0.3692044616 f
  U1774/X (STP_ND2_10)                 0.0106131136
                                                  0.3798175752 r
  U1386/X (STP_BUF_2)                  0.0227000415
                                                  0.4025176167 r
  U2254/X (STP_ND2_G_2)                0.0174945593
                                                  0.4200121760 f
  U1590/X (STP_NR3_G_1)                0.0201281011
                                                  0.4401402771 r
  U1675/X (STP_OAI21_0P5)              0.0120805800
                                                  0.4522208571 f
  message[61] (out)                    0.0000000000
                                                  0.4522208571 f
  data arrival time                               0.4522208571

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4522208571
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0522208512


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[52]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1419/X (STP_INV_S_14)               0.0065745711
                                                  0.3703321218 r
  U1414/X (STP_ND2_9)                  0.0198596418
                                                  0.3901917636 f
  U1802/X (STP_ND2_16)                 0.0134424567
                                                  0.4036342204 r
  U1763/X (STP_NR2_S_20)               0.0143884122
                                                  0.4180226326 f
  U2280/X (STP_INV_4)                  0.0068066716
                                                  0.4248293042 r
  U2281/X (STP_AOI211_G_2)             0.0145393610
                                                  0.4393686652 f
  U2193/X (STP_OAI21_0P5)              0.0128355920
                                                  0.4522042572 r
  message[52] (out)                    0.0000000000
                                                  0.4522042572 r
  data arrival time                               0.4522042572

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4522042572
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0522042513


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[56]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1820/X (STP_BUF_S_20)               0.0259946287
                                                  0.3669194579 f
  U1929/X (STP_NR2_G_16)               0.0157143474
                                                  0.3826338053 r
  U1810/X (STP_BUF_S_12)               0.0230275691
                                                  0.4056613743 r
  U1325/X (STP_OR2_5)                  0.0191305280
                                                  0.4247919023 r
  U2028/X (STP_AOAI211_2)              0.0138246715
                                                  0.4386165738 f
  U2233/X (STP_OAI21_1)                0.0135821104
                                                  0.4521986842 r
  message[56] (out)                    0.0000000000
                                                  0.4521986842 r
  data arrival time                               0.4521986842

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4521986842
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0521986783


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[13]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1539/X (STP_INV_3)                  0.0120325983
                                                  0.2621209919 f
  U1805/X (STP_NR2_6)                  0.0123647153
                                                  0.2744857073 r
  U1884/X (STP_INV_3P5)                0.0082678199
                                                  0.2827535272 f
  U1594/X (STP_ND2_G_3)                0.0078889132
                                                  0.2906424403 r
  U1593/X (STP_AOI21_4)                0.0156579018
                                                  0.3063003421 f
  U2172/X (STP_NR3_G_4)                0.0182802379
                                                  0.3245805800 r
  U2145/X (STP_ND2_S_10)               0.0178871453
                                                  0.3424677253 f
  U1714/X (STP_INV_15)                 0.0163629055
                                                  0.3588306308 r
  U1929/X (STP_NR2_G_16)               0.0154933631
                                                  0.3743239939 f
  U1810/X (STP_BUF_S_12)               0.0218135715
                                                  0.3961375654 f
  U1325/X (STP_OR2_5)                  0.0266369879
                                                  0.4227745533 f
  U1705/X (STP_AOI21_1P5)              0.0130537450
                                                  0.4358282983 r
  U1694/X (STP_OAI21_0P5)              0.0162913501
                                                  0.4521196485 f
  message[13] (out)                    0.0000000000
                                                  0.4521196485 f
  data arrival time                               0.4521196485

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4521196485
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0521196425


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[55]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1820/X (STP_BUF_S_20)               0.0259946287
                                                  0.3669194579 f
  U2047/X (STP_ND2_24)                 0.0134448409
                                                  0.3803642988 r
  U2069/X (STP_NR2_G_2)                0.0152449906
                                                  0.3956092894 f
  U2229/X (STP_OAI21B_4)               0.0249098837
                                                  0.4205191731 f
  U2026/X (STP_AOI211_G_2)             0.0161384642
                                                  0.4366576374 r
  U1838/X (STP_MUXI2_MG_0P5)           0.0153288245
                                                  0.4519864619 f
  message[55] (out)                    0.0000000000
                                                  0.4519864619 f
  data arrival time                               0.4519864619

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4519864619
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0519864559


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[2] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U1997/X (STP_OR2_6)                  0.0325731635
                                                  0.2701767385 f
  U1829/X (STP_INV_6)                  0.0103713274
                                                  0.2805480659 r
  U1611/X (STP_NR4_3)                  0.0091693103
                                                  0.2897173762 f
  U1759/X (STP_OR2_3)                  0.0270833075
                                                  0.3168006837 f
  U1907/X (STP_NR4_8)                  0.0209460557
                                                  0.3377467394 r
  U1887/X (STP_ND2_S_16)               0.0199694335
                                                  0.3577161729 f
  U1410/X (STP_INV_4)                  0.0174066126
                                                  0.3751227856 r
  U1405/X (STP_ND2_10)                 0.0193158388
                                                  0.3944386244 f
  U1388/X (STP_INV_2)                  0.0095648468
                                                  0.4040034711 r
  U2191/X (STP_ND2_G_1)                0.0123320818
                                                  0.4163355529 f
  U2056/X (STP_ND2B_1)                 0.0254029334
                                                  0.4417384863 f
  U2278/X (STP_ND4_0P5)                0.0101853311
                                                  0.4519238174 r
  message[2] (out)                     0.0000000000
                                                  0.4519238174 r
  data arrival time                               0.4519238174

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4519238174
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0519238114


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[6] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0757464319
                                                  0.2028076053 r
  U1933/X (STP_INV_7P5)                0.0239352137
                                                  0.2267428190 f
  U1852/X (STP_INV_S_14)               0.0119284838
                                                  0.2386713028 r
  U1508/X (STP_ND3_2)                  0.0257736444
                                                  0.2644449472 f
  U1660/X (STP_NR2_G_4)                0.0204145908
                                                  0.2848595381 r
  U1809/X (STP_OAI22_6)                0.0225048959
                                                  0.3073644340 f
  U2039/X (STP_NR2B_8)                 0.0222786367
                                                  0.3296430707 f
  U2030/X (STP_ND3_16)                 0.0100303888
                                                  0.3396734595 r
  U1819/X (STP_BUF_S_20)               0.0184867084
                                                  0.3581601679 r
  U1938/X (STP_ND2_16)                 0.0156555772
                                                  0.3738157451 f
  U1300/X (STP_MUXI2_S_1)              0.0335893333
                                                  0.4074050784 f
  U1613/X (STP_EN2_S_2)                0.0443677306
                                                  0.4517728090 r
  message[6] (out)                     0.0000000000
                                                  0.4517728090 r
  data arrival time                               0.4517728090

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4517728090
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0517728031


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0757464319
                                                  0.2028076053 r
  U1933/X (STP_INV_7P5)                0.0239352137
                                                  0.2267428190 f
  U1852/X (STP_INV_S_14)               0.0119284838
                                                  0.2386713028 r
  U1508/X (STP_ND3_2)                  0.0257736444
                                                  0.2644449472 f
  U1660/X (STP_NR2_G_4)                0.0204145908
                                                  0.2848595381 r
  U1809/X (STP_OAI22_6)                0.0225048959
                                                  0.3073644340 f
  U2039/X (STP_NR2B_8)                 0.0222786367
                                                  0.3296430707 f
  U2030/X (STP_ND3_16)                 0.0100303888
                                                  0.3396734595 r
  U1819/X (STP_BUF_S_20)               0.0184867084
                                                  0.3581601679 r
  U1938/X (STP_ND2_16)                 0.0156555772
                                                  0.3738157451 f
  U1595/X (STP_INV_S_14)               0.0106380284
                                                  0.3844537735 r
  U1390/X (STP_NR2_1P5)                0.0078964531
                                                  0.3923502266 f
  U1646/X (STP_AOI21_1)                0.0237499177
                                                  0.4161001444 r
  U1617/X (STP_ND2_G_1P5)              0.0156111121
                                                  0.4317112565 f
  U1939/X (STP_OAI22_0P5)              0.0198309422
                                                  0.4515421987 r
  message[27] (out)                    0.0000000000
                                                  0.4515421987 r
  data arrival time                               0.4515421987

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4515421987
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0515421927


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[60]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U1549/X (STP_AN2_7)                  0.0204282999
                                                  0.2580318749 f
  U1496/X (STP_ND2_G_1)                0.0161630809
                                                  0.2741949558 r
  U2213/X (STP_AOI21_4)                0.0206576586
                                                  0.2948526144 f
  U1898/X (STP_NR2_G_5)                0.0154628754
                                                  0.3103154898 r
  U2025/X (STP_ND3_6)                  0.0277837217
                                                  0.3380992115 f
  U2036/X (STP_NR2_S_20)               0.0257801712
                                                  0.3638793826 r
  U1658/X (STP_INV_S_9)                0.0163930953
                                                  0.3802724779 f
  U1389/X (STP_NR2_G_12)               0.0138515830
                                                  0.3941240609 r
  U1396/X (STP_INV_3P5)                0.0100528896
                                                  0.4041769505 f
  U1349/X (STP_NR2_1)                  0.0122607350
                                                  0.4164376855 r
  U1991/X (STP_AOI22_1)                0.0209172070
                                                  0.4373548925 f
  U1693/X (STP_OAI21_0P5)              0.0141226053
                                                  0.4514774978 r
  message[60] (out)                    0.0000000000
                                                  0.4514774978 r
  data arrival time                               0.4514774978

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4514774978
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0514774919


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[10]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1419/X (STP_INV_S_14)               0.0065745711
                                                  0.3703321218 r
  U1414/X (STP_ND2_9)                  0.0198596418
                                                  0.3901917636 f
  U1802/X (STP_ND2_16)                 0.0134424567
                                                  0.4036342204 r
  U1763/X (STP_NR2_S_20)               0.0143884122
                                                  0.4180226326 f
  U2057/X (STP_NR2_G_2)                0.0105540752
                                                  0.4285767078 r
  U2094/X (STP_ND2_G_1)                0.0128722191
                                                  0.4414489269 f
  U2093/X (STP_OAI211_0P5)             0.0099925697
                                                  0.4514414966 r
  message[10] (out)                    0.0000000000
                                                  0.4514414966 r
  data arrival time                               0.4514414966

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4514414966
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0514414907


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[42]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1938/X (STP_ND2_16)                 0.0097886920
                                                  0.3735462427 r
  U1871/X (STP_BUF_S_6)                0.0214605033
                                                  0.3950067461 r
  U2186/X (STP_ND2_G_2)                0.0133045316
                                                  0.4083112776 f
  U2201/X (STP_EN2_S_2)                0.0424278378
                                                  0.4507391155 r
  message[42] (out)                    0.0000000000
                                                  0.4507391155 r
  data arrival time                               0.4507391155

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4507391155
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0507391095


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[40]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1938/X (STP_ND2_16)                 0.0097886920
                                                  0.3735462427 r
  U1871/X (STP_BUF_S_6)                0.0214605033
                                                  0.3950067461 r
  U2102/X (STP_OAI22_V3S_1)            0.0175224245
                                                  0.4125291705 f
  U1869/X (STP_AOI21_1)                0.0215918720
                                                  0.4341210425 r
  U1868/X (STP_OAI31_G_0P5)            0.0164749622
                                                  0.4505960047 f
  message[40] (out)                    0.0000000000
                                                  0.4505960047 f
  data arrival time                               0.4505960047

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4505960047
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0505959988


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[57]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1419/X (STP_INV_S_14)               0.0065745711
                                                  0.3703321218 r
  U1414/X (STP_ND2_9)                  0.0198596418
                                                  0.3901917636 f
  U2153/X (STP_INV_6)                  0.0107215941
                                                  0.4009133577 r
  U1881/X (STP_NR2_G_6)                0.0110926032
                                                  0.4120059609 f
  U2157/X (STP_AOI21_1)                0.0129736364
                                                  0.4249795973 r
  U1698/X (STP_MUXI2_MG_0P5)           0.0252731144
                                                  0.4502527118 r
  message[57] (out)                    0.0000000000
                                                  0.4502527118 r
  data arrival time                               0.4502527118

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4502527118
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0502527058


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[9] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0757464319
                                                  0.2028076053 r
  U1933/X (STP_INV_7P5)                0.0239352137
                                                  0.2267428190 f
  U1517/X (STP_BUF_S_8)                0.0232060403
                                                  0.2499488592 f
  U1766/X (STP_INV_4)                  0.0129337609
                                                  0.2628826201 r
  U1453/X (STP_AOI31_2)                0.0332420468
                                                  0.2961246669 f
  U1980/X (STP_AOI21_4)                0.0225166976
                                                  0.3186413646 r
  U1907/X (STP_NR4_8)                  0.0182285309
                                                  0.3368698955 f
  U1887/X (STP_ND2_S_16)               0.0156890750
                                                  0.3525589705 r
  U1421/X (STP_BUF_S_10)               0.0254207850
                                                  0.3779797554 r
  U2190/X (STP_OAI211_0P5)             0.0327634215
                                                  0.4107431769 f
  U1581/X (STP_NR3_G_1)                0.0217019022
                                                  0.4324450791 r
  U2209/X (STP_MUXI2_MG_0P5)           0.0172177255
                                                  0.4496628046 f
  message[9] (out)                     0.0000000000
                                                  0.4496628046 f
  data arrival time                               0.4496628046

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4496628046
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0496627986


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[63]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1938/X (STP_ND2_16)                 0.0097886920
                                                  0.3735462427 r
  U1773/X (STP_BUF_S_12)               0.0193118155
                                                  0.3928580582 r
  U1589/X (STP_INV_11)                 0.0093653500
                                                  0.4022234082 f
  U1858/X (STP_NR2_G_2)                0.0107847750
                                                  0.4130081832 r
  U2368/X (STP_EN2_S_2)                0.0360703766
                                                  0.4490785599 f
  message[63] (out)                    0.0000000000
                                                  0.4490785599 f
  data arrival time                               0.4490785599

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4490785599
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0490785539


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[48]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1938/X (STP_ND2_16)                 0.0097886920
                                                  0.3735462427 r
  U1871/X (STP_BUF_S_6)                0.0214605033
                                                  0.3950067461 r
  U1298/X (STP_ND2_G_3)                0.0121592581
                                                  0.4071660042 f
  U1597/X (STP_EN2_S_2)                0.0418584049
                                                  0.4490244091 r
  message[48] (out)                    0.0000000000
                                                  0.4490244091 r
  data arrival time                               0.4490244091

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4490244091
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0490244031


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[22]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0757464319
                                                  0.2028076053 r
  U1933/X (STP_INV_7P5)                0.0239352137
                                                  0.2267428190 f
  U1781/X (STP_BUF_15)                 0.0187499821
                                                  0.2454928011 f
  U1522/X (STP_ND2_G_4)                0.0077013820
                                                  0.2531941831 r
  U1505/X (STP_INV_3P5)                0.0085310042
                                                  0.2617251873 f
  U1483/X (STP_NR2B_4)                 0.0172310770
                                                  0.2789562643 f
  U1946/X (STP_AOI22_5)                0.0165874660
                                                  0.2955437303 r
  U1580/X (STP_OR3B_8)                 0.0163792968
                                                  0.3119230270 f
  U1792/X (STP_NR4_8)                  0.0313309431
                                                  0.3432539701 r
  U1932/X (STP_BUF_S_12)               0.0270323753
                                                  0.3702863455 r
  U1778/X (STP_INV_6)                  0.0119403005
                                                  0.3822266459 f
  U1987/X (STP_NR2_8)                  0.0119687319
                                                  0.3941953778 r
  U2012/X (STP_ND2_G_1P5)              0.0156976879
                                                  0.4098930657 f
  U2059/X (STP_INV_S_1)                0.0105971396
                                                  0.4204902053 r
  U2291/X (STP_AOI22_1)                0.0140307546
                                                  0.4345209599 f
  U2243/X (STP_ND2_G_1)                0.0143804848
                                                  0.4489014447 r
  message[22] (out)                    0.0000000000
                                                  0.4489014447 r
  data arrival time                               0.4489014447

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4489014447
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0489014387


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[3] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1938/X (STP_ND2_16)                 0.0097886920
                                                  0.3735462427 r
  U2015/X (STP_INV_3P5)                0.0208514333
                                                  0.3943976760 f
  U2091/X (STP_AOI21_1)                0.0227524936
                                                  0.4171501696 r
  U1861/X (STP_ND2_G_1)                0.0185613930
                                                  0.4357115626 f
  U2337/X (STP_OAI22_0P5)              0.0125649869
                                                  0.4482765496 r
  message[3] (out)                     0.0000000000
                                                  0.4482765496 r
  data arrival time                               0.4482765496

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4482765496
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0482765436


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[51]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U1549/X (STP_AN2_7)                  0.0204282999
                                                  0.2580318749 f
  U1496/X (STP_ND2_G_1)                0.0161630809
                                                  0.2741949558 r
  U2213/X (STP_AOI21_4)                0.0206576586
                                                  0.2948526144 f
  U1898/X (STP_NR2_G_5)                0.0154628754
                                                  0.3103154898 r
  U2025/X (STP_ND3_6)                  0.0277837217
                                                  0.3380992115 f
  U2036/X (STP_NR2_S_20)               0.0257801712
                                                  0.3638793826 r
  U1658/X (STP_INV_S_9)                0.0163930953
                                                  0.3802724779 f
  U1603/X (STP_NR2_6)                  0.0168836117
                                                  0.3971560895 r
  U1366/X (STP_NR2_G_4)                0.0144731700
                                                  0.4116292596 f
  U1699/X (STP_INV_3P5)                0.0070150495
                                                  0.4186443090 r
  U2181/X (STP_ND2_G_2)                0.0116734505
                                                  0.4303177595 f
  U2326/X (STP_OAI22_0P5)              0.0168035030
                                                  0.4471212626 r
  message[51] (out)                    0.0000000000
                                                  0.4471212626 r
  data arrival time                               0.4471212626

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4471212626
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0471212566


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[58]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[11] (in)                    0.0000000000
                                                  0.0000000000 r
  U2268/X (STP_EO3_3)                  0.0915978923
                                                  0.0915978923 r
  U1919/X (STP_EO3_3)                  0.0354632810
                                                  0.1270611733 f
  U1918/X (STP_EN3_3)                  0.0757464319
                                                  0.2028076053 r
  U1933/X (STP_INV_7P5)                0.0239352137
                                                  0.2267428190 f
  U1852/X (STP_INV_S_14)               0.0119284838
                                                  0.2386713028 r
  U1508/X (STP_ND3_2)                  0.0257736444
                                                  0.2644449472 f
  U1660/X (STP_NR2_G_4)                0.0204145908
                                                  0.2848595381 r
  U1809/X (STP_OAI22_6)                0.0225048959
                                                  0.3073644340 f
  U2039/X (STP_NR2B_8)                 0.0222786367
                                                  0.3296430707 f
  U2030/X (STP_ND3_16)                 0.0100303888
                                                  0.3396734595 r
  U1820/X (STP_BUF_S_20)               0.0214476585
                                                  0.3611211181 r
  U1931/X (STP_NR2_G_12)               0.0093060136
                                                  0.3704271317 f
  U1412/X (STP_ND2_9)                  0.0113357604
                                                  0.3817628920 r
  U1768/X (STP_ND2_6)                  0.0191925764
                                                  0.4009554684 f
  U1285/X (STP_AOI22_1)                0.0212455690
                                                  0.4222010374 r
  U2257/X (STP_OAI21_1)                0.0231794715
                                                  0.4453805089 f
  message[58] (out)                    0.0000000000
                                                  0.4453805089 f
  data arrival time                               0.4453805089

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4453805089
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0453805029


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[54]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[19] (in)                    0.0000000000
                                                  0.0000000000 r
  U2136/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1629/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1815/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1814/X (STP_EN3_3)                  0.0725021064
                                                  0.2193738520 r
  U1661/X (STP_INV_11)                 0.0182297230
                                                  0.2376035750 f
  U2194/X (STP_INV_18)                 0.0124848187
                                                  0.2500883937 r
  U1942/X (STP_BUF_S_32)               0.0177407563
                                                  0.2678291500 r
  U2115/X (STP_NR2_G_12)               0.0073032379
                                                  0.2751323879 f
  U2114/X (STP_OAI21_8)                0.0111799538
                                                  0.2863123417 r
  U2141/X (STP_ND2_S_10)               0.0132511556
                                                  0.2995634973 f
  U2046/X (STP_NR2_8)                  0.0136376619
                                                  0.3132011592 r
  U2030/X (STP_ND3_16)                 0.0277236700
                                                  0.3409248292 f
  U1819/X (STP_BUF_S_20)               0.0228327215
                                                  0.3637575507 f
  U1938/X (STP_ND2_16)                 0.0097886920
                                                  0.3735462427 r
  U2015/X (STP_INV_3P5)                0.0208514333
                                                  0.3943976760 f
  U2363/X (STP_NR2_G_0P8)              0.0185533762
                                                  0.4129510522 r
  U1873/X (STP_OAI21_1)                0.0223106742
                                                  0.4352617264 f
  U2107/X (STP_OAI31_G_0P5)            0.0097939074
                                                  0.4450556338 r
  message[54] (out)                    0.0000000000
                                                  0.4450556338 r
  data arrival time                               0.4450556338

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4450556338
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0450556278


    Net: message[0]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[1]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[2]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[3]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[4]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[5]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[6]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[7]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[8]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[9]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[10]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[11]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[12]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[13]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[14]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[15]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[16]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[17]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[18]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[19]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[20]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[21]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[22]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[23]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[24]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[25]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[26]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[27]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[28]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[29]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[30]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[31]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[32]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[33]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[34]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[35]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[36]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[37]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[38]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[39]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[40]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[41]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[42]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[43]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[44]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[45]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[46]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[47]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[48]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[49]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[50]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[51]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[52]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[53]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[54]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[55]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[56]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[57]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[58]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[59]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[60]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[61]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[62]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[63]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Design: IP_DAEC_decoder

    max_area           0.0000000000
  - Current Area       1683.1920166016
  ------------------------------
    Slack              -1683.1920166016  (VIOLATED)


    Design: IP_DAEC_decoder

    max_leakage_power      0.0000000000
  - Current Leakage Power  47446.4375000000
  ----------------------------------
    Slack                  -47446.4375000000  (VIOLATED)


1
