{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677412772367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Early Power Estimator File Generator Quartus Prime " "Running Quartus Prime Early Power Estimator File Generator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677412772373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 19:59:32 2023 " "Processing started: Sun Feb 26 19:59:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677412772373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1677412772373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=on --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720 --estimate_power=off --output_epe=ov5640_hdmi_1280x720_early_pwr.csv " "Command: quartus_pow --read_settings_files=on --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720 --estimate_power=off --output_epe=ov5640_hdmi_1280x720_early_pwr.csv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1677412772373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1677412772979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Design Software" 0 -1 1677412772983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Design Software" 0 -1 1677412772983 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Design Software" 0 -1 1677412773274 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3fk1 " "Entity dcfifo_3fk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1677412773309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1677412773309 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1677412773309 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Software" 0 -1 1677412773309 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ov5640_hdmi_1280x720.sdc " "Synopsys Design Constraints File file not found: 'ov5640_hdmi_1280x720.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Software" 0 -1 1677412773318 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst3\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\|ddio_outa\[0\]~DFFLO sys_clk " "Register hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst3\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\|ddio_outa\[0\]~DFFLO is being clocked by sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677412773325 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Software" 0 -1 1677412773325 "|ov5640_hdmi_1280x720|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_pclk " "Node: ov5640_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|delayed_wrptr_g\[3\] ov5640_pclk " "Register sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by ov5640_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677412773325 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Software" 0 -1 1677412773325 "|ov5640_hdmi_1280x720|ov5640_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Node: ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov5640_top:ov5640_top_inst\|ov5640_cfg:ov5640_cfg_inst\|cfg_done ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Register ov5640_top:ov5640_top_inst\|ov5640_cfg:ov5640_cfg_inst\|cfg_done is being clocked by ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677412773325 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Software" 0 -1 1677412773325 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " "Node: ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|ack ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " "Latch ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|ack is being clocked by ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677412773325 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Software" 0 -1 1677412773325 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Software" 0 -1 1677412773327 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677412773337 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677412773337 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677412773337 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677412773337 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677412773337 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677412773337 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677412773337 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677412773337 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Design Software" 0 -1 1677412773358 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Design Software" 0 -1 1677412773362 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Design Software" 0 -1 1677412773390 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Design Software" 0 -1 1677412773520 ""}
{ "Info" "IEPEO_WROTE_EPE_FILE" "ov5640_hdmi_1280x720_early_pwr.csv " "Created Early Power Estimation file \"ov5640_hdmi_1280x720_early_pwr.csv\"" {  } {  } 0 214002 "Created Early Power Estimation file \"%1!s!\"" 0 0 "Design Software" 0 -1 1677412773779 ""}
{ "Info" "IPAN_PAN_NOT_ESTIMATING_POWER" "" "No power estimate will be produced." {  } {  } 0 215029 "No power estimate will be produced." 0 0 "Design Software" 0 -1 1677412773830 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Design Software" 0 -1 1677412773834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Early Power Estimator File Generator 0 s 17 s Quartus Prime " "Quartus Prime Early Power Estimator File Generator was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677412773905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 19:59:33 2023 " "Processing ended: Sun Feb 26 19:59:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677412773905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677412773905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677412773905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1677412773905 ""}
