==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.933 seconds; current allocated memory: 127.184 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.403 seconds; current allocated memory: 127.199 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.769 seconds; current allocated memory: 127.166 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.535 seconds; current allocated memory: 127.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1018.571 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.298 seconds; current allocated memory: 127.261 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.666 seconds; current allocated memory: 127.232 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.534 seconds; current allocated memory: 127.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.535 seconds; current allocated memory: 127.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.398 seconds; current allocated memory: 127.313 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.656 seconds; current allocated memory: 127.263 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.296 seconds; current allocated memory: 127.333 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.684 seconds; current allocated memory: 127.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1018.648 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.787 seconds; current allocated memory: 127.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.615 seconds; current allocated memory: 127.300 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1018.644 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1018.561 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:74:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/file.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.842 seconds; current allocated memory: 129.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int) const' into 'ap_int_base<8, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:17)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:20)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator=(bool)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'fp_struct<float>::to_float() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:350:24)
INFO: [HLS 214-178] Inlining function 'dense1' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'printData2D' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:370:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'compareFiles' (MagicWand/utils.c:68:0)
INFO: [HLS 214-178] Inlining function 'openFile' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'closeFile' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'compareFiles' into 'master' (MagicWand/master.c:6:0)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/file.c:13:12)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fopen (MagicWand/file.c:33:17)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fgets (MagicWand/file.c:46:29)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fflush (MagicWand/utils.c:23:5)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strcmp (MagicWand/file.c:95:13)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strcmp (MagicWand/file.c:95:46)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strcmp (MagicWand/file.c:96:18)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtok (MagicWand/file.c:101:24)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtof (MagicWand/file.c:103:22)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtok (MagicWand/file.c:105:18)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtof (MagicWand/file.c:107:22)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtok (MagicWand/file.c:109:18)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtof (MagicWand/file.c:111:22)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fclose (MagicWand/file.c:124:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/file.c:23:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/utils.c:70:19)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/utils.c:71:19)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/utils.c:72:19)
ERROR: [HLS 214-194] in function 'master': Undefined function fscanf (MagicWand/utils.c:79:29)
ERROR: [HLS 214-194] in function 'master': Undefined function strtof (MagicWand/utils.c:81:16)
ERROR: [HLS 214-194] in function 'master': Undefined function fscanf (MagicWand/utils.c:82:12)
ERROR: [HLS 214-194] in function 'master': Undefined function strcmp (MagicWand/utils.c:83:17)
ERROR: [HLS 214-194] in function 'master': Undefined function strtof (MagicWand/utils.c:84:24)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/utils.c:113:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/utils.c:114:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/utils.c:115:5)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.484 seconds; current allocated memory: 130.322 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.644 seconds; peak allocated memory: 1018.561 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1018.660 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1018.761 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.807 seconds; current allocated memory: 127.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1018.594 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/file.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:74:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/utils.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.671 seconds; current allocated memory: 129.335 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int) const' into 'ap_int_base<8, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:17)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:20)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator=(bool)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'fp_struct<float>::to_float() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:350:24)
INFO: [HLS 214-178] Inlining function 'dense1' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'printData2D' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:370:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'compareFiles' (MagicWand/utils.c:68:0)
INFO: [HLS 214-178] Inlining function 'openFile' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'closeFile' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'compareFiles' into 'master' (MagicWand/master.c:6:0)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/file.c:13:12)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fopen (MagicWand/file.c:33:17)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fgets (MagicWand/file.c:46:29)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fflush (MagicWand/utils.c:23:5)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strcmp (MagicWand/file.c:95:13)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strcmp (MagicWand/file.c:95:46)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strcmp (MagicWand/file.c:96:18)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtok (MagicWand/file.c:101:24)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtof (MagicWand/file.c:103:22)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtok (MagicWand/file.c:105:18)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtof (MagicWand/file.c:107:22)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtok (MagicWand/file.c:109:18)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtof (MagicWand/file.c:111:22)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fclose (MagicWand/file.c:124:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/file.c:23:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/utils.c:70:19)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/utils.c:71:19)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/utils.c:72:19)
ERROR: [HLS 214-194] in function 'master': Undefined function fscanf (MagicWand/utils.c:79:29)
ERROR: [HLS 214-194] in function 'master': Undefined function strtof (MagicWand/utils.c:81:16)
ERROR: [HLS 214-194] in function 'master': Undefined function fscanf (MagicWand/utils.c:82:12)
ERROR: [HLS 214-194] in function 'master': Undefined function strcmp (MagicWand/utils.c:83:17)
ERROR: [HLS 214-194] in function 'master': Undefined function strtof (MagicWand/utils.c:84:24)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/utils.c:113:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/utils.c:114:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/utils.c:115:5)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.438 seconds; current allocated memory: 130.352 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.732 seconds; peak allocated memory: 1018.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1018.761 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.793 seconds; current allocated memory: 127.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.717 seconds; current allocated memory: 127.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.688 seconds; current allocated memory: 127.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.635 seconds; current allocated memory: 127.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.707 seconds; current allocated memory: 127.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1018.594 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:74:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/file.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.879 seconds; current allocated memory: 129.320 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int) const' into 'ap_int_base<8, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:17)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:20)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator=(bool)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'fp_struct<float>::to_float() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:350:24)
INFO: [HLS 214-178] Inlining function 'dense1' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'printData2D' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:370:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'compareFiles' (MagicWand/utils.c:68:0)
INFO: [HLS 214-178] Inlining function 'openFile' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'closeFile' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'compareFiles' into 'master' (MagicWand/master.c:6:0)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/file.c:13:12)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fopen (MagicWand/file.c:33:17)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fgets (MagicWand/file.c:46:29)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fflush (MagicWand/utils.c:23:5)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strcmp (MagicWand/file.c:95:13)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strcmp (MagicWand/file.c:95:46)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strcmp (MagicWand/file.c:96:18)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtok (MagicWand/file.c:101:24)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtof (MagicWand/file.c:103:22)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtok (MagicWand/file.c:105:18)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtof (MagicWand/file.c:107:22)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtok (MagicWand/file.c:109:18)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtof (MagicWand/file.c:111:22)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fclose (MagicWand/file.c:124:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/file.c:23:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/utils.c:70:19)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/utils.c:71:19)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/utils.c:72:19)
ERROR: [HLS 214-194] in function 'master': Undefined function fscanf (MagicWand/utils.c:79:29)
ERROR: [HLS 214-194] in function 'master': Undefined function strtof (MagicWand/utils.c:81:16)
ERROR: [HLS 214-194] in function 'master': Undefined function fscanf (MagicWand/utils.c:82:12)
ERROR: [HLS 214-194] in function 'master': Undefined function strcmp (MagicWand/utils.c:83:17)
ERROR: [HLS 214-194] in function 'master': Undefined function strtof (MagicWand/utils.c:84:24)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/utils.c:113:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/utils.c:114:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/utils.c:115:5)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.894 seconds; current allocated memory: 130.352 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.173 seconds; peak allocated memory: 1018.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1018.594 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/utils.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:74:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/file.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.388 seconds; current allocated memory: 129.320 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int) const' into 'ap_int_base<8, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:17)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:337:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:336:20)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator=(bool)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:335:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'fp_struct<float>::to_float() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:350:24)
INFO: [HLS 214-178] Inlining function 'dense1' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'printData2D' into 'readFile' (MagicWand/file.c:26:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:370:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'compareFiles' (MagicWand/utils.c:68:0)
INFO: [HLS 214-178] Inlining function 'openFile' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'closeFile' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'compareFiles' into 'master' (MagicWand/master.c:6:0)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/file.c:13:12)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fopen (MagicWand/file.c:33:17)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fgets (MagicWand/file.c:46:29)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fflush (MagicWand/utils.c:23:5)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strcmp (MagicWand/file.c:95:13)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strcmp (MagicWand/file.c:95:46)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strcmp (MagicWand/file.c:96:18)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtok (MagicWand/file.c:101:24)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtof (MagicWand/file.c:103:22)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtok (MagicWand/file.c:105:18)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtof (MagicWand/file.c:107:22)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtok (MagicWand/file.c:109:18)
ERROR: [HLS 214-194] in function 'readFile': Undefined function strtof (MagicWand/file.c:111:22)
ERROR: [HLS 214-194] in function 'readFile': Undefined function fclose (MagicWand/file.c:124:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/file.c:23:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/utils.c:70:19)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/utils.c:71:19)
ERROR: [HLS 214-194] in function 'master': Undefined function fopen (MagicWand/utils.c:72:19)
ERROR: [HLS 214-194] in function 'master': Undefined function fscanf (MagicWand/utils.c:79:29)
ERROR: [HLS 214-194] in function 'master': Undefined function strtof (MagicWand/utils.c:81:16)
ERROR: [HLS 214-194] in function 'master': Undefined function fscanf (MagicWand/utils.c:82:12)
ERROR: [HLS 214-194] in function 'master': Undefined function strcmp (MagicWand/utils.c:83:17)
ERROR: [HLS 214-194] in function 'master': Undefined function strtof (MagicWand/utils.c:84:24)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/utils.c:113:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/utils.c:114:5)
ERROR: [HLS 214-194] in function 'master': Undefined function fclose (MagicWand/utils.c:115:5)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.883 seconds; current allocated memory: 130.353 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.074 seconds; peak allocated memory: 1018.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.568 seconds; current allocated memory: 127.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.197 seconds; current allocated memory: 127.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.867 seconds; current allocated memory: 127.433 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1018.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.894 seconds; current allocated memory: 127.433 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.992 seconds; current allocated memory: 127.433 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.859 seconds; current allocated memory: 127.433 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.799 seconds; current allocated memory: 127.427 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.341 seconds; current allocated memory: 127.421 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.862 seconds; current allocated memory: 127.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1018.746 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1018.746 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1018.746 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.551 seconds; current allocated memory: 127.353 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1018.697 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 1018.716 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1018.548 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:73:134
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.841 seconds; current allocated memory: 128.956 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'master'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.095 seconds; current allocated memory: 129.042 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.295 seconds; peak allocated memory: 1018.548 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1018.585 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:73:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'FIRST_NUM_KERNELS': MagicWand/master.c:8:22
ERROR: [HLS 207-3771] use of undeclared identifier 'FIRST_NUM_KERNELS': MagicWand/master.c:9:20
ERROR: [HLS 207-3771] use of undeclared identifier 'SECOND_NUM_KERNELS': MagicWand/master.c:10:21
ERROR: [HLS 207-3771] use of undeclared identifier 'SECOND_NUM_KERNELS': MagicWand/master.c:11:20
ERROR: [HLS 207-3771] use of undeclared identifier 'THIRD_NUM_KERNELS': MagicWand/master.c:12:16
ERROR: [HLS 207-3771] use of undeclared identifier 'FOURTH_NUM_KERNELS': MagicWand/master.c:13:16
ERROR: [HLS 207-3771] use of undeclared identifier 'FOURTH_NUM_KERNELS': MagicWand/master.c:14:16
ERROR: [HLS 207-3771] use of undeclared identifier 'data': MagicWand/master.c:16:23
ERROR: [HLS 207-3771] use of undeclared identifier 'FIRST_NUM_ROWS': MagicWand/master.c:16:29
ERROR: [HLS 207-3771] use of undeclared identifier 'FIRST_NUM_COLS': MagicWand/master.c:16:45
ERROR: [HLS 207-3771] use of undeclared identifier 'FIRST_NUM_KERNELS': MagicWand/master.c:16:61
ERROR: [HLS 207-3771] use of undeclared identifier 'firstKernel': MagicWand/master.c:16:80
ERROR: [HLS 207-3771] use of undeclared identifier 'firstBias': MagicWand/master.c:16:93
ERROR: [HLS 207-3771] use of undeclared identifier 'FIRST_NUM_KERNELS': MagicWand/master.c:17:22
ERROR: [HLS 207-3771] use of undeclared identifier 'FIRST_NUM_KERNELS': MagicWand/master.c:18:18
ERROR: [HLS 207-3771] use of undeclared identifier 'FIRST_NUM_KERNELS': MagicWand/master.c:19:22
ERROR: [HLS 207-3771] use of undeclared identifier 'SECOND_NUM_ROWS': MagicWand/master.c:19:47
ERROR: [HLS 207-3771] use of undeclared identifier 'SECOND_NUM_COLS': MagicWand/master.c:19:64
ERROR: [HLS 207-3771] use of undeclared identifier 'SECOND_NUM_KERNELS': MagicWand/master.c:19:81
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.48 seconds; current allocated memory: 129.240 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.734 seconds; peak allocated memory: 1018.585 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:73:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'BATCH': MagicWand/parameters.h:16:14
ERROR: [HLS 207-3771] use of undeclared identifier 'DATA_SIZE': MagicWand/parameters.h:16:21
ERROR: [HLS 207-3771] use of undeclared identifier 'BATCH': MagicWand/master.c:6:14
ERROR: [HLS 207-3771] use of undeclared identifier 'DATA_SIZE': MagicWand/master.c:6:21
ERROR: [HLS 207-3771] use of undeclared identifier 'BATCH': MagicWand/master.c:14:15
ERROR: [HLS 207-3771] use of undeclared identifier 'DATA_SIZE': MagicWand/master.c:14:22
ERROR: [HLS 207-3771] use of undeclared identifier 'data': MagicWand/master.c:14:33
WARNING: [HLS 207-3940] implicit declaration of function 'printData3D' is invalid in C99: MagicWand/master.c:15:2
ERROR: [HLS 207-3771] use of undeclared identifier 'BATCH': MagicWand/master.c:15:14
ERROR: [HLS 207-3771] use of undeclared identifier 'DATA_SIZE': MagicWand/master.c:15:21
ERROR: [HLS 207-3771] use of undeclared identifier 'BATCH': MagicWand/master.c:16:10
ERROR: [HLS 207-3771] use of undeclared identifier 'DATA_SIZE': MagicWand/master.c:16:17
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.396 seconds; current allocated memory: 129.143 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.601 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:73:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'BATCH': MagicWand/parameters.h:16:14
ERROR: [HLS 207-3771] use of undeclared identifier 'DATA_SIZE': MagicWand/parameters.h:16:21
ERROR: [HLS 207-3771] use of undeclared identifier 'data': MagicWand/master.c:17:23
WARNING: [HLS 207-3940] implicit declaration of function 'printData3D' is invalid in C99: MagicWand/master.c:18:2
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.405 seconds; current allocated memory: 129.090 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.563 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.908 seconds; current allocated memory: 127.458 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.695 seconds; current allocated memory: 127.458 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.553 seconds; current allocated memory: 127.458 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.63 seconds; current allocated memory: 127.458 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.67 seconds; current allocated memory: 127.458 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.682 seconds; current allocated memory: 127.458 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.573 seconds; current allocated memory: 127.458 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 26.11 seconds; current allocated memory: 127.458 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.394 seconds; current allocated memory: 127.458 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.904 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.492 seconds; current allocated memory: 127.458 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.384 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.827 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.814 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.81 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.883 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.993 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.033 seconds; current allocated memory: 127.394 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.781 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.088 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.99 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.892 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:73:134
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.507 seconds; current allocated memory: 129.113 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:73:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
ERROR: [HLS 214-194] in function 'master': Undefined function printData3D (MagicWand/master.c:17:2)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:49:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:114:30)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 9.058 seconds; current allocated memory: 130.261 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.314 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:73:134
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.427 seconds; current allocated memory: 129.113 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:73:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:49:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:114:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:49:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:114:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.48 seconds; current allocated memory: 133.155 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 133.156 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 168.697 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 219.593 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (MagicWand/model_functions.c:75) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (MagicWand/model_functions.c:75) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_2' (MagicWand/model_functions.c:41) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_3' (MagicWand/model_functions.c:7) in function 'convolution1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (MagicWand/model_functions.c:92) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (MagicWand/model_functions.c:109) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_1' (MagicWand/model_functions.c:121) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_2' (MagicWand/model_functions.c:121) in function 'master' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_111_1' (MagicWand/model_functions.c:109) in function 'master' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_44_2' (MagicWand/model_functions.c:41) in function 'convolution2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_2' (MagicWand/model_functions.c:109) in function 'master' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_4' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_5' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_6' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_62_7' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_83_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_83_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_83_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.204 seconds; current allocated memory: 296.241 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_78_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_2' (MagicWand/model_functions.c:75:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_77_1' (MagicWand/model_functions.c:75:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_2' (MagicWand/model_functions.c:75:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (MagicWand/model_functions.c:75:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_2' (MagicWand/model_functions.c:92:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_1' (MagicWand/model_functions.c:92:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_1' (MagicWand/model_functions.c:41:9) in function 'convolution2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (MagicWand/model_functions.c:7:12) in function 'convolution1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (MagicWand/model_functions.c:7:9) in function 'convolution1.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:84:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:99:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:54:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:63:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:59:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:67:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:49:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:17:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:18:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:25:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:26:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:30:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:13:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.114 seconds; current allocated memory: 412.451 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_83_3' to 'maxPool_1_Pipeline_VITIS_LOOP_83_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_1', MagicWand/model_functions.c:16) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_3', MagicWand/model_functions.c:17) on array 'input_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_6', MagicWand/model_functions.c:18) on array 'input_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_15', MagicWand/model_functions.c:29) on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_11', MagicWand/model_functions.c:25) on array 'input_r' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 36, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.933 seconds; current allocated memory: 413.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 415.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_3'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln84', MagicWand/model_functions.c:84) of variable 'conv', MagicWand/model_functions.c:84 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln84', MagicWand/model_functions.c:84) of variable 'conv', MagicWand/model_functions.c:84 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 415.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.171 seconds; current allocated memory: 415.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 416.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 416.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'm_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'.
WARNING: [HLS 200-885] The II Violation in module 'convolution2' (loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'): Unable to schedule 'load' operation ('m_0_load_32', MagicWand/model_functions.c:63) on array 'm_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 103, loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 417.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.843 seconds; current allocated memory: 419.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'maxPool_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'maxPool_Pipeline_VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 419.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 420.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 420.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 420.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' (loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln99', MagicWand/model_functions.c:99) of variable 'add_i', MagicWand/model_functions.c:99 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:99) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' (loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln99', MagicWand/model_functions.c:99) of variable 'add_i', MagicWand/model_functions.c:99 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:99) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 420.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 420.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 68, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 421.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 422.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'VITIS_LOOP_124_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 422.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 422.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_128_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 422.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 422.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 423.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 423.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_1' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 426.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' pipeline 'VITIS_LOOP_83_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 431.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 433.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2' pipeline 'VITIS_LOOP_43_1_VITIS_LOOP_44_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution2' is 19458 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 440.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_Pipeline_VITIS_LOOP_83_3' pipeline 'maxPool_Pipeline_VITIS_LOOP_83_3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.095 seconds; current allocated memory: 446.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 448.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' pipeline 'VITIS_LOOP_96_2_VITIS_LOOP_98_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 449.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_111_1' pipeline 'VITIS_LOOP_111_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 454.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_124_1' pipeline 'VITIS_LOOP_124_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_124_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.837 seconds; current allocated memory: 456.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_128_2' pipeline 'VITIS_LOOP_128_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_128_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 458.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 462.399 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_111_1_secondDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.239 seconds; current allocated memory: 466.372 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.988 seconds; current allocated memory: 471.425 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 3 seconds. Elapsed time: 34.437 seconds; current allocated memory: 471.411 MB.
INFO: [HLS 200-112] Total CPU user time: 24 seconds. Total CPU system time: 4 seconds. Total elapsed time: 35.66 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.111 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.904 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.936 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.699 seconds; current allocated memory: 127.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.619 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1018.753 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.147 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.952 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.319 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.513 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.97 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.612 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.693 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.102 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.808 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.629 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.719 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.746 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.664 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.662 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.595 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.607 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.671 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.233 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.761 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.574 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.624 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.545 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.441 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.036 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.444 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.443 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.804 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.572 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.676 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.679 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.589 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.624 seconds; current allocated memory: 127.409 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.807 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.739 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.078 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.562 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.501 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.473 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.84 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.876 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.092 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.719 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.316 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.863 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.873 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.577 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.502 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:73:134
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.586 seconds; current allocated memory: 129.113 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:73:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
ERROR: [HLS 214-194] in function 'master': Undefined function printData3D (MagicWand/master.c:17:2)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:49:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:114:30)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.94 seconds; current allocated memory: 130.261 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.26 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'firstKernel': MagicWand/master.c:16:39
ERROR: [HLS 207-3771] use of undeclared identifier 'firstBias': MagicWand/master.c:16:52
ERROR: [HLS 207-3771] use of undeclared identifier 'secondKernel': MagicWand/master.c:25:41
ERROR: [HLS 207-3771] use of undeclared identifier 'secondBias': MagicWand/master.c:25:55
ERROR: [HLS 207-3771] use of undeclared identifier 'firstDense': MagicWand/master.c:27:38
ERROR: [HLS 207-3771] use of undeclared identifier 'thirdBias': MagicWand/master.c:27:50
ERROR: [HLS 207-3771] use of undeclared identifier 'secondDense': MagicWand/master.c:28:29
ERROR: [HLS 207-3771] use of undeclared identifier 'fourthBias': MagicWand/master.c:28:42
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1019.617 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.692 seconds; peak allocated memory: 1019.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:73:134
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.424 seconds; current allocated memory: 129.113 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:73:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:49:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:114:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:49:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:114:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.562 seconds; current allocated memory: 133.155 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 133.156 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 168.698 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 218.440 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (MagicWand/model_functions.c:75) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (MagicWand/model_functions.c:75) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_2' (MagicWand/model_functions.c:41) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_3' (MagicWand/model_functions.c:7) in function 'convolution1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (MagicWand/model_functions.c:92) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (MagicWand/model_functions.c:109) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_1' (MagicWand/model_functions.c:121) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_2' (MagicWand/model_functions.c:121) in function 'master' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_111_1' (MagicWand/model_functions.c:109) in function 'master' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_44_2' (MagicWand/model_functions.c:41) in function 'convolution2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_2' (MagicWand/model_functions.c:109) in function 'master' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_4' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_5' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_6' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_62_7' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_83_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_83_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_83_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.145 seconds; current allocated memory: 293.937 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_78_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_2' (MagicWand/model_functions.c:75:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_77_1' (MagicWand/model_functions.c:75:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_2' (MagicWand/model_functions.c:75:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (MagicWand/model_functions.c:75:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_2' (MagicWand/model_functions.c:92:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_1' (MagicWand/model_functions.c:92:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_1' (MagicWand/model_functions.c:41:9) in function 'convolution2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (MagicWand/model_functions.c:7:12) in function 'convolution1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (MagicWand/model_functions.c:7:9) in function 'convolution1.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:84:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:99:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:54:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:63:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:59:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:67:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:49:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:17:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:18:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:25:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:26:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:30:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:13:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.013 seconds; current allocated memory: 408.993 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_83_3' to 'maxPool_1_Pipeline_VITIS_LOOP_83_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_1', MagicWand/model_functions.c:16) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_3', MagicWand/model_functions.c:17) on array 'input_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_6', MagicWand/model_functions.c:18) on array 'input_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_15', MagicWand/model_functions.c:29) on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_11', MagicWand/model_functions.c:25) on array 'input_r' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 36, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 410.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 411.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_3'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln84', MagicWand/model_functions.c:84) of variable 'conv', MagicWand/model_functions.c:84 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln84', MagicWand/model_functions.c:84) of variable 'conv', MagicWand/model_functions.c:84 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 412.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 412.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 412.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 412.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'm_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'.
WARNING: [HLS 200-885] The II Violation in module 'convolution2' (loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'): Unable to schedule 'load' operation ('m_0_load_32', MagicWand/model_functions.c:63) on array 'm_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 103, loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.872 seconds; current allocated memory: 414.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 416.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'maxPool_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'maxPool_Pipeline_VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 416.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 416.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 416.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 417.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' (loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln99', MagicWand/model_functions.c:99) of variable 'add_i', MagicWand/model_functions.c:99 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:99) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' (loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln99', MagicWand/model_functions.c:99) of variable 'add_i', MagicWand/model_functions.c:99 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:99) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 417.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 417.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 68, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 418.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 418.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'VITIS_LOOP_124_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.493 seconds; current allocated memory: 418.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 419.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_128_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 419.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 419.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 419.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 420.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_1' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.173 seconds; current allocated memory: 422.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' pipeline 'VITIS_LOOP_83_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.633 seconds; current allocated memory: 428.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 429.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2' pipeline 'VITIS_LOOP_43_1_VITIS_LOOP_44_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution2' is 19458 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 436.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_Pipeline_VITIS_LOOP_83_3' pipeline 'maxPool_Pipeline_VITIS_LOOP_83_3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.095 seconds; current allocated memory: 443.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 444.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' pipeline 'VITIS_LOOP_96_2_VITIS_LOOP_98_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 446.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_111_1' pipeline 'VITIS_LOOP_111_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 450.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_124_1' pipeline 'VITIS_LOOP_124_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_124_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 453.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_128_2' pipeline 'VITIS_LOOP_128_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_128_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 454.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 458.939 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_111_1_secondDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.017 seconds; current allocated memory: 462.911 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 467.945 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 3 seconds. Elapsed time: 34.019 seconds; current allocated memory: 467.931 MB.
INFO: [HLS 200-112] Total CPU user time: 25 seconds. Total CPU system time: 4 seconds. Total elapsed time: 35.291 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:73:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.579 seconds; current allocated memory: 129.127 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:73:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:49:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:114:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:49:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:114:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.721 seconds; current allocated memory: 133.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 133.153 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 168.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 219.590 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (MagicWand/model_functions.c:75) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (MagicWand/model_functions.c:75) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_2' (MagicWand/model_functions.c:41) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_3' (MagicWand/model_functions.c:7) in function 'convolution1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (MagicWand/model_functions.c:92) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (MagicWand/model_functions.c:109) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_1' (MagicWand/model_functions.c:121) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_2' (MagicWand/model_functions.c:121) in function 'master' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_111_1' (MagicWand/model_functions.c:109) in function 'master' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_44_2' (MagicWand/model_functions.c:41) in function 'convolution2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_2' (MagicWand/model_functions.c:109) in function 'master' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_4' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_5' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_6' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_62_7' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_83_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_83_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_83_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.251 seconds; current allocated memory: 296.239 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_78_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_2' (MagicWand/model_functions.c:75:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_77_1' (MagicWand/model_functions.c:75:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_2' (MagicWand/model_functions.c:75:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (MagicWand/model_functions.c:75:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_2' (MagicWand/model_functions.c:92:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_1' (MagicWand/model_functions.c:92:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_1' (MagicWand/model_functions.c:41:9) in function 'convolution2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (MagicWand/model_functions.c:7:12) in function 'convolution1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (MagicWand/model_functions.c:7:9) in function 'convolution1.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:84:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:99:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:54:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:63:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:59:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:67:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:49:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:17:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:18:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:25:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:26:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:30:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:13:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.115 seconds; current allocated memory: 412.448 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_83_3' to 'maxPool_1_Pipeline_VITIS_LOOP_83_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_1', MagicWand/model_functions.c:16) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_3', MagicWand/model_functions.c:17) on array 'input_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_6', MagicWand/model_functions.c:18) on array 'input_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_15', MagicWand/model_functions.c:29) on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_11', MagicWand/model_functions.c:25) on array 'input_r' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 36, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 413.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 415.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_3'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln84', MagicWand/model_functions.c:84) of variable 'conv', MagicWand/model_functions.c:84 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln84', MagicWand/model_functions.c:84) of variable 'conv', MagicWand/model_functions.c:84 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 415.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 415.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 416.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 416.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'm_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'.
WARNING: [HLS 200-885] The II Violation in module 'convolution2' (loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'): Unable to schedule 'load' operation ('m_0_load_32', MagicWand/model_functions.c:63) on array 'm_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 103, loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.827 seconds; current allocated memory: 417.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 419.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'maxPool_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'maxPool_Pipeline_VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 419.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 420.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 420.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 420.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' (loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln99', MagicWand/model_functions.c:99) of variable 'add_i', MagicWand/model_functions.c:99 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:99) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' (loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln99', MagicWand/model_functions.c:99) of variable 'add_i', MagicWand/model_functions.c:99 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:99) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 420.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 420.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 68, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 421.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 422.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'VITIS_LOOP_124_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 422.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 422.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_128_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 422.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 422.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 423.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 423.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_1' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 426.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' pipeline 'VITIS_LOOP_83_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.657 seconds; current allocated memory: 431.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 433.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2' pipeline 'VITIS_LOOP_43_1_VITIS_LOOP_44_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution2' is 19458 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 440.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_Pipeline_VITIS_LOOP_83_3' pipeline 'maxPool_Pipeline_VITIS_LOOP_83_3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.206 seconds; current allocated memory: 446.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 448.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' pipeline 'VITIS_LOOP_96_2_VITIS_LOOP_98_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 449.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_111_1' pipeline 'VITIS_LOOP_111_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 454.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_124_1' pipeline 'VITIS_LOOP_124_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_124_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.91 seconds; current allocated memory: 456.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_128_2' pipeline 'VITIS_LOOP_128_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_128_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 458.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 462.390 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_111_1_secondDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.209 seconds; current allocated memory: 466.371 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.776 seconds; current allocated memory: 471.416 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 4 seconds. Elapsed time: 35.414 seconds; current allocated memory: 471.402 MB.
INFO: [HLS 200-112] Total CPU user time: 25 seconds. Total CPU system time: 5 seconds. Total elapsed time: 36.82 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.013 seconds; current allocated memory: 127.401 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.987 seconds; current allocated memory: 127.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:73:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.04 seconds; current allocated memory: 129.134 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:73:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:49:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:114:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:49:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:114:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.567 seconds; current allocated memory: 133.159 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 133.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 168.702 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 224.437 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (MagicWand/model_functions.c:75) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (MagicWand/model_functions.c:75) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_2' (MagicWand/model_functions.c:41) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_3' (MagicWand/model_functions.c:7) in function 'convolution1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (MagicWand/model_functions.c:92) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (MagicWand/model_functions.c:109) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_1' (MagicWand/model_functions.c:121) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_2' (MagicWand/model_functions.c:121) in function 'master' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_111_1' (MagicWand/model_functions.c:109) in function 'master' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_44_2' (MagicWand/model_functions.c:41) in function 'convolution2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_2' (MagicWand/model_functions.c:109) in function 'master' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_4' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_5' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_6' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_62_7' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_83_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_83_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_83_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.229 seconds; current allocated memory: 305.426 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_78_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_2' (MagicWand/model_functions.c:75:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_77_1' (MagicWand/model_functions.c:75:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_2' (MagicWand/model_functions.c:75:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (MagicWand/model_functions.c:75:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_2' (MagicWand/model_functions.c:92:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_1' (MagicWand/model_functions.c:92:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_1' (MagicWand/model_functions.c:41:9) in function 'convolution2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (MagicWand/model_functions.c:7:12) in function 'convolution1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (MagicWand/model_functions.c:7:9) in function 'convolution1.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:84:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:99:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:54:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:63:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:59:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:67:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:49:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:17:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:18:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:25:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:26:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:30:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:13:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.097 seconds; current allocated memory: 425.476 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_83_3' to 'maxPool_1_Pipeline_VITIS_LOOP_83_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_1', MagicWand/model_functions.c:16) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_3', MagicWand/model_functions.c:17) on array 'input_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_6', MagicWand/model_functions.c:18) on array 'input_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_15', MagicWand/model_functions.c:29) on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_11', MagicWand/model_functions.c:25) on array 'input_r' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 36, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.914 seconds; current allocated memory: 426.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 428.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_3'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln84', MagicWand/model_functions.c:84) of variable 'conv', MagicWand/model_functions.c:84 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln84', MagicWand/model_functions.c:84) of variable 'conv', MagicWand/model_functions.c:84 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 428.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 428.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 429.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 429.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'm_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'.
WARNING: [HLS 200-885] The II Violation in module 'convolution2' (loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'): Unable to schedule 'load' operation ('m_0_load_32', MagicWand/model_functions.c:63) on array 'm_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 103, loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 430.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.759 seconds; current allocated memory: 432.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'maxPool_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'maxPool_Pipeline_VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 432.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 433.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 433.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 433.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' (loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln99', MagicWand/model_functions.c:99) of variable 'add_i', MagicWand/model_functions.c:99 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:99) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' (loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln99', MagicWand/model_functions.c:99) of variable 'add_i', MagicWand/model_functions.c:99 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:99) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 433.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 434.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 68, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 434.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 435.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'VITIS_LOOP_124_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 435.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 435.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_128_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 435.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 436.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 436.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 436.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_1' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 439.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' pipeline 'VITIS_LOOP_83_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 444.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 446.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2' pipeline 'VITIS_LOOP_43_1_VITIS_LOOP_44_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution2' is 19458 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 453.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_Pipeline_VITIS_LOOP_83_3' pipeline 'maxPool_Pipeline_VITIS_LOOP_83_3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.043 seconds; current allocated memory: 459.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 461.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' pipeline 'VITIS_LOOP_96_2_VITIS_LOOP_98_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 462.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_111_1' pipeline 'VITIS_LOOP_111_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 467.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_124_1' pipeline 'VITIS_LOOP_124_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_124_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.811 seconds; current allocated memory: 470.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_128_2' pipeline 'VITIS_LOOP_128_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_128_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 471.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 475.424 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_111_1_secondDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.084 seconds; current allocated memory: 479.401 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.936 seconds; current allocated memory: 484.451 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 3 seconds. Elapsed time: 34.699 seconds; current allocated memory: 484.437 MB.
INFO: [HLS 200-112] Total CPU user time: 24 seconds. Total CPU system time: 4 seconds. Total elapsed time: 36.061 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 9 seconds. CPU system time: 2 seconds. Elapsed time: 4917.93 seconds; current allocated memory: 135.505 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.243 seconds; current allocated memory: 127.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.758 seconds; current allocated memory: 127.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1018.744 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1018.739 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1018.616 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:73:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.788 seconds; current allocated memory: 129.142 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:73:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:49:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:114:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:49:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:59:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:99:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:114:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.162 seconds; current allocated memory: 133.137 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 133.138 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 168.679 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 219.967 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (MagicWand/model_functions.c:75) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (MagicWand/model_functions.c:75) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_2' (MagicWand/model_functions.c:41) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_3' (MagicWand/model_functions.c:7) in function 'convolution1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_4' (MagicWand/model_functions.c:92) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (MagicWand/model_functions.c:109) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_1' (MagicWand/model_functions.c:121) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_2' (MagicWand/model_functions.c:121) in function 'master' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_111_1' (MagicWand/model_functions.c:109) in function 'master' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_44_2' (MagicWand/model_functions.c:41) in function 'convolution2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_2' (MagicWand/model_functions.c:109) in function 'master' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_4' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_5' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_6' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_62_7' (MagicWand/model_functions.c:41) in function 'convolution2' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_83_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_83_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_83_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.067 seconds; current allocated memory: 297.004 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_78_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_2' (MagicWand/model_functions.c:75:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_77_1' (MagicWand/model_functions.c:75:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_2' (MagicWand/model_functions.c:75:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (MagicWand/model_functions.c:75:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_2' (MagicWand/model_functions.c:92:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_1' (MagicWand/model_functions.c:92:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_1' (MagicWand/model_functions.c:41:9) in function 'convolution2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (MagicWand/model_functions.c:7:12) in function 'convolution1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (MagicWand/model_functions.c:7:9) in function 'convolution1.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:81:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:84:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:99:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:54:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:63:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:59:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:67:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:49:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:17:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:18:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:25:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:26:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:30:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:13:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 413.635 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_83_3' to 'maxPool_1_Pipeline_VITIS_LOOP_83_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_1', MagicWand/model_functions.c:16) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_3', MagicWand/model_functions.c:17) on array 'input_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_6', MagicWand/model_functions.c:18) on array 'input_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_15', MagicWand/model_functions.c:29) on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'): Unable to schedule 'load' operation ('input_load_11', MagicWand/model_functions.c:25) on array 'input_r' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 36, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 415.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 416.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_3'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln84', MagicWand/model_functions.c:84) of variable 'conv', MagicWand/model_functions.c:84 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' (loop 'VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln84', MagicWand/model_functions.c:84) of variable 'conv', MagicWand/model_functions.c:84 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 416.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 417.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 417.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 417.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'm_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'.
WARNING: [HLS 200-885] The II Violation in module 'convolution2' (loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'): Unable to schedule 'load' operation ('m_0_load_32', MagicWand/model_functions.c:63) on array 'm_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 103, loop 'VITIS_LOOP_43_1_VITIS_LOOP_44_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 418.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 420.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'maxPool_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'maxPool_Pipeline_VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 421.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 421.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 421.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.16 seconds; current allocated memory: 421.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' (loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln99', MagicWand/model_functions.c:99) of variable 'add_i', MagicWand/model_functions.c:99 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:99) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' (loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln99', MagicWand/model_functions.c:99) of variable 'add_i', MagicWand/model_functions.c:99 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:99) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_96_2_VITIS_LOOP_98_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 421.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 422.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 68, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 422.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 423.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln125', MagicWand/model_functions.c:125) of variable 'sum', MagicWand/model_functions.c:125 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:125) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'VITIS_LOOP_124_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 423.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 423.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_128_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 423.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 424.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 424.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 424.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_1' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.075 seconds; current allocated memory: 427.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_1_Pipeline_VITIS_LOOP_83_3' pipeline 'VITIS_LOOP_83_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.539 seconds; current allocated memory: 432.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 434.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2' pipeline 'VITIS_LOOP_43_1_VITIS_LOOP_44_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution2' is 19458 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 441.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_Pipeline_VITIS_LOOP_83_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_Pipeline_VITIS_LOOP_83_3' pipeline 'maxPool_Pipeline_VITIS_LOOP_83_3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_Pipeline_VITIS_LOOP_83_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.997 seconds; current allocated memory: 447.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 449.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4' pipeline 'VITIS_LOOP_96_2_VITIS_LOOP_98_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 450.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_111_1' pipeline 'VITIS_LOOP_111_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 455.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_124_1' pipeline 'VITIS_LOOP_124_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_124_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.765 seconds; current allocated memory: 458.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_128_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_128_2' pipeline 'VITIS_LOOP_128_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_128_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 459.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.33 seconds; current allocated memory: 463.603 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_111_1_secondDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.745 seconds; current allocated memory: 467.534 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 472.658 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22 seconds. CPU system time: 3 seconds. Elapsed time: 32.661 seconds; current allocated memory: 472.644 MB.
INFO: [HLS 200-112] Total CPU user time: 23 seconds. Total CPU system time: 4 seconds. Total elapsed time: 33.794 seconds; peak allocated memory: 1018.616 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 29.089 seconds; current allocated memory: 130.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1018.616 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5527] missing argument for 'port': MagicWand/model_functions.c:7:9
WARNING: [HLS 207-5527] missing argument for 'port': MagicWand/model_functions.c:7:9
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:74:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 129.269 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:74:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.847 seconds; current allocated memory: 133.170 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 133.171 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 168.712 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 218.456 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (MagicWand/model_functions.c:76) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (MagicWand/model_functions.c:76) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_3' (MagicWand/model_functions.c:8) in function 'convolution1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_4' (MagicWand/model_functions.c:93) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (MagicWand/model_functions.c:110) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_1' (MagicWand/model_functions.c:122) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_2' (MagicWand/model_functions.c:122) in function 'master' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_112_1' (MagicWand/model_functions.c:110) in function 'master' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_45_2' (MagicWand/model_functions.c:42) in function 'convolution2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_114_2' (MagicWand/model_functions.c:110) in function 'master' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_4' (MagicWand/model_functions.c:42) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_54_5' (MagicWand/model_functions.c:42) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_6' (MagicWand/model_functions.c:42) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_7' (MagicWand/model_functions.c:42) in function 'convolution2' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_84_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_84_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_84_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 293.952 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_79_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_2' (MagicWand/model_functions.c:76:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_1' (MagicWand/model_functions.c:76:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_2' (MagicWand/model_functions.c:76:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (MagicWand/model_functions.c:76:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_2' (MagicWand/model_functions.c:93:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' (MagicWand/model_functions.c:93:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (MagicWand/model_functions.c:42:9) in function 'convolution2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_2' (MagicWand/model_functions.c:8:9) in function 'convolution1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (MagicWand/model_functions.c:8:6) in function 'convolution1.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:85:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:100:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:55:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:64:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:60:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:68:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:50:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:17:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:18:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:25:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:26:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:30:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:34:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:14:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 409.066 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_84_3' to 'maxPool_1_Pipeline_VITIS_LOOP_84_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_1', MagicWand/model_functions.c:17) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_3', MagicWand/model_functions.c:18) on array 'input_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_6', MagicWand/model_functions.c:19) on array 'input_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_15', MagicWand/model_functions.c:30) on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_11', MagicWand/model_functions.c:26) on array 'input_r' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 36, loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 410.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 411.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' (loop 'VITIS_LOOP_84_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln85', MagicWand/model_functions.c:85) of variable 'conv', MagicWand/model_functions.c:85 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' (loop 'VITIS_LOOP_84_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln85', MagicWand/model_functions.c:85) of variable 'conv', MagicWand/model_functions.c:85 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_84_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 412.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 412.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 412.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 412.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'm_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
WARNING: [HLS 200-885] The II Violation in module 'convolution2' (loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'): Unable to schedule 'load' operation ('m_0_load_32', MagicWand/model_functions.c:64) on array 'm_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 103, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.751 seconds; current allocated memory: 414.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 416.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'maxPool_Pipeline_VITIS_LOOP_84_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'maxPool_Pipeline_VITIS_LOOP_84_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 416.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 416.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 416.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 417.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' (loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln100', MagicWand/model_functions.c:100) of variable 'add_i', MagicWand/model_functions.c:100 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:100) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' (loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln100', MagicWand/model_functions.c:100) of variable 'add_i', MagicWand/model_functions.c:100 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:100) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 417.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 417.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 68, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 418.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 418.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_125_1' (loop 'VITIS_LOOP_125_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln126', MagicWand/model_functions.c:126) of variable 'sum', MagicWand/model_functions.c:126 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:126) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_125_1' (loop 'VITIS_LOOP_125_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln126', MagicWand/model_functions.c:126) of variable 'sum', MagicWand/model_functions.c:126 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:126) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_125_1' (loop 'VITIS_LOOP_125_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln126', MagicWand/model_functions.c:126) of variable 'sum', MagicWand/model_functions.c:126 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:126) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'VITIS_LOOP_125_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 419.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 419.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_129_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 419.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 419.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 419.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 420.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_1' pipeline 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.027 seconds; current allocated memory: 422.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' pipeline 'VITIS_LOOP_84_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1_Pipeline_VITIS_LOOP_84_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.431 seconds; current allocated memory: 428.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 429.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution2' is 19458 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 436.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_Pipeline_VITIS_LOOP_84_3' pipeline 'maxPool_Pipeline_VITIS_LOOP_84_3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_Pipeline_VITIS_LOOP_84_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.981 seconds; current allocated memory: 443.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 444.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' pipeline 'VITIS_LOOP_97_2_VITIS_LOOP_99_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 446.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 450.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_125_1' pipeline 'VITIS_LOOP_125_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 453.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_129_2' pipeline 'VITIS_LOOP_129_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_129_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 454.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 459.018 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_112_1_secondDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.776 seconds; current allocated memory: 462.998 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 468.070 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22 seconds. CPU system time: 3 seconds. Elapsed time: 31.095 seconds; current allocated memory: 468.056 MB.
INFO: [HLS 200-112] Total CPU user time: 23 seconds. Total CPU system time: 4 seconds. Total elapsed time: 32.301 seconds; peak allocated memory: 1018.616 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1018.616 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:74:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.597 seconds; current allocated memory: 129.142 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:74:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.827 seconds; current allocated memory: 133.137 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 133.138 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 168.679 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 218.423 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (MagicWand/model_functions.c:76) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (MagicWand/model_functions.c:76) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_3' (MagicWand/model_functions.c:8) in function 'convolution1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_4' (MagicWand/model_functions.c:93) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (MagicWand/model_functions.c:110) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_1' (MagicWand/model_functions.c:122) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_2' (MagicWand/model_functions.c:122) in function 'master' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_112_1' (MagicWand/model_functions.c:110) in function 'master' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_45_2' (MagicWand/model_functions.c:42) in function 'convolution2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_114_2' (MagicWand/model_functions.c:110) in function 'master' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_4' (MagicWand/model_functions.c:42) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_54_5' (MagicWand/model_functions.c:42) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_6' (MagicWand/model_functions.c:42) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_7' (MagicWand/model_functions.c:42) in function 'convolution2' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_84_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_84_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_84_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.075 seconds; current allocated memory: 293.919 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_79_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_2' (MagicWand/model_functions.c:76:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_1' (MagicWand/model_functions.c:76:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_2' (MagicWand/model_functions.c:76:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (MagicWand/model_functions.c:76:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_2' (MagicWand/model_functions.c:93:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' (MagicWand/model_functions.c:93:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (MagicWand/model_functions.c:42:9) in function 'convolution2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_2' (MagicWand/model_functions.c:8:12) in function 'convolution1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (MagicWand/model_functions.c:8:9) in function 'convolution1.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:85:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:100:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:55:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:64:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:60:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:68:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:50:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:17:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:18:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:25:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:26:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:30:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:34:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:14:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.894 seconds; current allocated memory: 409.005 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_84_3' to 'maxPool_1_Pipeline_VITIS_LOOP_84_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_1', MagicWand/model_functions.c:17) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_3', MagicWand/model_functions.c:18) on array 'input_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_6', MagicWand/model_functions.c:19) on array 'input_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_15', MagicWand/model_functions.c:30) on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_11', MagicWand/model_functions.c:26) on array 'input_r' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 36, loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 410.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 411.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' (loop 'VITIS_LOOP_84_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln85', MagicWand/model_functions.c:85) of variable 'conv', MagicWand/model_functions.c:85 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' (loop 'VITIS_LOOP_84_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln85', MagicWand/model_functions.c:85) of variable 'conv', MagicWand/model_functions.c:85 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_84_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 412.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 412.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 412.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 412.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'm_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'.
WARNING: [HLS 200-885] The II Violation in module 'convolution2' (loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'): Unable to schedule 'load' operation ('m_0_load_32', MagicWand/model_functions.c:64) on array 'm_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 103, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 414.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 416.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'maxPool_Pipeline_VITIS_LOOP_84_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'maxPool_Pipeline_VITIS_LOOP_84_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 416.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 416.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 416.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 417.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' (loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln100', MagicWand/model_functions.c:100) of variable 'add_i', MagicWand/model_functions.c:100 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:100) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' (loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln100', MagicWand/model_functions.c:100) of variable 'add_i', MagicWand/model_functions.c:100 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:100) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 417.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 417.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 68, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 418.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 418.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_125_1' (loop 'VITIS_LOOP_125_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln126', MagicWand/model_functions.c:126) of variable 'sum', MagicWand/model_functions.c:126 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:126) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_125_1' (loop 'VITIS_LOOP_125_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln126', MagicWand/model_functions.c:126) of variable 'sum', MagicWand/model_functions.c:126 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:126) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_125_1' (loop 'VITIS_LOOP_125_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln126', MagicWand/model_functions.c:126) of variable 'sum', MagicWand/model_functions.c:126 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:126) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'VITIS_LOOP_125_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 419.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 419.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_129_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 419.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 419.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 419.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 420.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_1' pipeline 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 422.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' pipeline 'VITIS_LOOP_84_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1_Pipeline_VITIS_LOOP_84_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.442 seconds; current allocated memory: 428.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 429.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution2' is 19458 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 436.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_Pipeline_VITIS_LOOP_84_3' pipeline 'maxPool_Pipeline_VITIS_LOOP_84_3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_Pipeline_VITIS_LOOP_84_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.249 seconds; current allocated memory: 443.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 444.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' pipeline 'VITIS_LOOP_97_2_VITIS_LOOP_99_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 446.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 450.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_125_1' pipeline 'VITIS_LOOP_125_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.911 seconds; current allocated memory: 453.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_129_2' pipeline 'VITIS_LOOP_129_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_129_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 454.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 458.986 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_112_1_secondDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.1 seconds; current allocated memory: 462.925 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.685 seconds; current allocated memory: 468.057 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 5 seconds. Elapsed time: 35.297 seconds; current allocated memory: 468.043 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 6 seconds. Total elapsed time: 37.217 seconds; peak allocated memory: 1018.616 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1018.680 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:74:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.305 seconds; current allocated memory: 129.222 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:74:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.738 seconds; current allocated memory: 133.217 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 133.218 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 168.760 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 218.311 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (MagicWand/model_functions.c:76) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (MagicWand/model_functions.c:76) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_4' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_5' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_6' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_7' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_3' (MagicWand/model_functions.c:8) in function 'convolution1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_4' (MagicWand/model_functions.c:93) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_2' (MagicWand/model_functions.c:110) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_1' (MagicWand/model_functions.c:122) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_2' (MagicWand/model_functions.c:122) in function 'master' automatically.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_84_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_84_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_84_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 293.262 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_79_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_2' (MagicWand/model_functions.c:76:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_1' (MagicWand/model_functions.c:76:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_2' (MagicWand/model_functions.c:76:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (MagicWand/model_functions.c:76:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_2' (MagicWand/model_functions.c:93:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' (MagicWand/model_functions.c:93:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_112_1' (MagicWand/model_functions.c:110:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (MagicWand/model_functions.c:42:15) in function 'convolution2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (MagicWand/model_functions.c:42:9) in function 'convolution2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_2' (MagicWand/model_functions.c:8:12) in function 'convolution1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (MagicWand/model_functions.c:8:9) in function 'convolution1.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:85:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:100:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:50:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:55:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:64:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:60:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:68:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:17:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:18:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:25:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:26:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:30:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:34:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:14:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 445.371 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_84_3' to 'maxPool_1_Pipeline_VITIS_LOOP_84_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_1', MagicWand/model_functions.c:17) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_3', MagicWand/model_functions.c:18) on array 'input_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_6', MagicWand/model_functions.c:19) on array 'input_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_15', MagicWand/model_functions.c:30) on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_11', MagicWand/model_functions.c:26) on array 'input_r' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 36, loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 446.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 448.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' (loop 'VITIS_LOOP_84_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln85', MagicWand/model_functions.c:85) of variable 'conv', MagicWand/model_functions.c:85 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' (loop 'VITIS_LOOP_84_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln85', MagicWand/model_functions.c:85) of variable 'conv', MagicWand/model_functions.c:85 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_84_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 448.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 448.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 448.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 449.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2_Pipeline_VITIS_LOOP_49_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_49_4' (loop 'VITIS_LOOP_49_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln50', MagicWand/model_functions.c:50) of variable 'add', MagicWand/model_functions.c:50 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:50) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_49_4' (loop 'VITIS_LOOP_49_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln50', MagicWand/model_functions.c:50) of variable 'add', MagicWand/model_functions.c:50 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:50) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_49_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 449.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 449.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2_Pipeline_VITIS_LOOP_54_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_5'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_54_5' (loop 'VITIS_LOOP_54_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln55', MagicWand/model_functions.c:55) of variable 'add1', MagicWand/model_functions.c:55 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:55) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_54_5' (loop 'VITIS_LOOP_54_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln55', MagicWand/model_functions.c:55) of variable 'add1', MagicWand/model_functions.c:55 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:55) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_54_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 449.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 449.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2_Pipeline_VITIS_LOOP_63_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_7'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_63_7' (loop 'VITIS_LOOP_63_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln64', MagicWand/model_functions.c:64) of variable 'add4', MagicWand/model_functions.c:64 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:64) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_63_7' (loop 'VITIS_LOOP_63_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln64', MagicWand/model_functions.c:64) of variable 'add4', MagicWand/model_functions.c:64 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:64) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_63_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 449.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 449.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2_Pipeline_VITIS_LOOP_59_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_6'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_59_6' (loop 'VITIS_LOOP_59_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln60', MagicWand/model_functions.c:60) of variable 'add3', MagicWand/model_functions.c:60 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:60) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_59_6' (loop 'VITIS_LOOP_59_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln60', MagicWand/model_functions.c:60) of variable 'add3', MagicWand/model_functions.c:60 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:60) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_59_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 450.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 450.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 450.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 450.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'maxPool_Pipeline_VITIS_LOOP_84_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'maxPool_Pipeline_VITIS_LOOP_84_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 451.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 451.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 451.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 451.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' (loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln100', MagicWand/model_functions.c:100) of variable 'add_i', MagicWand/model_functions.c:100 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:100) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' (loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln100', MagicWand/model_functions.c:100) of variable 'add_i', MagicWand/model_functions.c:100 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:100) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 452.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 452.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_114_2' (loop 'VITIS_LOOP_114_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('den2_0_0_write_ln115', MagicWand/model_functions.c:115) of variable 'add_i2', MagicWand/model_functions.c:115 on local variable 'den2[0][0]' and 'load' operation ('den2_0_0_load', MagicWand/model_functions.c:115) on local variable 'den2[0][0]'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_114_2' (loop 'VITIS_LOOP_114_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('den2_0_0_write_ln115', MagicWand/model_functions.c:115) of variable 'add_i2', MagicWand/model_functions.c:115 on local variable 'den2[0][0]' and 'load' operation ('den2_0_0_load', MagicWand/model_functions.c:115) on local variable 'den2[0][0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_114_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 452.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 452.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_125_1' (loop 'VITIS_LOOP_125_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln126', MagicWand/model_functions.c:126) of variable 'sum', MagicWand/model_functions.c:126 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:126) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_125_1' (loop 'VITIS_LOOP_125_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln126', MagicWand/model_functions.c:126) of variable 'sum', MagicWand/model_functions.c:126 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:126) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_125_1' (loop 'VITIS_LOOP_125_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln126', MagicWand/model_functions.c:126) of variable 'sum', MagicWand/model_functions.c:126 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:126) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'VITIS_LOOP_125_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 452.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 452.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_129_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 452.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 453.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 453.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 453.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_1' pipeline 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 456.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' pipeline 'VITIS_LOOP_84_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1_Pipeline_VITIS_LOOP_84_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.402 seconds; current allocated memory: 461.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 463.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2_Pipeline_VITIS_LOOP_49_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2_Pipeline_VITIS_LOOP_49_4' pipeline 'VITIS_LOOP_49_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2_Pipeline_VITIS_LOOP_49_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 464.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2_Pipeline_VITIS_LOOP_54_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2_Pipeline_VITIS_LOOP_54_5' pipeline 'VITIS_LOOP_54_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2_Pipeline_VITIS_LOOP_54_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 465.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2_Pipeline_VITIS_LOOP_63_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2_Pipeline_VITIS_LOOP_63_7' pipeline 'VITIS_LOOP_63_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2_Pipeline_VITIS_LOOP_63_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 466.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2_Pipeline_VITIS_LOOP_59_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2_Pipeline_VITIS_LOOP_59_6' pipeline 'VITIS_LOOP_59_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2_Pipeline_VITIS_LOOP_59_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 467.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 469.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_Pipeline_VITIS_LOOP_84_3' pipeline 'maxPool_Pipeline_VITIS_LOOP_84_3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_Pipeline_VITIS_LOOP_84_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.449 seconds; current allocated memory: 470.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 472.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' pipeline 'VITIS_LOOP_97_2_VITIS_LOOP_99_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 473.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_114_2' pipeline 'VITIS_LOOP_114_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 474.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_125_1' pipeline 'VITIS_LOOP_125_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 475.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_129_2' pipeline 'VITIS_LOOP_129_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_129_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 477.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 479.417 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_Pipeline_VITIS_LOOP_49_4_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_114_2_secondDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.669 seconds; current allocated memory: 482.727 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.679 seconds; current allocated memory: 487.913 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 3 seconds. Elapsed time: 26.765 seconds; current allocated memory: 487.900 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 4 seconds. Total elapsed time: 27.93 seconds; peak allocated memory: 1018.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 convolution1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1018.681 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:74:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.314 seconds; current allocated memory: 129.223 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:74:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
WARNING: [HLS 214-281] Estimating pipelined function 'convolution1' with estimated II increased from II=4 to II=7168 because of limited port on variable 'm' (MagicWand/model_functions.c:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.878 seconds; current allocated memory: 133.296 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 133.296 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 168.839 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 218.393 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (MagicWand/model_functions.c:76) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (MagicWand/model_functions.c:76) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_4' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_5' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_6' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_7' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_4' (MagicWand/model_functions.c:93) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_2' (MagicWand/model_functions.c:110) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_1' (MagicWand/model_functions.c:122) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_2' (MagicWand/model_functions.c:122) in function 'master' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'convolution1.1' (MagicWand/model_functions.c:5:39).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_10_1' (MagicWand/model_functions.c:8) in function 'convolution1.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_11_2' (MagicWand/model_functions.c:8) in function 'convolution1.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_3' (MagicWand/model_functions.c:8) in function 'convolution1.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_84_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_84_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_84_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 248 seconds. CPU system time: 1 seconds. Elapsed time: 248.406 seconds; current allocated memory: 381.451 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_79_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_2' (MagicWand/model_functions.c:76:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_1' (MagicWand/model_functions.c:76:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_2' (MagicWand/model_functions.c:76:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (MagicWand/model_functions.c:76:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_2' (MagicWand/model_functions.c:93:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' (MagicWand/model_functions.c:93:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_112_1' (MagicWand/model_functions.c:110:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (MagicWand/model_functions.c:42:15) in function 'convolution2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (MagicWand/model_functions.c:42:9) in function 'convolution2'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:85:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:100:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:50:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:55:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:64:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:60:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:68:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:26:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:30:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:18:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 256 seconds. CPU system time: 2 seconds. Elapsed time: 258.214 seconds; current allocated memory: 860.904 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_84_3' to 'maxPool_1_Pipeline_VITIS_LOOP_84_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convolution1.1'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (function 'convolution1.1'): Unable to schedule 'load' operation ('input_load_25', MagicWand/model_functions.c:27) on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (function 'convolution1.1'): Unable to schedule 'load' operation ('input_load_31', MagicWand/model_functions.c:27) on array 'input_r' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (function 'convolution1.1'): Unable to schedule 'load' operation ('input_load_37', MagicWand/model_functions.c:27) on array 'input_r' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (function 'convolution1.1'): Unable to schedule 'load' operation ('input_load_43', MagicWand/model_functions.c:27) on array 'input_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (function 'convolution1.1'): Unable to schedule 'load' operation ('input_load_29', MagicWand/model_functions.c:27) on array 'input_r' due to limited memory ports (II = 132). Please consider using a memory c==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1018.681 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5533] unexpected pragma argument '.', expects identifier: MagicWand/model_functions.c:7:25
WARNING: [HLS 207-5533] unexpected pragma argument '.', expects identifier: MagicWand/model_functions.c:7:25
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:74:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.352 seconds; current allocated memory: 129.335 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:74:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:50:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:60:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:64:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:100:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:115:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.231 seconds; current allocated memory: 133.265 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 133.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 168.808 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 218.359 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (MagicWand/model_functions.c:76) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (MagicWand/model_functions.c:76) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_4' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_5' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_6' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_7' (MagicWand/model_functions.c:42) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_3' (MagicWand/model_functions.c:8) in function 'convolution1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_4' (MagicWand/model_functions.c:93) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_2' (MagicWand/model_functions.c:110) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_1' (MagicWand/model_functions.c:122) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_2' (MagicWand/model_functions.c:122) in function 'master' automatically.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_84_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_84_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_84_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 293.310 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_79_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_2' (MagicWand/model_functions.c:76:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_1' (MagicWand/model_functions.c:76:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_2' (MagicWand/model_functions.c:76:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (MagicWand/model_functions.c:76:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_2' (MagicWand/model_functions.c:93:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' (MagicWand/model_functions.c:93:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_112_1' (MagicWand/model_functions.c:110:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_2' (MagicWand/model_functions.c:42:15) in function 'convolution2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (MagicWand/model_functions.c:42:9) in function 'convolution2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_2' (MagicWand/model_functions.c:8:9) in function 'convolution1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (MagicWand/model_functions.c:8:6) in function 'convolution1.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:82:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:85:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:100:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:50:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:55:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:64:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:60:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:68:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:17:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:18:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:25:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:26:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:30:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:34:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:14:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.979 seconds; current allocated memory: 445.390 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_84_3' to 'maxPool_1_Pipeline_VITIS_LOOP_84_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_1', MagicWand/model_functions.c:17) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_3', MagicWand/model_functions.c:18) on array 'input_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_6', MagicWand/model_functions.c:19) on array 'input_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_15', MagicWand/model_functions.c:30) on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'convolution1_1' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'): Unable to schedule 'load' operation ('input_load_11', MagicWand/model_functions.c:26) on array 'input_r' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 36, loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 446.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 448.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' (loop 'VITIS_LOOP_84_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln85', MagicWand/model_functions.c:85) of variable 'conv', MagicWand/model_functions.c:85 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' (loop 'VITIS_LOOP_84_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln85', MagicWand/model_functions.c:85) of variable 'conv', MagicWand/model_functions.c:85 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_84_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 448.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 448.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 448.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 449.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2_Pipeline_VITIS_LOOP_49_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_49_4' (loop 'VITIS_LOOP_49_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln50', MagicWand/model_functions.c:50) of variable 'add', MagicWand/model_functions.c:50 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:50) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_49_4' (loop 'VITIS_LOOP_49_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln50', MagicWand/model_functions.c:50) of variable 'add', MagicWand/model_functions.c:50 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:50) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_49_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 449.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 449.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2_Pipeline_VITIS_LOOP_54_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_5'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_54_5' (loop 'VITIS_LOOP_54_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln55', MagicWand/model_functions.c:55) of variable 'add1', MagicWand/model_functions.c:55 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:55) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_54_5' (loop 'VITIS_LOOP_54_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln55', MagicWand/model_functions.c:55) of variable 'add1', MagicWand/model_functions.c:55 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:55) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_54_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 449.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 449.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2_Pipeline_VITIS_LOOP_63_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_7'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_63_7' (loop 'VITIS_LOOP_63_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln64', MagicWand/model_functions.c:64) of variable 'add4', MagicWand/model_functions.c:64 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:64) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_63_7' (loop 'VITIS_LOOP_63_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln64', MagicWand/model_functions.c:64) of variable 'add4', MagicWand/model_functions.c:64 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:64) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_63_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 449.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 450.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2_Pipeline_VITIS_LOOP_59_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_6'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_59_6' (loop 'VITIS_LOOP_59_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln60', MagicWand/model_functions.c:60) of variable 'add3', MagicWand/model_functions.c:60 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:60) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'convolution2_Pipeline_VITIS_LOOP_59_6' (loop 'VITIS_LOOP_59_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln60', MagicWand/model_functions.c:60) of variable 'add3', MagicWand/model_functions.c:60 on local variable 'empty' and 'load' operation ('p_load', MagicWand/model_functions.c:60) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_59_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 450.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 450.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 450.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.164 seconds; current allocated memory: 450.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'maxPool_Pipeline_VITIS_LOOP_84_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'maxPool_Pipeline_VITIS_LOOP_84_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 451.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 451.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 451.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 451.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' (loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln100', MagicWand/model_functions.c:100) of variable 'add_i', MagicWand/model_functions.c:100 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:100) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' (loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln100', MagicWand/model_functions.c:100) of variable 'add_i', MagicWand/model_functions.c:100 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:100) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_97_2_VITIS_LOOP_99_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 452.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 452.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_114_2' (loop 'VITIS_LOOP_114_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('den2_0_0_write_ln115', MagicWand/model_functions.c:115) of variable 'add_i2', MagicWand/model_functions.c:115 on local variable 'den2[0][0]' and 'load' operation ('den2_0_0_load', MagicWand/model_functions.c:115) on local variable 'den2[0][0]'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_114_2' (loop 'VITIS_LOOP_114_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('den2_0_0_write_ln115', MagicWand/model_functions.c:115) of variable 'add_i2', MagicWand/model_functions.c:115 on local variable 'den2[0][0]' and 'load' operation ('den2_0_0_load', MagicWand/model_functions.c:115) on local variable 'den2[0][0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_114_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 452.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 452.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_125_1' (loop 'VITIS_LOOP_125_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln126', MagicWand/model_functions.c:126) of variable 'sum', MagicWand/model_functions.c:126 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:126) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_125_1' (loop 'VITIS_LOOP_125_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln126', MagicWand/model_functions.c:126) of variable 'sum', MagicWand/model_functions.c:126 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:126) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_125_1' (loop 'VITIS_LOOP_125_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln126', MagicWand/model_functions.c:126) of variable 'sum', MagicWand/model_functions.c:126 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:126) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'VITIS_LOOP_125_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 452.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 452.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_129_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 453.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 453.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 453.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 453.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_1' pipeline 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.924 seconds; current allocated memory: 456.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_1_Pipeline_VITIS_LOOP_84_3' pipeline 'VITIS_LOOP_84_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1_Pipeline_VITIS_LOOP_84_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.428 seconds; current allocated memory: 461.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 463.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2_Pipeline_VITIS_LOOP_49_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2_Pipeline_VITIS_LOOP_49_4' pipeline 'VITIS_LOOP_49_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2_Pipeline_VITIS_LOOP_49_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 464.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2_Pipeline_VITIS_LOOP_54_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2_Pipeline_VITIS_LOOP_54_5' pipeline 'VITIS_LOOP_54_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2_Pipeline_VITIS_LOOP_54_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 465.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2_Pipeline_VITIS_LOOP_63_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2_Pipeline_VITIS_LOOP_63_7' pipeline 'VITIS_LOOP_63_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2_Pipeline_VITIS_LOOP_63_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 466.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2_Pipeline_VITIS_LOOP_59_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2_Pipeline_VITIS_LOOP_59_6' pipeline 'VITIS_LOOP_59_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2_Pipeline_VITIS_LOOP_59_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.221 seconds; current allocated memory: 467.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 469.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_Pipeline_VITIS_LOOP_84_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_Pipeline_VITIS_LOOP_84_3' pipeline 'maxPool_Pipeline_VITIS_LOOP_84_3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_Pipeline_VITIS_LOOP_84_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 471.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 472.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4' pipeline 'VITIS_LOOP_97_2_VITIS_LOOP_99_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 473.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_114_2' pipeline 'VITIS_LOOP_114_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 474.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_125_1' pipeline 'VITIS_LOOP_125_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 475.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_129_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_129_2' pipeline 'VITIS_LOOP_129_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_129_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 477.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 479.439 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_Pipeline_VITIS_LOOP_49_4_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_99_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_114_2_secondDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.714 seconds; current allocated memory: 482.776 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.7 seconds; current allocated memory: 487.953 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19 seconds. CPU system time: 3 seconds. Elapsed time: 27.988 seconds; current allocated memory: 487.939 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 4 seconds. Total elapsed time: 29.088 seconds; peak allocated memory: 1018.681 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:77:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.355 seconds; current allocated memory: 129.142 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:77:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:53:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:67:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:103:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:103:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:118:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:53:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:63:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:67:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:103:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:103:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:118:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.942 seconds; current allocated memory: 133.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 133.153 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 168.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 218.251 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (MagicWand/model_functions.c:79) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (MagicWand/model_functions.c:79) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_2' (MagicWand/model_functions.c:45) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_4' (MagicWand/model_functions.c:96) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_115_1' (MagicWand/model_functions.c:113) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_1' (MagicWand/model_functions.c:125) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_132_2' (MagicWand/model_functions.c:125) in function 'master' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_115_1' (MagicWand/model_functions.c:113) in function 'master' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_48_2' (MagicWand/model_functions.c:45) in function 'convolution2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_117_2' (MagicWand/model_functions.c:113) in function 'master' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_52_4' (MagicWand/model_functions.c:45) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_5' (MagicWand/model_functions.c:45) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_62_6' (MagicWand/model_functions.c:45) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_7' (MagicWand/model_functions.c:45) in function 'convolution2' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_87_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_87_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_87_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.063 seconds; current allocated memory: 293.554 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_82_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_2' (MagicWand/model_functions.c:79:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_1' (MagicWand/model_functions.c:79:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_2' (MagicWand/model_functions.c:79:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (MagicWand/model_functions.c:79:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_2' (MagicWand/model_functions.c:96:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_98_1' (MagicWand/model_functions.c:96:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (MagicWand/model_functions.c:45:9) in function 'convolution2'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:85:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:88:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:103:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:58:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:67:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:63:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:71:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:53:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:17:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:22:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:25:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:30:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:32:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:34:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:37:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.925 seconds; current allocated memory: 408.152 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_87_3' to 'maxPool_1_Pipeline_VITIS_LOOP_87_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 409.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 410.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1_Pipeline_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_3'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_87_3' (loop 'VITIS_LOOP_87_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln88', MagicWand/model_functions.c:88) of variable 'conv', MagicWand/model_functions.c:88 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_87_3' (loop 'VITIS_LOOP_87_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln88', MagicWand/model_functions.c:88) of variable 'conv', MagicWand/model_functions.c:88 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 410.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 411.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 411.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 411.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'm_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1_VITIS_LOOP_48_2'.
WARNING: [HLS 200-885] The II Violation in module 'convolution2' (loop 'VITIS_LOOP_47_1_VITIS_LOOP_48_2'): Unable to schedule 'load' operation ('m_0_load_32', MagicWand/model_functions.c:67) on array 'm_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 103, loop 'VITIS_LOOP_47_1_VITIS_LOOP_48_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 412.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 414.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_Pipeline_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'maxPool_Pipeline_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'maxPool_Pipeline_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 415.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 415.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 415.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 415.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_100_2_VITIS_LOOP_102_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_2_VITIS_LOOP_102_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_100_2_VITIS_LOOP_102_4' (loop 'VITIS_LOOP_100_2_VITIS_LOOP_102_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln103', MagicWand/model_functions.c:103) of variable 'add_i', MagicWand/model_functions.c:103 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:103) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_100_2_VITIS_LOOP_102_4' (loop 'VITIS_LOOP_100_2_VITIS_LOOP_102_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln103', MagicWand/model_functions.c:103) of variable 'add_i', MagicWand/model_functions.c:103 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:103) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_100_2_VITIS_LOOP_102_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 416.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 416.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 68, loop 'VITIS_LOOP_115_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 416.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 417.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_1'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_128_1' (loop 'VITIS_LOOP_128_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln129', MagicWand/model_functions.c:129) of variable 'sum', MagicWand/model_functions.c:129 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:129) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_128_1' (loop 'VITIS_LOOP_128_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln129', MagicWand/model_functions.c:129) of variable 'sum', MagicWand/model_functions.c:129 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:129) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_128_1' (loop 'VITIS_LOOP_128_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln129', MagicWand/model_functions.c:129) of variable 'sum', MagicWand/model_functions.c:129 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:129) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'VITIS_LOOP_128_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 417.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 417.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_132_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_132_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 418.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 418.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 418.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 418.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 421.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1_Pipeline_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_1_Pipeline_VITIS_LOOP_87_3' pipeline 'VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1_Pipeline_VITIS_LOOP_87_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 425.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 427.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2' pipeline 'VITIS_LOOP_47_1_VITIS_LOOP_48_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution2' is 19458 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 434.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_Pipeline_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_Pipeline_VITIS_LOOP_87_3' pipeline 'maxPool_Pipeline_VITIS_LOOP_87_3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_Pipeline_VITIS_LOOP_87_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.993 seconds; current allocated memory: 441.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 442.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_100_2_VITIS_LOOP_102_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_100_2_VITIS_LOOP_102_4' pipeline 'VITIS_LOOP_100_2_VITIS_LOOP_102_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_100_2_VITIS_LOOP_102_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 443.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_115_1' pipeline 'VITIS_LOOP_115_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_115_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 448.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_128_1' pipeline 'VITIS_LOOP_128_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_128_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 451.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_132_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_132_2' pipeline 'VITIS_LOOP_132_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_132_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 452.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 456.751 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_100_2_VITIS_LOOP_102_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_115_1_secondDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.426 seconds; current allocated memory: 460.663 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 465.809 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 3 seconds. Elapsed time: 29.852 seconds; current allocated memory: 465.795 MB.
INFO: [HLS 200-112] Total CPU user time: 22 seconds. Total CPU system time: 4 seconds. Total elapsed time: 31.033 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:76:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.322 seconds; current allocated memory: 129.157 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:76:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:52:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:62:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:62:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:66:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:102:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:102:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:117:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:52:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:62:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:62:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:66:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:102:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:102:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:117:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.876 seconds; current allocated memory: 133.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 133.153 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 168.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 218.250 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (MagicWand/model_functions.c:78) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (MagicWand/model_functions.c:78) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_2' (MagicWand/model_functions.c:44) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_4' (MagicWand/model_functions.c:95) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_1' (MagicWand/model_functions.c:112) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_1' (MagicWand/model_functions.c:124) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_2' (MagicWand/model_functions.c:124) in function 'master' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_114_1' (MagicWand/model_functions.c:112) in function 'master' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_2' (MagicWand/model_functions.c:44) in function 'convolution2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_2' (MagicWand/model_functions.c:112) in function 'master' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_4' (MagicWand/model_functions.c:44) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_56_5' (MagicWand/model_functions.c:44) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_6' (MagicWand/model_functions.c:44) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_7' (MagicWand/model_functions.c:44) in function 'convolution2' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_86_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_86_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_86_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.041 seconds; current allocated memory: 293.544 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_81_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_2' (MagicWand/model_functions.c:78:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_80_1' (MagicWand/model_functions.c:78:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_2' (MagicWand/model_functions.c:78:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (MagicWand/model_functions.c:78:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_2' (MagicWand/model_functions.c:95:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_97_1' (MagicWand/model_functions.c:95:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_1' (MagicWand/model_functions.c:44:9) in function 'convolution2'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:84:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:87:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:57:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:66:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:62:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:70:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:52:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:23:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:32:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:36:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.867 seconds; current allocated memory: 408.142 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_86_3' to 'maxPool_1_Pipeline_VITIS_LOOP_86_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 409.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 410.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_3'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln87', MagicWand/model_functions.c:87) of variable 'conv', MagicWand/model_functions.c:87 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
WARNING: [HLS 200-880] The II Violation in module 'maxPool_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv2221_write_ln87', MagicWand/model_functions.c:87) of variable 'conv', MagicWand/model_functions.c:87 on local variable 'conv2221' and 'load' operation ('conv2221_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483) on local variable 'conv2221'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 410.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 411.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 411.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 411.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'm_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1_VITIS_LOOP_47_2'.
WARNING: [HLS 200-885] The II Violation in module 'convolution2' (loop 'VITIS_LOOP_46_1_VITIS_LOOP_47_2'): Unable to schedule 'load' operation ('m_0_load_32', MagicWand/model_functions.c:66) on array 'm_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 103, loop 'VITIS_LOOP_46_1_VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.757 seconds; current allocated memory: 412.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 414.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'maxPool_Pipeline_VITIS_LOOP_86_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'maxPool_Pipeline_VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 415.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 415.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 415.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 415.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_99_2_VITIS_LOOP_101_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_2_VITIS_LOOP_101_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_99_2_VITIS_LOOP_101_4' (loop 'VITIS_LOOP_99_2_VITIS_LOOP_101_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln102', MagicWand/model_functions.c:102) of variable 'add_i', MagicWand/model_functions.c:102 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:102) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_99_2_VITIS_LOOP_101_4' (loop 'VITIS_LOOP_99_2_VITIS_LOOP_101_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln102', MagicWand/model_functions.c:102) of variable 'add_i', MagicWand/model_functions.c:102 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:102) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_99_2_VITIS_LOOP_101_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 416.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 416.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 68, loop 'VITIS_LOOP_114_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 416.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 417.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_1'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_127_1' (loop 'VITIS_LOOP_127_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln128', MagicWand/model_functions.c:128) of variable 'sum', MagicWand/model_functions.c:128 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:128) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_127_1' (loop 'VITIS_LOOP_127_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln128', MagicWand/model_functions.c:128) of variable 'sum', MagicWand/model_functions.c:128 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:128) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_127_1' (loop 'VITIS_LOOP_127_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln128', MagicWand/model_functions.c:128) of variable 'sum', MagicWand/model_functions.c:128 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:128) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'VITIS_LOOP_127_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 417.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 417.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_131_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_131_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 418.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 418.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 418.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 418.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.956 seconds; current allocated memory: 421.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_1_Pipeline_VITIS_LOOP_86_3' pipeline 'VITIS_LOOP_86_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1_Pipeline_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.001 seconds; current allocated memory: 425.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 427.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution2' pipeline 'VITIS_LOOP_46_1_VITIS_LOOP_47_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'convolution2' is 19458 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 434.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxPool_Pipeline_VITIS_LOOP_86_3' pipeline 'maxPool_Pipeline_VITIS_LOOP_86_3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_Pipeline_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.921 seconds; current allocated memory: 441.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 442.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_99_2_VITIS_LOOP_101_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_99_2_VITIS_LOOP_101_4' pipeline 'VITIS_LOOP_99_2_VITIS_LOOP_101_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_99_2_VITIS_LOOP_101_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 443.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_114_1' pipeline 'VITIS_LOOP_114_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 448.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_127_1' pipeline 'VITIS_LOOP_127_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_127_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 451.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_131_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_131_2' pipeline 'VITIS_LOOP_131_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_131_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 452.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 456.750 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_99_2_VITIS_LOOP_101_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_114_1_secondDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.592 seconds; current allocated memory: 460.719 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 465.816 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 3 seconds. Elapsed time: 29.923 seconds; current allocated memory: 465.803 MB.
INFO: [HLS 200-112] Total CPU user time: 22 seconds. Total CPU system time: 4 seconds. Total elapsed time: 31.056 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:75:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.311 seconds; current allocated memory: 129.157 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:75:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:51:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:61:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:61:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:101:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:101:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:116:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:51:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:61:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:61:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:101:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:101:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:116:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.892 seconds; current allocated memory: 133.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 133.153 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 168.696 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 219.985 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (MagicWand/model_functions.c:77) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (MagicWand/model_functions.c:77) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_2' (MagicWand/model_functions.c:43) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (MagicWand/model_functions.c:7) in function 'convolution1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_4' (MagicWand/model_functions.c:94) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_1' (MagicWand/model_functions.c:111) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_1' (MagicWand/model_functions.c:123) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_2' (MagicWand/model_functions.c:123) in function 'master' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_113_1' (MagicWand/model_functions.c:111) in function 'master' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_46_2' (MagicWand/model_functions.c:43) in function 'convolution2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_9_1' (MagicWand/model_functions.c:7) in function 'convolution1.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_2' (MagicWand/model_functions.c:111) in function 'master' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_4' (MagicWand/model_functions.c:43) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_5' (MagicWand/model_functions.c:43) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_6' (MagicWand/model_functions.c:43) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_7' (MagicWand/model_functions.c:43) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_10_2' (MagicWand/model_functions.c:7) in function 'convolution1.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_3' (MagicWand/model_functions.c:7) in function 'convolution1.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_85_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_85_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_85_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.197 seconds; current allocated memory: 311.516 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_80_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_80_2' (MagicWand/model_functions.c:77:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_1' (MagicWand/model_functions.c:77:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_80_2' (MagicWand/model_functions.c:77:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_1' (MagicWand/model_functions.c:77:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_2' (MagicWand/model_functions.c:94:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_96_1' (MagicWand/model_functions.c:94:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (MagicWand/model_functions.c:43:9) in function 'convolution2'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:83:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:86:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:101:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:65:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:61:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:69:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:51:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:32:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.334 seconds; current allocated memory: 513.976 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1_Pipeline_VITIS_LOOP_9_1' to 'convolution1_1_Pipeline_VITIS_LOOP_9_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_85_3' to 'maxPool_1_Pipeline_VITIS_LOOP_85_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_1_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('out_addr_6_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35_6', MagicWand/model_functions.c:35 on array 'out_r' and 'store' operation ('out_addr_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35', MagicWand/model_functions.c:35 on array 'out_r'.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_1_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('out_addr_30_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35_30', MagicWand/model_functions.c:35 on array 'out_r' and 'store' operation ('out_addr_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35', MagicWand/model_functions.c:35 on array 'out_r'.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_1_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('out_addr_126_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35_126', MagicWand/model_functions.c:35 on array 'out_r' and 'store' operation ('out_addr_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35', MagicWand/model_functions.c:35 on array 'out_r'.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_1_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('out_addr_3_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35_3', MagicWand/model_functions.c:35 on array 'out_r' and 'store' operation ('out_addr_2_write_ln27', MagicWand/model_functions.c:27) of variab==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:75:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.352 seconds; current allocated memory: 129.157 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:75:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:51:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:61:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:61:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:101:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:101:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:116:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:51:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:61:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:61:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:101:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:101:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:116:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.252 seconds; current allocated memory: 133.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 133.153 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 168.696 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 218.250 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (MagicWand/model_functions.c:77) in function 'maxPool.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (MagicWand/model_functions.c:77) in function 'maxPool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_2' (MagicWand/model_functions.c:43) in function 'convolution2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (MagicWand/model_functions.c:7) in function 'convolution1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_4' (MagicWand/model_functions.c:94) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_1' (MagicWand/model_functions.c:111) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_1' (MagicWand/model_functions.c:123) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_2' (MagicWand/model_functions.c:123) in function 'master' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_113_1' (MagicWand/model_functions.c:111) in function 'master' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_46_2' (MagicWand/model_functions.c:43) in function 'convolution2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_9_1' (MagicWand/model_functions.c:7) in function 'convolution1.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_2' (MagicWand/model_functions.c:111) in function 'master' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_4' (MagicWand/model_functions.c:43) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_5' (MagicWand/model_functions.c:43) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_6' (MagicWand/model_functions.c:43) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_7' (MagicWand/model_functions.c:43) in function 'convolution2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_10_2' (MagicWand/model_functions.c:7) in function 'convolution1.1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_3' (MagicWand/model_functions.c:7) in function 'convolution1.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_85_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_85_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_85_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.689 seconds; current allocated memory: 308.042 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_80_2' in function 'maxPool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_80_2' (MagicWand/model_functions.c:77:9) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_1' (MagicWand/model_functions.c:77:15) in function 'maxPool.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_80_2' (MagicWand/model_functions.c:77:9) in function 'maxPool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_1' (MagicWand/model_functions.c:77:15) in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_2' (MagicWand/model_functions.c:94:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_96_1' (MagicWand/model_functions.c:94:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (MagicWand/model_functions.c:43:9) in function 'convolution2'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:83:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:86:35)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:101:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:65:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:61:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:69:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:51:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:32:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.726 seconds; current allocated memory: 508.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1_Pipeline_VITIS_LOOP_9_1' to 'convolution1_1_Pipeline_VITIS_LOOP_9_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1_Pipeline_VITIS_LOOP_85_3' to 'maxPool_1_Pipeline_VITIS_LOOP_85_3'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_1_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('out_addr_6_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35_6', MagicWand/model_functions.c:35 on array 'out_r' and 'store' operation ('out_addr_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35', MagicWand/model_functions.c:35 on array 'out_r'.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_1_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('out_addr_30_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35_30', MagicWand/model_functions.c:35 on array 'out_r' and 'store' operation ('out_addr_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35', MagicWand/model_functions.c:35 on array 'out_r'.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_1_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('out_addr_126_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35_126', MagicWand/model_functions.c:35 on array 'out_r' and 'store' operation ('out_addr_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35', MagicWand/model_functions.c:35 on array 'out_r'.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_1_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('out_addr_3_write_ln28', MagicWand/model_functions.c:28) of variable 'select_ln35_3', MagicWand/model_functions.c:35 on array 'out_r' and 'store' operation ('out_addr_2_write_ln27', MagicWand/model_functions.c:27) of varia==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:79:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.896 seconds; current allocated memory: 129.128 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:79:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:108:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:108:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:123:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:108:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:108:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:123:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.194 seconds; current allocated memory: 133.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.045 seconds; current allocated memory: 133.153 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 168.700 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 219.991 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_4' (MagicWand/model_functions.c:101) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (MagicWand/model_functions.c:118) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (MagicWand/model_functions.c:130) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_2' (MagicWand/model_functions.c:130) in function 'master' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_120_1' (MagicWand/model_functions.c:118) in function 'master' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_122_2' (MagicWand/model_functions.c:118) in function 'master' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_91_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.312 seconds; current allocated memory: 296.752 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_85_2' in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_2' (MagicWand/model_functions.c:101:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_1' (MagicWand/model_functions.c:101:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:93:20)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:108:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:55:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:60:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:69:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:65:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:73:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:23:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:32:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:36:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.093 seconds; current allocated memory: 392.492 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 393.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 394.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 395.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 395.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 396.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 396.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 396.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 397.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_107_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_2_VITIS_LOOP_107_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_107_4' (loop 'VITIS_LOOP_105_2_VITIS_LOOP_107_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln108', MagicWand/model_functions.c:108) of variable 'add_i', MagicWand/model_functions.c:108 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:108) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_107_4' (loop 'VITIS_LOOP_105_2_VITIS_LOOP_107_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln108', MagicWand/model_functions.c:108) of variable 'add_i', MagicWand/model_functions.c:108 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:108) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_105_2_VITIS_LOOP_107_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 397.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 397.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 68, loop 'VITIS_LOOP_120_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 398.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 399.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_133_1' (loop 'VITIS_LOOP_133_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln134', MagicWand/model_functions.c:134) of variable 'sum', MagicWand/model_functions.c:134 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:134) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_133_1' (loop 'VITIS_LOOP_133_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln134', MagicWand/model_functions.c:134) of variable 'sum', MagicWand/model_functions.c:134 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:134) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_133_1' (loop 'VITIS_LOOP_133_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln134', MagicWand/model_functions.c:134) of variable 'sum', MagicWand/model_functions.c:134 on local variable 'sum' and 'load' operation ('sum_load', MagicWand/model_functions.c:134) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 18, loop 'VITIS_LOOP_133_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 399.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 399.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_137_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_137_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 399.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 399.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 399.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 400.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 403.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.319 seconds; current allocated memory: 407.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 410.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 413.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_107_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_107_4' pipeline 'VITIS_LOOP_105_2_VITIS_LOOP_107_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_107_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 415.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_120_1' pipeline 'VITIS_LOOP_120_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_120_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 419.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_133_1' pipeline 'VITIS_LOOP_133_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.965 seconds; current allocated memory: 422.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_137_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_137_2' pipeline 'VITIS_LOOP_137_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_137_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 423.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 427.237 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_107_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_120_1_secondDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.785 seconds; current allocated memory: 430.768 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.884 seconds; current allocated memory: 435.625 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 4 seconds. Elapsed time: 33.403 seconds; current allocated memory: 435.611 MB.
INFO: [HLS 200-112] Total CPU user time: 23 seconds. Total CPU system time: 5 seconds. Total elapsed time: 35.068 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:79:134
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.676 seconds; current allocated memory: 129.144 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:79:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:109:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:109:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:125:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:109:31)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:109:44)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:125:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.075 seconds; current allocated memory: 133.139 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 133.140 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.672 seconds; current allocated memory: 168.688 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 218.244 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_4' (MagicWand/model_functions.c:101) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_2' (MagicWand/model_functions.c:132) in function 'master' automatically.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_91_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.236 seconds; current allocated memory: 293.160 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_85_2' in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_2' (MagicWand/model_functions.c:101:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_1' (MagicWand/model_functions.c:101:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:93:20)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:109:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:55:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:60:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:69:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:65:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:73:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:23:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:32:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:36:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 367.567 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 368.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 369.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 370.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 370.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 371.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 371.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 372.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 372.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_2_VITIS_LOOP_108_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4' (loop 'VITIS_LOOP_106_2_VITIS_LOOP_108_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln109', MagicWand/model_functions.c:109) of variable 'add_i', MagicWand/model_functions.c:109 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:109) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4' (loop 'VITIS_LOOP_106_2_VITIS_LOOP_108_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln109', MagicWand/model_functions.c:109) of variable 'add_i', MagicWand/model_functions.c:109 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:109) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_106_2_VITIS_LOOP_108_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 372.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 372.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_140_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_140_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 372.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 373.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 373.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 373.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.902 seconds; current allocated memory: 376.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.336 seconds; current allocated memory: 381.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.722 seconds; current allocated memory: 383.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 386.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4' pipeline 'VITIS_LOOP_106_2_VITIS_LOOP_108_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 388.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_140_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_140_2' pipeline 'VITIS_LOOP_140_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_140_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 390.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 392.666 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_secondDense' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.974 seconds; current allocated memory: 396.252 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 400.860 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 3 seconds. Elapsed time: 28.677 seconds; current allocated memory: 400.846 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 4 seconds. Total elapsed time: 30.241 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:79:134
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.689 seconds; current allocated memory: 129.144 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:79:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:110:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:110:25)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:126:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:110:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:110:25)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:126:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.027 seconds; current allocated memory: 133.139 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 133.140 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 168.689 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.925 seconds; current allocated memory: 224.430 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_4' (MagicWand/model_functions.c:101) in function 'master' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (MagicWand/model_functions.c:133) in function 'master' automatically.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_91_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.257 seconds; current allocated memory: 305.033 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_85_2' in function 'maxPool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_2' (MagicWand/model_functions.c:101:15) in function 'master'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_1' (MagicWand/model_functions.c:101:9) in function 'master' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:93:20)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:55:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:60:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:69:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:65:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:73:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:23:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:32:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:36:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.046 seconds; current allocated memory: 384.625 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 385.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 386.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 387.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 387.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 388.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 388.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 389.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 389.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_2_VITIS_LOOP_108_4'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4' (loop 'VITIS_LOOP_106_2_VITIS_LOOP_108_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln110', MagicWand/model_functions.c:110) of variable 'add_i', MagicWand/model_functions.c:110 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:110) on local variable 'add11_i'.
WARNING: [HLS 200-880] The II Violation in module 'master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4' (loop 'VITIS_LOOP_106_2_VITIS_LOOP_108_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add11_i_write_ln110', MagicWand/model_functions.c:110) of variable 'add_i', MagicWand/model_functions.c:110 on local variable 'add11_i' and 'load' operation ('add11_i_load', MagicWand/model_functions.c:110) on local variable 'add11_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_106_2_VITIS_LOOP_108_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 389.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 389.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_141_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_141_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 389.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 390.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 390.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 391.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.943 seconds; current allocated memory: 393.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.317 seconds; current allocated memory: 398.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.643 seconds; current allocated memory: 401.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 403.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4' pipeline 'VITIS_LOOP_106_2_VITIS_LOOP_108_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 405.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_141_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_141_2' pipeline 'VITIS_LOOP_141_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_141_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 407.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 409.707 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_master_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_108_4_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_secondDense' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.918 seconds; current allocated memory: 413.312 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 417.905 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 3 seconds. Elapsed time: 28.92 seconds; current allocated memory: 417.891 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 4 seconds. Total elapsed time: 30.47 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1018.586 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:79:134
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.601 seconds; current allocated memory: 129.143 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:79:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:128:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:128:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.604 seconds; current allocated memory: 133.139 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 133.140 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 168.689 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 219.982 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_2' (MagicWand/model_functions.c:135) in function 'master' automatically.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_91_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.18 seconds; current allocated memory: 296.637 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_85_2' in function 'maxPool'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:93:20)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:55:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:60:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:69:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:65:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:73:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:23:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:32:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:36:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.953 seconds; current allocated memory: 363.185 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 364.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 365.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 365.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 366.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 366.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 367.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 367.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 367.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_143_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 368.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 368.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 368.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 369.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.865 seconds; current allocated memory: 372.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 376.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 379.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.721 seconds; current allocated memory: 382.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_143_2' pipeline 'VITIS_LOOP_143_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_143_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.645 seconds; current allocated memory: 384.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 386.979 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_secondDense' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.935 seconds; current allocated memory: 390.988 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.756 seconds; current allocated memory: 395.495 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 3 seconds. Elapsed time: 26.361 seconds; current allocated memory: 395.482 MB.
INFO: [HLS 200-112] Total CPU user time: 18 seconds. Total CPU system time: 4 seconds. Total elapsed time: 27.776 seconds; peak allocated memory: 1018.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 30.467 seconds; current allocated memory: 130.178 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1018.616 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:79:134
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 129.144 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:79:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:128:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:128:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.791 seconds; current allocated memory: 133.155 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.035 seconds; current allocated memory: 133.156 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.868 seconds; current allocated memory: 168.705 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.941 seconds; current allocated memory: 218.262 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_2' (MagicWand/model_functions.c:135) in function 'master' automatically.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_91_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.701 seconds; current allocated memory: 293.180 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_85_2' in function 'maxPool'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:93:20)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:55:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:60:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:69:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:65:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:73:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:23:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:32:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:36:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.055 seconds; current allocated memory: 358.021 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 359.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.978 seconds; current allocated memory: 360.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 360.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 361.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 361.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 362.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 362.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 362.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_143_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 362.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 363.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 363.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 364.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 366.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.828 seconds; current allocated memory: 371.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 374.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.927 seconds; current allocated memory: 377.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_143_2' pipeline 'VITIS_LOOP_143_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_143_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.861 seconds; current allocated memory: 379.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 381.782 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_secondDense' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.978 seconds; current allocated memory: 385.800 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.906 seconds; current allocated memory: 390.330 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20 seconds. CPU system time: 4 seconds. Elapsed time: 32.326 seconds; current allocated memory: 390.316 MB.
INFO: [HLS 200-112] Total CPU user time: 22 seconds. Total CPU system time: 5 seconds. Total elapsed time: 33.942 seconds; peak allocated memory: 1018.616 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1018.615 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:79:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.844 seconds; current allocated memory: 129.142 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:79:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:6:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:128:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:128:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.31 seconds; current allocated memory: 133.137 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 133.138 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 168.686 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 218.435 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_2' (MagicWand/model_functions.c:135) in function 'master' automatically.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:13) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:10) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_91_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.353 seconds; current allocated memory: 293.545 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_85_2' in function 'maxPool'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:93:20)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:55:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:60:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:69:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:65:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:73:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:23:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:32:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:36:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.312 seconds; current allocated memory: 358.577 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.119 seconds; current allocated memory: 359.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.035 seconds; current allocated memory: 360.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 361.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 361.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 362.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 362.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 362.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 363.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_143_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 363.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 363.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 364.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 364.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 367.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 371.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 374.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.766 seconds; current allocated memory: 377.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_143_2' pipeline 'VITIS_LOOP_143_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_143_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 379.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 382.346 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_secondDense' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.07 seconds; current allocated memory: 386.376 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.903 seconds; current allocated memory: 390.886 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 3 seconds. Elapsed time: 29.476 seconds; current allocated memory: 390.872 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 4 seconds. Total elapsed time: 31.042 seconds; peak allocated memory: 1018.615 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 32.668 seconds; current allocated memory: 130.182 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.714 seconds; current allocated memory: 127.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 127.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.354 seconds; current allocated memory: 127.429 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.932 seconds; current allocated memory: 127.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.587 seconds; current allocated memory: 127.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.697 seconds; current allocated memory: 127.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1018.739 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1018.739 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1018.616 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:79:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.098 seconds; current allocated memory: 129.142 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.254 seconds; current allocated memory: 131.476 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 131.476 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 132.877 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 132.173 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 153.345 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 156.764 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 157.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.833 seconds; current allocated memory: 158.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 159.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 159.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 161.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/conv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.223 seconds; current allocated memory: 165.850 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 167.649 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.754 seconds; current allocated memory: 171.561 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 14.334 seconds; current allocated memory: 171.548 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.689 seconds; peak allocated memory: 1018.616 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 34.116 seconds; current allocated memory: 130.013 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1018.739 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 32.437 seconds; current allocated memory: 130.013 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.717 seconds; current allocated memory: 127.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1018.616 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:79:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.513 seconds; current allocated memory: 129.142 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.363 seconds; current allocated memory: 131.476 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 131.476 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 132.877 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 132.173 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 153.345 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 156.764 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 157.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 158.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 159.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 159.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 161.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/conv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.196 seconds; current allocated memory: 165.846 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 167.646 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 171.538 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 11.039 seconds; current allocated memory: 171.524 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.277 seconds; peak allocated memory: 1018.616 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 403.693 seconds; current allocated memory: 133.623 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.614 seconds; current allocated memory: 127.400 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1018.739 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1018.616 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:79:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.515 seconds; current allocated memory: 129.142 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:79:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:5:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:5:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:5:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:128:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:128:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.409 seconds; current allocated memory: 133.137 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 133.138 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.605 seconds; current allocated memory: 168.686 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.724 seconds; current allocated memory: 218.244 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_2' (MagicWand/model_functions.c:135) in function 'master' automatically.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:11) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:12) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:8) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_91_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.085 seconds; current allocated memory: 293.162 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_85_2' in function 'maxPool'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:93:20)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:55:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:60:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:69:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:65:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:73:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:23:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:32:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:36:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.971 seconds; current allocated memory: 358.002 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 359.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 360.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 360.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 361.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 361.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 362.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 362.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 362.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_143_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 362.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 363.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 363.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 364.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.931 seconds; current allocated memory: 366.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.643 seconds; current allocated memory: 371.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.69 seconds; current allocated memory: 374.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 376.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_143_2' pipeline 'VITIS_LOOP_143_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_143_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 379.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 381.770 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_secondDense' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.299 seconds; current allocated memory: 385.812 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 390.338 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 3 seconds. Elapsed time: 27.269 seconds; current allocated memory: 390.324 MB.
INFO: [HLS 200-112] Total CPU user time: 18 seconds. Total CPU system time: 4 seconds. Total elapsed time: 29.063 seconds; peak allocated memory: 1018.616 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 677.048 seconds; current allocated memory: 135.360 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.616 seconds; current allocated memory: 127.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1018.739 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1018.616 MB.
INFO: [HLS 200-10] Analyzing design file 'MagicWand/model_functions.c' ... 
WARNING: [HLS 207-5301] unused parameter 'kCol': MagicWand/model_functions.c:79:134
INFO: [HLS 200-10] Analyzing design file 'MagicWand/master.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.456 seconds; current allocated memory: 129.142 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1032:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1069:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1749:2230)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(ap_int_base<52, false> const&, int)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18:62)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::ap_bit_ref(ap_int_base<52, false>*, int)' into 'ap_int_base<52, false>::operator[](int)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1113:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1130:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1039:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_base.h:351:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_int64() const' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:39:5)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:15)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:32)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:49)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:25:66)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<52, false>::operator=(int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator[](int)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:29:4)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_double() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<double>::to_int() const' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_int() const' into 'double generic_fmax<double>(double, double)' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fmax' into 'maxPool' (MagicWand/model_functions.c:79:0)
INFO: [HLS 214-178] Inlining function 'dense1' into 'master' (MagicWand/master.c:5:0)
INFO: [HLS 214-178] Inlining function 'dense2' into 'master' (MagicWand/master.c:5:0)
INFO: [HLS 214-178] Inlining function 'softmax' into 'master' (MagicWand/master.c:5:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:128:30)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:55:50)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:65:84)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:69:56)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:12)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:112:25)
WARNING: [HLS 214-167] The program may have out of bound array access (MagicWand/model_functions.c:128:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.798 seconds; current allocated memory: 133.137 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 133.138 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 168.686 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 219.980 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_2' (MagicWand/model_functions.c:135) in function 'master' automatically.
INFO: [XFORM 203-102] Partitioning array 'den1' (MagicWand/master.c:11) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'den2' (MagicWand/master.c:12) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'fourthBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den2.0' (MagicWand/master.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fourthBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den2.0' (MagicWand/master.c:12) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'max1' (MagicWand/master.c:8) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2' (MagicWand/master.c:9) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'max2' in dimension 2 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_91_3' in function 'maxPool.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1 for loop 'VITIS_LOOP_91_3' in function 'maxPool'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:19:18) to (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool.1' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<double>' into 'maxPool' (r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c/fmaxdouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.049 seconds; current allocated memory: 296.627 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42 for loop 'VITIS_LOOP_85_2' in function 'maxPool'.
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:89:35)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:93:20)
INFO: [HLS 200-472] Inferring partial write operation for 'den1[0]' (MagicWand/model_functions.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:55:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:60:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:69:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:65:38)
INFO: [HLS 200-472] Inferring partial write operation for 'out.0' (MagicWand/model_functions.c:73:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:16:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:19:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:20:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:21:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:23:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:24:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:27:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:28:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:29:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:31:34)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:32:50)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:33:52)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (MagicWand/model_functions.c:36:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 363.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution1.1' to 'convolution1_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxPool.1' to 'maxPool_1'.
WARNING: [SYN 201-107] Renaming port name 'master/input' to 'master/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'master/out' to 'master/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 364.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 365.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 365.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 366.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 366.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 367.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 367.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 367.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_143_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 368.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 368.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 368.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 369.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.827 seconds; current allocated memory: 372.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.228 seconds; current allocated memory: 376.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 379.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxPool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.679 seconds; current allocated memory: 382.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_Pipeline_VITIS_LOOP_143_2' pipeline 'VITIS_LOOP_143_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_Pipeline_VITIS_LOOP_143_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 384.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'master/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_11_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 386.967 MB.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution1_1_firstBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_convolution2_secondKernel' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_thirdBias' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_firstDense' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'master_secondDense' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv1_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max1_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_conv2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_max2_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'master_den1_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.802 seconds; current allocated memory: 391.019 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.738 seconds; current allocated memory: 395.515 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master.
INFO: [VLOG 209-307] Generating Verilog RTL for master.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 2 seconds. Elapsed time: 24.331 seconds; current allocated memory: 395.501 MB.
INFO: [HLS 200-112] Total CPU user time: 17 seconds. Total CPU system time: 3 seconds. Total elapsed time: 25.606 seconds; peak allocated memory: 1018.616 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name master master 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 2224.27 seconds; current allocated memory: 135.354 MB.
