Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Mon Nov 18 22:25:19 2024
| Host         : C88 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.424        0.000                      0                  147        0.209        0.000                      0                  147        9.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.424        0.000                      0                  118        0.209        0.000                      0                  118        9.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.512        0.000                      0                   29        0.740        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.424ns  (required time - arrival time)
  Source:                 rst_inst/time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.828ns (17.147%)  route 4.001ns (82.853%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 22.854 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.845     3.139    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rst_inst/time_count_reg[22]/Q
                         net (fo=7, routed)           1.673     5.268    rst_inst/time_count[22]
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     5.392 f  rst_inst/time_count[23]_i_11/O
                         net (fo=1, routed)           0.665     6.057    rst_inst/time_count[23]_i_11_n_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     6.181 f  rst_inst/time_count[23]_i_3/O
                         net (fo=9, routed)           0.661     6.842    rst_inst/time_count[23]_i_3_n_0
    SLICE_X112Y73        LUT2 (Prop_lut2_I1_O)        0.124     6.966 r  rst_inst/time_count[23]_i_1/O
                         net (fo=16, routed)          1.002     7.968    rst_inst/time_count[23]_i_1_n_0
    SLICE_X113Y69        FDRE                                         r  rst_inst/time_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.675    22.854    rst_inst/FCLK_CLK0_0
    SLICE_X113Y69        FDRE                                         r  rst_inst/time_count_reg[1]/C
                         clock pessimism              0.269    23.123    
                         clock uncertainty           -0.302    22.821    
    SLICE_X113Y69        FDRE (Setup_fdre_C_R)       -0.429    22.392    rst_inst/time_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                 14.424    

Slack (MET) :             14.424ns  (required time - arrival time)
  Source:                 rst_inst/time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.828ns (17.147%)  route 4.001ns (82.853%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 22.854 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.845     3.139    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rst_inst/time_count_reg[22]/Q
                         net (fo=7, routed)           1.673     5.268    rst_inst/time_count[22]
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     5.392 f  rst_inst/time_count[23]_i_11/O
                         net (fo=1, routed)           0.665     6.057    rst_inst/time_count[23]_i_11_n_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     6.181 f  rst_inst/time_count[23]_i_3/O
                         net (fo=9, routed)           0.661     6.842    rst_inst/time_count[23]_i_3_n_0
    SLICE_X112Y73        LUT2 (Prop_lut2_I1_O)        0.124     6.966 r  rst_inst/time_count[23]_i_1/O
                         net (fo=16, routed)          1.002     7.968    rst_inst/time_count[23]_i_1_n_0
    SLICE_X113Y69        FDRE                                         r  rst_inst/time_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.675    22.854    rst_inst/FCLK_CLK0_0
    SLICE_X113Y69        FDRE                                         r  rst_inst/time_count_reg[2]/C
                         clock pessimism              0.269    23.123    
                         clock uncertainty           -0.302    22.821    
    SLICE_X113Y69        FDRE (Setup_fdre_C_R)       -0.429    22.392    rst_inst/time_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                 14.424    

Slack (MET) :             14.424ns  (required time - arrival time)
  Source:                 rst_inst/time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.828ns (17.147%)  route 4.001ns (82.853%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 22.854 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.845     3.139    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rst_inst/time_count_reg[22]/Q
                         net (fo=7, routed)           1.673     5.268    rst_inst/time_count[22]
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     5.392 f  rst_inst/time_count[23]_i_11/O
                         net (fo=1, routed)           0.665     6.057    rst_inst/time_count[23]_i_11_n_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     6.181 f  rst_inst/time_count[23]_i_3/O
                         net (fo=9, routed)           0.661     6.842    rst_inst/time_count[23]_i_3_n_0
    SLICE_X112Y73        LUT2 (Prop_lut2_I1_O)        0.124     6.966 r  rst_inst/time_count[23]_i_1/O
                         net (fo=16, routed)          1.002     7.968    rst_inst/time_count[23]_i_1_n_0
    SLICE_X113Y69        FDRE                                         r  rst_inst/time_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.675    22.854    rst_inst/FCLK_CLK0_0
    SLICE_X113Y69        FDRE                                         r  rst_inst/time_count_reg[3]/C
                         clock pessimism              0.269    23.123    
                         clock uncertainty           -0.302    22.821    
    SLICE_X113Y69        FDRE (Setup_fdre_C_R)       -0.429    22.392    rst_inst/time_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                 14.424    

Slack (MET) :             14.424ns  (required time - arrival time)
  Source:                 rst_inst/time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.828ns (17.147%)  route 4.001ns (82.853%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 22.854 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.845     3.139    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rst_inst/time_count_reg[22]/Q
                         net (fo=7, routed)           1.673     5.268    rst_inst/time_count[22]
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     5.392 f  rst_inst/time_count[23]_i_11/O
                         net (fo=1, routed)           0.665     6.057    rst_inst/time_count[23]_i_11_n_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     6.181 f  rst_inst/time_count[23]_i_3/O
                         net (fo=9, routed)           0.661     6.842    rst_inst/time_count[23]_i_3_n_0
    SLICE_X112Y73        LUT2 (Prop_lut2_I1_O)        0.124     6.966 r  rst_inst/time_count[23]_i_1/O
                         net (fo=16, routed)          1.002     7.968    rst_inst/time_count[23]_i_1_n_0
    SLICE_X113Y69        FDRE                                         r  rst_inst/time_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.675    22.854    rst_inst/FCLK_CLK0_0
    SLICE_X113Y69        FDRE                                         r  rst_inst/time_count_reg[4]/C
                         clock pessimism              0.269    23.123    
                         clock uncertainty           -0.302    22.821    
    SLICE_X113Y69        FDRE (Setup_fdre_C_R)       -0.429    22.392    rst_inst/time_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                 14.424    

Slack (MET) :             14.564ns  (required time - arrival time)
  Source:                 rst_inst/time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.828ns (17.658%)  route 3.861ns (82.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 22.854 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.845     3.139    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rst_inst/time_count_reg[22]/Q
                         net (fo=7, routed)           1.673     5.268    rst_inst/time_count[22]
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     5.392 f  rst_inst/time_count[23]_i_11/O
                         net (fo=1, routed)           0.665     6.057    rst_inst/time_count[23]_i_11_n_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     6.181 f  rst_inst/time_count[23]_i_3/O
                         net (fo=9, routed)           0.661     6.842    rst_inst/time_count[23]_i_3_n_0
    SLICE_X112Y73        LUT2 (Prop_lut2_I1_O)        0.124     6.966 r  rst_inst/time_count[23]_i_1/O
                         net (fo=16, routed)          0.862     7.828    rst_inst/time_count[23]_i_1_n_0
    SLICE_X113Y70        FDRE                                         r  rst_inst/time_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.675    22.854    rst_inst/FCLK_CLK0_0
    SLICE_X113Y70        FDRE                                         r  rst_inst/time_count_reg[5]/C
                         clock pessimism              0.269    23.123    
                         clock uncertainty           -0.302    22.821    
    SLICE_X113Y70        FDRE (Setup_fdre_C_R)       -0.429    22.392    rst_inst/time_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                 14.564    

Slack (MET) :             14.564ns  (required time - arrival time)
  Source:                 rst_inst/time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.828ns (17.658%)  route 3.861ns (82.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 22.854 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.845     3.139    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rst_inst/time_count_reg[22]/Q
                         net (fo=7, routed)           1.673     5.268    rst_inst/time_count[22]
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     5.392 f  rst_inst/time_count[23]_i_11/O
                         net (fo=1, routed)           0.665     6.057    rst_inst/time_count[23]_i_11_n_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     6.181 f  rst_inst/time_count[23]_i_3/O
                         net (fo=9, routed)           0.661     6.842    rst_inst/time_count[23]_i_3_n_0
    SLICE_X112Y73        LUT2 (Prop_lut2_I1_O)        0.124     6.966 r  rst_inst/time_count[23]_i_1/O
                         net (fo=16, routed)          0.862     7.828    rst_inst/time_count[23]_i_1_n_0
    SLICE_X113Y70        FDRE                                         r  rst_inst/time_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.675    22.854    rst_inst/FCLK_CLK0_0
    SLICE_X113Y70        FDRE                                         r  rst_inst/time_count_reg[7]/C
                         clock pessimism              0.269    23.123    
                         clock uncertainty           -0.302    22.821    
    SLICE_X113Y70        FDRE (Setup_fdre_C_R)       -0.429    22.392    rst_inst/time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                 14.564    

Slack (MET) :             14.564ns  (required time - arrival time)
  Source:                 rst_inst/time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.828ns (17.658%)  route 3.861ns (82.342%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 22.854 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.845     3.139    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rst_inst/time_count_reg[22]/Q
                         net (fo=7, routed)           1.673     5.268    rst_inst/time_count[22]
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     5.392 f  rst_inst/time_count[23]_i_11/O
                         net (fo=1, routed)           0.665     6.057    rst_inst/time_count[23]_i_11_n_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     6.181 f  rst_inst/time_count[23]_i_3/O
                         net (fo=9, routed)           0.661     6.842    rst_inst/time_count[23]_i_3_n_0
    SLICE_X112Y73        LUT2 (Prop_lut2_I1_O)        0.124     6.966 r  rst_inst/time_count[23]_i_1/O
                         net (fo=16, routed)          0.862     7.828    rst_inst/time_count[23]_i_1_n_0
    SLICE_X113Y70        FDRE                                         r  rst_inst/time_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.675    22.854    rst_inst/FCLK_CLK0_0
    SLICE_X113Y70        FDRE                                         r  rst_inst/time_count_reg[8]/C
                         clock pessimism              0.269    23.123    
                         clock uncertainty           -0.302    22.821    
    SLICE_X113Y70        FDRE (Setup_fdre_C_R)       -0.429    22.392    rst_inst/time_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.392    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                 14.564    

Slack (MET) :             14.713ns  (required time - arrival time)
  Source:                 rst_inst/time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.241%)  route 3.711ns (81.759%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 22.853 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.845     3.139    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rst_inst/time_count_reg[22]/Q
                         net (fo=7, routed)           1.673     5.268    rst_inst/time_count[22]
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     5.392 f  rst_inst/time_count[23]_i_11/O
                         net (fo=1, routed)           0.665     6.057    rst_inst/time_count[23]_i_11_n_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     6.181 f  rst_inst/time_count[23]_i_3/O
                         net (fo=9, routed)           0.661     6.842    rst_inst/time_count[23]_i_3_n_0
    SLICE_X112Y73        LUT2 (Prop_lut2_I1_O)        0.124     6.966 r  rst_inst/time_count[23]_i_1/O
                         net (fo=16, routed)          0.712     7.678    rst_inst/time_count[23]_i_1_n_0
    SLICE_X113Y71        FDRE                                         r  rst_inst/time_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.674    22.853    rst_inst/FCLK_CLK0_0
    SLICE_X113Y71        FDRE                                         r  rst_inst/time_count_reg[10]/C
                         clock pessimism              0.269    23.122    
                         clock uncertainty           -0.302    22.820    
    SLICE_X113Y71        FDRE (Setup_fdre_C_R)       -0.429    22.391    rst_inst/time_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.391    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 14.713    

Slack (MET) :             14.713ns  (required time - arrival time)
  Source:                 rst_inst/time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.241%)  route 3.711ns (81.759%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 22.853 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.845     3.139    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rst_inst/time_count_reg[22]/Q
                         net (fo=7, routed)           1.673     5.268    rst_inst/time_count[22]
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     5.392 f  rst_inst/time_count[23]_i_11/O
                         net (fo=1, routed)           0.665     6.057    rst_inst/time_count[23]_i_11_n_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     6.181 f  rst_inst/time_count[23]_i_3/O
                         net (fo=9, routed)           0.661     6.842    rst_inst/time_count[23]_i_3_n_0
    SLICE_X112Y73        LUT2 (Prop_lut2_I1_O)        0.124     6.966 r  rst_inst/time_count[23]_i_1/O
                         net (fo=16, routed)          0.712     7.678    rst_inst/time_count[23]_i_1_n_0
    SLICE_X113Y71        FDRE                                         r  rst_inst/time_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.674    22.853    rst_inst/FCLK_CLK0_0
    SLICE_X113Y71        FDRE                                         r  rst_inst/time_count_reg[11]/C
                         clock pessimism              0.269    23.122    
                         clock uncertainty           -0.302    22.820    
    SLICE_X113Y71        FDRE (Setup_fdre_C_R)       -0.429    22.391    rst_inst/time_count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.391    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 14.713    

Slack (MET) :             14.713ns  (required time - arrival time)
  Source:                 rst_inst/time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.241%)  route 3.711ns (81.759%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 22.853 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.845     3.139    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rst_inst/time_count_reg[22]/Q
                         net (fo=7, routed)           1.673     5.268    rst_inst/time_count[22]
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     5.392 f  rst_inst/time_count[23]_i_11/O
                         net (fo=1, routed)           0.665     6.057    rst_inst/time_count[23]_i_11_n_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I2_O)        0.124     6.181 f  rst_inst/time_count[23]_i_3/O
                         net (fo=9, routed)           0.661     6.842    rst_inst/time_count[23]_i_3_n_0
    SLICE_X112Y73        LUT2 (Prop_lut2_I1_O)        0.124     6.966 r  rst_inst/time_count[23]_i_1/O
                         net (fo=16, routed)          0.712     7.678    rst_inst/time_count[23]_i_1_n_0
    SLICE_X113Y71        FDRE                                         r  rst_inst/time_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.674    22.853    rst_inst/FCLK_CLK0_0
    SLICE_X113Y71        FDRE                                         r  rst_inst/time_count_reg[12]/C
                         clock pessimism              0.269    23.122    
                         clock uncertainty           -0.302    22.820    
    SLICE_X113Y71        FDRE (Setup_fdre_C_R)       -0.429    22.391    rst_inst/time_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.391    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 14.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 anti_jitter_inst/key_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/key_d_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.625     0.961    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y77        FDPE                                         r  anti_jitter_inst/key_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDPE (Prop_fdpe_C_Q)         0.141     1.102 r  anti_jitter_inst/key_d_reg/Q
                         net (fo=2, routed)           0.114     1.216    anti_jitter_inst/key_d
    SLICE_X109Y77        LUT6 (Prop_lut6_I5_O)        0.045     1.261 r  anti_jitter_inst/key_d_i_1/O
                         net (fo=1, routed)           0.000     1.261    anti_jitter_inst/key_d_i_1_n_0
    SLICE_X109Y77        FDPE                                         r  anti_jitter_inst/key_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y77        FDPE                                         r  anti_jitter_inst/key_d_reg/C
                         clock pessimism             -0.297     0.961    
    SLICE_X109Y77        FDPE (Hold_fdpe_C_D)         0.091     1.052    anti_jitter_inst/key_d_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 anti_jitter_inst/st_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/flg_cnt_full_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.623     0.959    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X108Y76        FDCE                                         r  anti_jitter_inst/st_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.164     1.123 r  anti_jitter_inst/st_curr_reg[1]/Q
                         net (fo=7, routed)           0.117     1.240    anti_jitter_inst/st_curr[1]
    SLICE_X109Y76        LUT6 (Prop_lut6_I2_O)        0.045     1.285 r  anti_jitter_inst/flg_cnt_full_i_1/O
                         net (fo=1, routed)           0.000     1.285    anti_jitter_inst/flg_cnt_full_i_1_n_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/flg_cnt_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.890     1.256    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/flg_cnt_full_reg/C
                         clock pessimism             -0.284     0.972    
    SLICE_X109Y76        FDCE (Hold_fdce_C_D)         0.092     1.064    anti_jitter_inst/flg_cnt_full_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rst_inst/time_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.626     0.962    rst_inst/FCLK_CLK0_0
    SLICE_X113Y71        FDRE                                         r  rst_inst/time_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  rst_inst/time_count_reg[12]/Q
                         net (fo=4, routed)           0.120     1.223    rst_inst/time_count[12]
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.331 r  rst_inst/time_count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.331    rst_inst/data0[12]
    SLICE_X113Y71        FDRE                                         r  rst_inst/time_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.896     1.262    rst_inst/FCLK_CLK0_0
    SLICE_X113Y71        FDRE                                         r  rst_inst/time_count_reg[12]/C
                         clock pessimism             -0.300     0.962    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.105     1.067    rst_inst/time_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rst_inst/time_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.623     0.959    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141     1.100 r  rst_inst/time_count_reg[21]/Q
                         net (fo=4, routed)           0.117     1.217    rst_inst/time_count[21]
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.332 r  rst_inst/time_count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.332    rst_inst/data0[21]
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[21]/C
                         clock pessimism             -0.299     0.959    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.105     1.064    rst_inst/time_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rst_inst/time_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.626     0.962    rst_inst/FCLK_CLK0_0
    SLICE_X113Y72        FDRE                                         r  rst_inst/time_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  rst_inst/time_count_reg[13]/Q
                         net (fo=3, routed)           0.117     1.220    rst_inst/time_count[13]
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.335 r  rst_inst/time_count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.335    rst_inst/data0[13]
    SLICE_X113Y72        FDRE                                         r  rst_inst/time_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.895     1.261    rst_inst/FCLK_CLK0_0
    SLICE_X113Y72        FDRE                                         r  rst_inst/time_count_reg[13]/C
                         clock pessimism             -0.299     0.962    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.105     1.067    rst_inst/time_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 rst_inst/time_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.623     0.959    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141     1.100 r  rst_inst/time_count_reg[23]/Q
                         net (fo=3, routed)           0.122     1.221    rst_inst/time_count[23]
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.332 r  rst_inst/time_count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.332    rst_inst/data0[23]
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    rst_inst/FCLK_CLK0_0
    SLICE_X113Y74        FDRE                                         r  rst_inst/time_count_reg[23]/C
                         clock pessimism             -0.299     0.959    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.105     1.064    rst_inst/time_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 rst_inst/time_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.627     0.963    rst_inst/FCLK_CLK0_0
    SLICE_X113Y70        FDRE                                         r  rst_inst/time_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  rst_inst/time_count_reg[7]/Q
                         net (fo=3, routed)           0.122     1.225    rst_inst/time_count[7]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.336 r  rst_inst/time_count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.336    rst_inst/data0[7]
    SLICE_X113Y70        FDRE                                         r  rst_inst/time_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.897     1.263    rst_inst/FCLK_CLK0_0
    SLICE_X113Y70        FDRE                                         r  rst_inst/time_count_reg[7]/C
                         clock pessimism             -0.300     0.963    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105     1.068    rst_inst/time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 anti_jitter_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.625     0.961    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDCE (Prop_fdce_C_Q)         0.141     1.102 f  anti_jitter_inst/cnt_reg[0]/Q
                         net (fo=3, routed)           0.180     1.282    anti_jitter_inst/cnt[0]
    SLICE_X109Y72        LUT4 (Prop_lut4_I2_O)        0.045     1.327 r  anti_jitter_inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.327    anti_jitter_inst/p_1_in[0]
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[0]/C
                         clock pessimism             -0.297     0.961    
    SLICE_X109Y72        FDCE (Hold_fdce_C_D)         0.091     1.052    anti_jitter_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rst_inst/time_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.627     0.963    rst_inst/FCLK_CLK0_0
    SLICE_X113Y70        FDRE                                         r  rst_inst/time_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  rst_inst/time_count_reg[8]/Q
                         net (fo=6, routed)           0.132     1.236    rst_inst/time_count[8]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.344 r  rst_inst/time_count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.344    rst_inst/data0[8]
    SLICE_X113Y70        FDRE                                         r  rst_inst/time_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.897     1.263    rst_inst/FCLK_CLK0_0
    SLICE_X113Y70        FDRE                                         r  rst_inst/time_count_reg[8]/C
                         clock pessimism             -0.300     0.963    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105     1.068    rst_inst/time_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rst_inst/time_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_inst/time_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.628     0.964    rst_inst/FCLK_CLK0_0
    SLICE_X113Y69        FDRE                                         r  rst_inst/time_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  rst_inst/time_count_reg[4]/Q
                         net (fo=5, routed)           0.133     1.237    rst_inst/time_count[4]
    SLICE_X113Y69        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.345 r  rst_inst/time_count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.345    rst_inst/data0[4]
    SLICE_X113Y69        FDRE                                         r  rst_inst/time_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.898     1.264    rst_inst/FCLK_CLK0_0
    SLICE_X113Y69        FDRE                                         r  rst_inst/time_count_reg[4]/C
                         clock pessimism             -0.300     0.964    
    SLICE_X113Y69        FDRE (Hold_fdre_C_D)         0.105     1.069    rst_inst/time_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y72   anti_jitter_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y74   anti_jitter_inst/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y73   anti_jitter_inst/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y73   anti_jitter_inst/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y74   anti_jitter_inst/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y75   anti_jitter_inst/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y74   anti_jitter_inst/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y74   anti_jitter_inst/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y75   anti_jitter_inst/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y72   anti_jitter_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y72   anti_jitter_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y74   anti_jitter_inst/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y74   anti_jitter_inst/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y73   anti_jitter_inst/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y73   anti_jitter_inst/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y73   anti_jitter_inst/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y73   anti_jitter_inst/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y74   anti_jitter_inst/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y74   anti_jitter_inst/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y72   anti_jitter_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y72   anti_jitter_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y74   anti_jitter_inst/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y74   anti_jitter_inst/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y73   anti_jitter_inst/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y73   anti_jitter_inst/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y73   anti_jitter_inst/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y73   anti_jitter_inst/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y74   anti_jitter_inst/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y74   anti_jitter_inst/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.512ns  (required time - arrival time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/st_curr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.580ns (21.360%)  route 2.135ns (78.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 22.848 - 20.000 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.849     3.143    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.456     3.599 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.806     4.405    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          1.329     5.858    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y77        FDCE                                         f  anti_jitter_inst/st_curr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.669    22.848    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y77        FDCE                                         r  anti_jitter_inst/st_curr_reg[2]/C
                         clock pessimism              0.229    23.077    
                         clock uncertainty           -0.302    22.775    
    SLICE_X109Y77        FDCE (Recov_fdce_C_CLR)     -0.405    22.370    anti_jitter_inst/st_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.370    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                 16.512    

Slack (MET) :             16.558ns  (required time - arrival time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/key_d_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.580ns (21.360%)  route 2.135ns (78.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 22.848 - 20.000 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.849     3.143    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.456     3.599 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.806     4.405    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          1.329     5.858    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y77        FDPE                                         f  anti_jitter_inst/key_d_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.669    22.848    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y77        FDPE                                         r  anti_jitter_inst/key_d_reg/C
                         clock pessimism              0.229    23.077    
                         clock uncertainty           -0.302    22.775    
    SLICE_X109Y77        FDPE (Recov_fdpe_C_PRE)     -0.359    22.416    anti_jitter_inst/key_d_reg
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                 16.558    

Slack (MET) :             16.558ns  (required time - arrival time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/st_curr_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.580ns (21.360%)  route 2.135ns (78.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 22.848 - 20.000 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.849     3.143    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.456     3.599 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.806     4.405    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          1.329     5.858    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y77        FDPE                                         f  anti_jitter_inst/st_curr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.669    22.848    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y77        FDPE                                         r  anti_jitter_inst/st_curr_reg[0]/C
                         clock pessimism              0.229    23.077    
                         clock uncertainty           -0.302    22.775    
    SLICE_X109Y77        FDPE (Recov_fdpe_C_PRE)     -0.359    22.416    anti_jitter_inst/st_curr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                 16.558    

Slack (MET) :             16.649ns  (required time - arrival time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.580ns (22.508%)  route 1.997ns (77.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 22.847 - 20.000 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.849     3.143    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.456     3.599 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.806     4.405    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          1.191     5.720    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y76        FDCE                                         f  anti_jitter_inst/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.668    22.847    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/cnt_reg[22]/C
                         clock pessimism              0.229    23.076    
                         clock uncertainty           -0.302    22.774    
    SLICE_X109Y76        FDCE (Recov_fdce_C_CLR)     -0.405    22.369    anti_jitter_inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         22.369    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                 16.649    

Slack (MET) :             16.649ns  (required time - arrival time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.580ns (22.508%)  route 1.997ns (77.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 22.847 - 20.000 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.849     3.143    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.456     3.599 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.806     4.405    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          1.191     5.720    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y76        FDCE                                         f  anti_jitter_inst/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.668    22.847    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/cnt_reg[23]/C
                         clock pessimism              0.229    23.076    
                         clock uncertainty           -0.302    22.774    
    SLICE_X109Y76        FDCE (Recov_fdce_C_CLR)     -0.405    22.369    anti_jitter_inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         22.369    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                 16.649    

Slack (MET) :             16.649ns  (required time - arrival time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/flg_cnt_full_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.580ns (22.508%)  route 1.997ns (77.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 22.847 - 20.000 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.849     3.143    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.456     3.599 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.806     4.405    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          1.191     5.720    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y76        FDCE                                         f  anti_jitter_inst/flg_cnt_full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.668    22.847    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/flg_cnt_full_reg/C
                         clock pessimism              0.229    23.076    
                         clock uncertainty           -0.302    22.774    
    SLICE_X109Y76        FDCE (Recov_fdce_C_CLR)     -0.405    22.369    anti_jitter_inst/flg_cnt_full_reg
  -------------------------------------------------------------------
                         required time                         22.369    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                 16.649    

Slack (MET) :             16.735ns  (required time - arrival time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/st_curr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.580ns (22.508%)  route 1.997ns (77.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 22.847 - 20.000 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.849     3.143    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.456     3.599 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.806     4.405    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          1.191     5.720    anti_jitter_inst/key_d_reg_0
    SLICE_X108Y76        FDCE                                         f  anti_jitter_inst/st_curr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.668    22.847    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X108Y76        FDCE                                         r  anti_jitter_inst/st_curr_reg[1]/C
                         clock pessimism              0.229    23.076    
                         clock uncertainty           -0.302    22.774    
    SLICE_X108Y76        FDCE (Recov_fdce_C_CLR)     -0.319    22.455    anti_jitter_inst/st_curr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.455    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                 16.735    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.580ns (23.955%)  route 1.841ns (76.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 22.845 - 20.000 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.849     3.143    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.456     3.599 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.806     4.405    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          1.035     5.564    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y75        FDCE                                         f  anti_jitter_inst/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.666    22.845    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y75        FDCE                                         r  anti_jitter_inst/cnt_reg[14]/C
                         clock pessimism              0.229    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X109Y75        FDCE (Recov_fdce_C_CLR)     -0.405    22.367    anti_jitter_inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.580ns (23.955%)  route 1.841ns (76.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 22.845 - 20.000 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.849     3.143    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.456     3.599 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.806     4.405    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          1.035     5.564    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y75        FDCE                                         f  anti_jitter_inst/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.666    22.845    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y75        FDCE                                         r  anti_jitter_inst/cnt_reg[17]/C
                         clock pessimism              0.229    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X109Y75        FDCE (Recov_fdce_C_CLR)     -0.405    22.367    anti_jitter_inst/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.580ns (23.955%)  route 1.841ns (76.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 22.845 - 20.000 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.849     3.143    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.456     3.599 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.806     4.405    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          1.035     5.564    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y75        FDCE                                         f  anti_jitter_inst/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.666    22.845    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y75        FDCE                                         r  anti_jitter_inst/cnt_reg[18]/C
                         clock pessimism              0.229    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X109Y75        FDCE (Recov_fdce_C_CLR)     -0.405    22.367    anti_jitter_inst/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                 16.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.130%)  route 0.475ns (71.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.625     0.961    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.275     1.377    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.045     1.422 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          0.200     1.622    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y72        FDCE                                         f  anti_jitter_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[0]/C
                         clock pessimism             -0.284     0.974    
    SLICE_X109Y72        FDCE (Remov_fdce_C_CLR)     -0.092     0.882    anti_jitter_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.130%)  route 0.475ns (71.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.625     0.961    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.275     1.377    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.045     1.422 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          0.200     1.622    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y72        FDCE                                         f  anti_jitter_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[1]/C
                         clock pessimism             -0.284     0.974    
    SLICE_X109Y72        FDCE (Remov_fdce_C_CLR)     -0.092     0.882    anti_jitter_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.130%)  route 0.475ns (71.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.625     0.961    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.275     1.377    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.045     1.422 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          0.200     1.622    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y72        FDCE                                         f  anti_jitter_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[2]/C
                         clock pessimism             -0.284     0.974    
    SLICE_X109Y72        FDCE (Remov_fdce_C_CLR)     -0.092     0.882    anti_jitter_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.130%)  route 0.475ns (71.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.625     0.961    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.275     1.377    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.045     1.422 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          0.200     1.622    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y72        FDCE                                         f  anti_jitter_inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[3]/C
                         clock pessimism             -0.284     0.974    
    SLICE_X109Y72        FDCE (Remov_fdce_C_CLR)     -0.092     0.882    anti_jitter_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.130%)  route 0.475ns (71.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.625     0.961    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.275     1.377    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.045     1.422 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          0.200     1.622    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y72        FDCE                                         f  anti_jitter_inst/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[4]/C
                         clock pessimism             -0.284     0.974    
    SLICE_X109Y72        FDCE (Remov_fdce_C_CLR)     -0.092     0.882    anti_jitter_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.130%)  route 0.475ns (71.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.625     0.961    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.275     1.377    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.045     1.422 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          0.200     1.622    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y72        FDCE                                         f  anti_jitter_inst/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[5]/C
                         clock pessimism             -0.284     0.974    
    SLICE_X109Y72        FDCE (Remov_fdce_C_CLR)     -0.092     0.882    anti_jitter_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.130%)  route 0.475ns (71.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.625     0.961    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.275     1.377    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.045     1.422 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          0.200     1.622    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y72        FDCE                                         f  anti_jitter_inst/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[7]/C
                         clock pessimism             -0.284     0.974    
    SLICE_X109Y72        FDCE (Remov_fdce_C_CLR)     -0.092     0.882    anti_jitter_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.130%)  route 0.475ns (71.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.625     0.961    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.275     1.377    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.045     1.422 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          0.200     1.622    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y72        FDCE                                         f  anti_jitter_inst/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[8]/C
                         clock pessimism             -0.284     0.974    
    SLICE_X109Y72        FDCE (Remov_fdce_C_CLR)     -0.092     0.882    anti_jitter_inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.673%)  route 0.538ns (74.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.625     0.961    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.275     1.377    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.045     1.422 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          0.263     1.685    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y73        FDCE                                         f  anti_jitter_inst/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.890     1.256    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y73        FDCE                                         r  anti_jitter_inst/cnt_reg[11]/C
                         clock pessimism             -0.284     0.972    
    SLICE_X109Y73        FDCE (Remov_fdce_C_CLR)     -0.092     0.880    anti_jitter_inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 rst_inst/rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anti_jitter_inst/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.673%)  route 0.538ns (74.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.625     0.961    rst_inst/FCLK_CLK0_0
    SLICE_X109Y71        FDRE                                         r  rst_inst/rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rst_inst/rst_n_reg/Q
                         net (fo=2, routed)           0.275     1.377    rst_inst/rst_n
    SLICE_X109Y71        LUT1 (Prop_lut1_I0_O)        0.045     1.422 f  rst_inst/st_curr[2]_i_2/O
                         net (fo=29, routed)          0.263     1.685    anti_jitter_inst/key_d_reg_0
    SLICE_X109Y73        FDCE                                         f  anti_jitter_inst/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.890     1.256    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y73        FDCE                                         r  anti_jitter_inst/cnt_reg[12]/C
                         clock pessimism             -0.284     0.972    
    SLICE_X109Y73        FDCE (Remov_fdce_C_CLR)     -0.092     0.880    anti_jitter_inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.805    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anti_jitter_inst/key_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_output
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 4.115ns (60.563%)  route 2.679ns (39.437%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.846     3.140    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y77        FDPE                                         r  anti_jitter_inst/key_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDPE (Prop_fdpe_C_Q)         0.456     3.596 f  anti_jitter_inst/key_d_reg/Q
                         net (fo=2, routed)           0.412     4.008    anti_jitter_inst/key_d
    SLICE_X109Y77        LUT1 (Prop_lut1_I0_O)        0.124     4.132 r  anti_jitter_inst/key_output_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.267     6.399    key_output_OBUF
    P20                  OBUF (Prop_obuf_I_O)         3.535     9.934 r  key_output_OBUF_inst/O
                         net (fo=0)                   0.000     9.934    key_output
    P20                                                               r  key_output (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anti_jitter_inst/key_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_output
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.421ns (65.784%)  route 0.739ns (34.216%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.625     0.961    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y77        FDPE                                         r  anti_jitter_inst/key_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDPE (Prop_fdpe_C_Q)         0.141     1.102 f  anti_jitter_inst/key_d_reg/Q
                         net (fo=2, routed)           0.145     1.247    anti_jitter_inst/key_d
    SLICE_X109Y77        LUT1 (Prop_lut1_I0_O)        0.045     1.292 r  anti_jitter_inst/key_output_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.594     1.886    key_output_OBUF
    P20                  OBUF (Prop_obuf_I_O)         1.235     3.121 r  key_output_OBUF_inst/O
                         net (fo=0)                   0.000     3.121    key_output
    P20                                                               r  key_output (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.931ns  (logic 1.964ns (39.838%)  route 2.966ns (60.162%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           1.608     3.061    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.154     3.215 f  anti_jitter_inst/cnt[23]_i_4/O
                         net (fo=24, routed)          1.359     4.574    anti_jitter_inst/cnt[23]_i_4_n_0
    SLICE_X109Y72        LUT4 (Prop_lut4_I3_O)        0.357     4.931 r  anti_jitter_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     4.931    anti_jitter_inst/p_1_in[5]
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.669     2.848    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[5]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.920ns  (logic 1.962ns (39.887%)  route 2.957ns (60.113%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           1.608     3.061    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.154     3.215 f  anti_jitter_inst/cnt[23]_i_4/O
                         net (fo=24, routed)          1.350     4.565    anti_jitter_inst/cnt[23]_i_4_n_0
    SLICE_X109Y72        LUT4 (Prop_lut4_I3_O)        0.355     4.920 r  anti_jitter_inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.920    anti_jitter_inst/p_1_in[1]
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.669     2.848    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.920ns  (logic 1.960ns (39.846%)  route 2.959ns (60.154%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           1.608     3.061    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.154     3.215 f  anti_jitter_inst/cnt[23]_i_4/O
                         net (fo=24, routed)          1.352     4.567    anti_jitter_inst/cnt[23]_i_4_n_0
    SLICE_X109Y72        LUT4 (Prop_lut4_I3_O)        0.353     4.920 r  anti_jitter_inst/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     4.920    anti_jitter_inst/p_1_in[8]
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.669     2.848    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[8]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.934ns (39.470%)  route 2.966ns (60.530%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           1.608     3.061    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.154     3.215 f  anti_jitter_inst/cnt[23]_i_4/O
                         net (fo=24, routed)          1.359     4.574    anti_jitter_inst/cnt[23]_i_4_n_0
    SLICE_X109Y72        LUT4 (Prop_lut4_I3_O)        0.327     4.901 r  anti_jitter_inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.901    anti_jitter_inst/p_1_in[4]
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.669     2.848    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[4]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.894ns  (logic 1.934ns (39.526%)  route 2.959ns (60.474%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           1.608     3.061    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.154     3.215 f  anti_jitter_inst/cnt[23]_i_4/O
                         net (fo=24, routed)          1.352     4.567    anti_jitter_inst/cnt[23]_i_4_n_0
    SLICE_X109Y72        LUT4 (Prop_lut4_I3_O)        0.327     4.894 r  anti_jitter_inst/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     4.894    anti_jitter_inst/p_1_in[7]
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.669     2.848    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[7]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.934ns (39.543%)  route 2.957ns (60.457%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           1.608     3.061    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.154     3.215 f  anti_jitter_inst/cnt[23]_i_4/O
                         net (fo=24, routed)          1.350     4.565    anti_jitter_inst/cnt[23]_i_4_n_0
    SLICE_X109Y72        LUT4 (Prop_lut4_I3_O)        0.327     4.892 r  anti_jitter_inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.892    anti_jitter_inst/p_1_in[0]
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.669     2.848    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 1.962ns (41.219%)  route 2.798ns (58.781%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           1.608     3.061    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.154     3.215 f  anti_jitter_inst/cnt[23]_i_4/O
                         net (fo=24, routed)          1.191     4.406    anti_jitter_inst/cnt[23]_i_4_n_0
    SLICE_X109Y72        LUT4 (Prop_lut4_I3_O)        0.355     4.761 r  anti_jitter_inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     4.761    anti_jitter_inst/p_1_in[3]
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.669     2.848    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.733ns  (logic 1.934ns (40.871%)  route 2.798ns (59.129%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           1.608     3.061    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.154     3.215 f  anti_jitter_inst/cnt[23]_i_4/O
                         net (fo=24, routed)          1.191     4.406    anti_jitter_inst/cnt[23]_i_4_n_0
    SLICE_X109Y72        LUT4 (Prop_lut4_I3_O)        0.327     4.733 r  anti_jitter_inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.733    anti_jitter_inst/p_1_in[2]
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.669     2.848    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y72        FDCE                                         r  anti_jitter_inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 1.960ns (44.193%)  route 2.475ns (55.807%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           1.608     3.061    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.154     3.215 f  anti_jitter_inst/cnt[23]_i_4/O
                         net (fo=24, routed)          0.868     4.083    anti_jitter_inst/cnt[23]_i_4_n_0
    SLICE_X109Y74        LUT4 (Prop_lut4_I3_O)        0.353     4.436 r  anti_jitter_inst/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     4.436    anti_jitter_inst/p_1_in[13]
    SLICE_X109Y74        FDCE                                         r  anti_jitter_inst/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.666     2.845    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y74        FDCE                                         r  anti_jitter_inst/cnt_reg[13]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 1.729ns (39.027%)  route 2.702ns (60.973%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           1.608     3.061    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I3_O)        0.124     3.185 r  anti_jitter_inst/st_curr[1]_i_1/O
                         net (fo=25, routed)          1.094     4.279    anti_jitter_inst/st_next__0[1]
    SLICE_X109Y73        LUT4 (Prop_lut4_I0_O)        0.152     4.431 r  anti_jitter_inst/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     4.431    anti_jitter_inst/p_1_in[9]
    SLICE_X109Y73        FDCE                                         r  anti_jitter_inst/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.668     2.847    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y73        FDCE                                         r  anti_jitter_inst/cnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/st_curr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.266ns (39.933%)  route 0.401ns (60.067%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 f  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  key_input_IBUF_inst/O
                         net (fo=7, routed)           0.401     0.622    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y77        LUT5 (Prop_lut5_I2_O)        0.045     0.667 r  anti_jitter_inst/st_curr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.667    anti_jitter_inst/st_next[2]
    SLICE_X109Y77        FDCE                                         r  anti_jitter_inst/st_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y77        FDCE                                         r  anti_jitter_inst/st_curr_reg[2]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/key_d_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.266ns (38.051%)  route 0.434ns (61.949%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           0.434     0.655    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y77        LUT6 (Prop_lut6_I1_O)        0.045     0.700 r  anti_jitter_inst/key_d_i_1/O
                         net (fo=1, routed)           0.000     0.700    anti_jitter_inst/key_d_i_1_n_0
    SLICE_X109Y77        FDPE                                         r  anti_jitter_inst/key_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y77        FDPE                                         r  anti_jitter_inst/key_d_reg/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/st_curr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.266ns (35.373%)  route 0.487ns (64.627%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           0.487     0.708    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y77        LUT5 (Prop_lut5_I2_O)        0.045     0.753 r  anti_jitter_inst/st_curr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.753    anti_jitter_inst/st_next[0]
    SLICE_X109Y77        FDPE                                         r  anti_jitter_inst/st_curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.892     1.258    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y77        FDPE                                         r  anti_jitter_inst/st_curr_reg[0]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/flg_cnt_full_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.266ns (29.289%)  route 0.643ns (70.711%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           0.643     0.865    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT6 (Prop_lut6_I3_O)        0.045     0.910 r  anti_jitter_inst/flg_cnt_full_i_1/O
                         net (fo=1, routed)           0.000     0.910    anti_jitter_inst/flg_cnt_full_i_1_n_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/flg_cnt_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.890     1.256    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/flg_cnt_full_reg/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.266ns (25.937%)  route 0.761ns (74.063%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           0.645     0.866    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.045     0.911 r  anti_jitter_inst/cnt[23]_i_1/O
                         net (fo=25, routed)          0.116     1.027    anti_jitter_inst/cnt[23]_i_1_n_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.890     1.256    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/cnt_reg[22]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.266ns (25.937%)  route 0.761ns (74.063%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           0.645     0.866    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.045     0.911 r  anti_jitter_inst/cnt[23]_i_1/O
                         net (fo=25, routed)          0.116     1.027    anti_jitter_inst/cnt[23]_i_1_n_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.890     1.256    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/cnt_reg[23]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/flg_cnt_full_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.266ns (25.937%)  route 0.761ns (74.063%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           0.645     0.866    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.045     0.911 r  anti_jitter_inst/cnt[23]_i_1/O
                         net (fo=25, routed)          0.116     1.027    anti_jitter_inst/cnt[23]_i_1_n_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/flg_cnt_full_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.890     1.256    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/flg_cnt_full_reg/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.374ns (33.435%)  route 0.745ns (66.565%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           0.645     0.866    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.043     0.909 f  anti_jitter_inst/cnt[23]_i_4/O
                         net (fo=24, routed)          0.101     1.010    anti_jitter_inst/cnt[23]_i_4_n_0
    SLICE_X109Y76        LUT4 (Prop_lut4_I3_O)        0.110     1.120 r  anti_jitter_inst/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     1.120    anti_jitter_inst/p_1_in[22]
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.890     1.256    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y76        FDCE                                         r  anti_jitter_inst/cnt_reg[22]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.266ns (23.784%)  route 0.854ns (76.216%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           0.645     0.866    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.045     0.911 r  anti_jitter_inst/cnt[23]_i_1/O
                         net (fo=25, routed)          0.209     1.120    anti_jitter_inst/cnt[23]_i_1_n_0
    SLICE_X109Y75        FDCE                                         r  anti_jitter_inst/cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.889     1.255    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y75        FDCE                                         r  anti_jitter_inst/cnt_reg[14]/C

Slack:                    inf
  Source:                 key_input
                            (input port)
  Destination:            anti_jitter_inst/cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.266ns (23.784%)  route 0.854ns (76.216%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  key_input (IN)
                         net (fo=0)                   0.000     0.000    key_input
    K21                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  key_input_IBUF_inst/O
                         net (fo=7, routed)           0.645     0.866    anti_jitter_inst/key_input_IBUF
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.045     0.911 r  anti_jitter_inst/cnt[23]_i_1/O
                         net (fo=25, routed)          0.209     1.120    anti_jitter_inst/cnt[23]_i_1_n_0
    SLICE_X109Y75        FDCE                                         r  anti_jitter_inst/cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_inst/zynq_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_inst/zynq_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_inst/zynq_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.889     1.255    anti_jitter_inst/FCLK_CLK0_0
    SLICE_X109Y75        FDCE                                         r  anti_jitter_inst/cnt_reg[17]/C





