$date
	Tue Oct 01 11:09:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BR_tb $end
$var wire 32 ! rd2 [31:0] $end
$var wire 32 " rd1 [31:0] $end
$var reg 5 # a1 [4:0] $end
$var reg 5 $ a2 [4:0] $end
$var reg 5 % a3 [4:0] $end
$var reg 1 & clk $end
$var reg 32 ' wd [31:0] $end
$var reg 1 ( we $end
$scope module br_module $end
$var wire 5 ) a1 [4:0] $end
$var wire 5 * a2 [4:0] $end
$var wire 5 + a3 [4:0] $end
$var wire 1 & clk $end
$var wire 32 , wd [31:0] $end
$var wire 1 ( we $end
$var reg 32 - rd1 [31:0] $end
$var reg 32 . rd2 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx .
bx -
b11011110101011011011111011101111 ,
b10 +
b1 *
b0 )
0(
b11011110101011011011111011101111 '
0&
b10 %
b1 $
b0 #
bx "
bx !
$end
#5000
1&
#10000
0&
1(
#15000
1&
#20000
0&
0(
#25000
1&
#30000
b11011110101011011011111011101111 "
b11011110101011011011111011101111 -
0&
b0 $
b0 *
b10 #
b10 )
#35000
1&
#40000
0&
