#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x276e080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x277dfe0 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x2771e70 .functor NOT 1, L_0x27cd570, C4<0>, C4<0>, C4<0>;
L_0x2788bd0 .functor XOR 1, L_0x27cd210, L_0x27cd340, C4<0>, C4<0>;
L_0x2796a30 .functor XOR 1, L_0x2788bd0, L_0x27cd430, C4<0>, C4<0>;
v0x27bb1f0_0 .net *"_ivl_10", 0 0, L_0x27cd430;  1 drivers
v0x27bb2f0_0 .net *"_ivl_12", 0 0, L_0x2796a30;  1 drivers
v0x27bb3d0_0 .net *"_ivl_2", 0 0, L_0x27cd170;  1 drivers
v0x27bb490_0 .net *"_ivl_4", 0 0, L_0x27cd210;  1 drivers
v0x27bb570_0 .net *"_ivl_6", 0 0, L_0x27cd340;  1 drivers
v0x27bb6a0_0 .net *"_ivl_8", 0 0, L_0x2788bd0;  1 drivers
v0x27bb780_0 .net "areset", 0 0, L_0x276bf60;  1 drivers
v0x27bb820_0 .var "clk", 0 0;
v0x27bb8c0_0 .var/2u "stats1", 159 0;
v0x27bba30_0 .var/2u "strobe", 0 0;
v0x27bbaf0_0 .net "tb_match", 0 0, L_0x27cd570;  1 drivers
v0x27bbb90_0 .net "tb_mismatch", 0 0, L_0x2771e70;  1 drivers
v0x27bbc30_0 .net "wavedrom_enable", 0 0, v0x27ba020_0;  1 drivers
v0x27bbcd0_0 .net "wavedrom_title", 511 0, v0x27ba110_0;  1 drivers
v0x27bbd70_0 .net "x", 0 0, v0x27ba1f0_0;  1 drivers
v0x27bbe10_0 .net "z_dut", 0 0, L_0x27ccf90;  1 drivers
v0x27bbeb0_0 .net "z_ref", 0 0, L_0x276cbe0;  1 drivers
L_0x27cd170 .concat [ 1 0 0 0], L_0x276cbe0;
L_0x27cd210 .concat [ 1 0 0 0], L_0x276cbe0;
L_0x27cd340 .concat [ 1 0 0 0], L_0x27ccf90;
L_0x27cd430 .concat [ 1 0 0 0], L_0x276cbe0;
L_0x27cd570 .cmp/eeq 1, L_0x27cd170, L_0x2796a30;
S_0x2788140 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x277dfe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x2795b00 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x2795b40 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x276c1a0 .functor AND 1, L_0x27cc230, L_0x27cc500, C4<1>, C4<1>;
L_0x276c460 .functor AND 1, L_0x27cc8d0, L_0x27ccb40, C4<1>, C4<1>;
L_0x276cbe0 .functor OR 1, L_0x276c1a0, L_0x276c460, C4<0>, C4<0>;
v0x2771a40_0 .net *"_ivl_0", 31 0, L_0x27bc0c0;  1 drivers
L_0x7f90772420a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2771d80_0 .net *"_ivl_11", 30 0, L_0x7f90772420a8;  1 drivers
L_0x7f90772420f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x2771f80_0 .net/2u *"_ivl_12", 31 0, L_0x7f90772420f0;  1 drivers
v0x276bfd0_0 .net *"_ivl_14", 0 0, L_0x27cc500;  1 drivers
v0x276c270_0 .net *"_ivl_17", 0 0, L_0x276c1a0;  1 drivers
v0x276c530_0 .net *"_ivl_18", 31 0, L_0x27cc740;  1 drivers
L_0x7f9077242138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x276cd30_0 .net *"_ivl_21", 30 0, L_0x7f9077242138;  1 drivers
L_0x7f9077242180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27b82b0_0 .net/2u *"_ivl_22", 31 0, L_0x7f9077242180;  1 drivers
v0x27b8390_0 .net *"_ivl_24", 0 0, L_0x27cc8d0;  1 drivers
v0x27b84e0_0 .net *"_ivl_26", 31 0, L_0x27cca50;  1 drivers
L_0x7f90772421c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b85c0_0 .net *"_ivl_29", 30 0, L_0x7f90772421c8;  1 drivers
L_0x7f9077242018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b86a0_0 .net *"_ivl_3", 30 0, L_0x7f9077242018;  1 drivers
L_0x7f9077242210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b8780_0 .net/2u *"_ivl_30", 31 0, L_0x7f9077242210;  1 drivers
v0x27b8860_0 .net *"_ivl_32", 0 0, L_0x27ccb40;  1 drivers
v0x27b8920_0 .net *"_ivl_35", 0 0, L_0x276c460;  1 drivers
L_0x7f9077242060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b89e0_0 .net/2u *"_ivl_4", 31 0, L_0x7f9077242060;  1 drivers
v0x27b8ac0_0 .net *"_ivl_6", 0 0, L_0x27cc230;  1 drivers
v0x27b8b80_0 .net *"_ivl_8", 31 0, L_0x27cc3a0;  1 drivers
v0x27b8c60_0 .net "areset", 0 0, L_0x276bf60;  alias, 1 drivers
v0x27b8d20_0 .net "clk", 0 0, v0x27bb820_0;  1 drivers
v0x27b8de0_0 .var "state", 0 0;
v0x27b8ea0_0 .net "x", 0 0, v0x27ba1f0_0;  alias, 1 drivers
v0x27b8f60_0 .net "z", 0 0, L_0x276cbe0;  alias, 1 drivers
E_0x277c130 .event posedge, v0x27b8c60_0, v0x27b8d20_0;
L_0x27bc0c0 .concat [ 1 31 0 0], v0x27b8de0_0, L_0x7f9077242018;
L_0x27cc230 .cmp/eq 32, L_0x27bc0c0, L_0x7f9077242060;
L_0x27cc3a0 .concat [ 1 31 0 0], v0x27ba1f0_0, L_0x7f90772420a8;
L_0x27cc500 .cmp/eq 32, L_0x27cc3a0, L_0x7f90772420f0;
L_0x27cc740 .concat [ 1 31 0 0], v0x27b8de0_0, L_0x7f9077242138;
L_0x27cc8d0 .cmp/eq 32, L_0x27cc740, L_0x7f9077242180;
L_0x27cca50 .concat [ 1 31 0 0], v0x27ba1f0_0, L_0x7f90772421c8;
L_0x27ccb40 .cmp/eq 32, L_0x27cca50, L_0x7f9077242210;
S_0x27b90a0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x277dfe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x276bf60 .functor BUFZ 1, v0x27b9eb0_0, C4<0>, C4<0>, C4<0>;
v0x27b9d10_0 .net "areset", 0 0, L_0x276bf60;  alias, 1 drivers
v0x27b9de0_0 .net "clk", 0 0, v0x27bb820_0;  alias, 1 drivers
v0x27b9eb0_0 .var "reset", 0 0;
v0x27b9f80_0 .net "tb_match", 0 0, L_0x27cd570;  alias, 1 drivers
v0x27ba020_0 .var "wavedrom_enable", 0 0;
v0x27ba110_0 .var "wavedrom_title", 511 0;
v0x27ba1f0_0 .var "x", 0 0;
E_0x277bc10/0 .event negedge, v0x27b8d20_0;
E_0x277bc10/1 .event posedge, v0x27b8d20_0;
E_0x277bc10 .event/or E_0x277bc10/0, E_0x277bc10/1;
S_0x27b9340 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x27b90a0;
 .timescale -12 -12;
v0x27b9550_0 .var/2u "arfail", 0 0;
v0x27b9630_0 .var "async", 0 0;
v0x27b96f0_0 .var/2u "datafail", 0 0;
v0x27b9790_0 .var/2u "srfail", 0 0;
E_0x27649f0 .event posedge, v0x27b8d20_0;
E_0x279acb0 .event negedge, v0x27b8d20_0;
TD_tb.stim1.reset_test ;
    %wait E_0x27649f0;
    %wait E_0x27649f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b9eb0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27649f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x279acb0;
    %load/vec4 v0x27b9f80_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27b96f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27b9eb0_0, 0;
    %wait E_0x27649f0;
    %load/vec4 v0x27b9f80_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27b9550_0, 0, 1;
    %wait E_0x27649f0;
    %load/vec4 v0x27b9f80_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27b9790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b9eb0_0, 0;
    %load/vec4 v0x27b9790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x27b9550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x27b9630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x27b96f0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x27b9630_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x27b9850 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x27b90a0;
 .timescale -12 -12;
v0x27b9a50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27b9b30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x27b90a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27ba330 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x277dfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x27b8430 .param/l "A" 0 4 10, C4<00>;
P_0x27b8470 .param/l "B" 0 4 11, C4<01>;
L_0x7f9077242258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x27ba6e0_0 .net/2u *"_ivl_0", 1 0, L_0x7f9077242258;  1 drivers
v0x27ba7c0_0 .net *"_ivl_2", 0 0, L_0x27ccef0;  1 drivers
L_0x7f90772422a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ba880_0 .net/2u *"_ivl_4", 0 0, L_0x7f90772422a0;  1 drivers
L_0x7f90772422e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x27ba970_0 .net/2u *"_ivl_6", 0 0, L_0x7f90772422e8;  1 drivers
v0x27baa50_0 .net "areset", 0 0, L_0x276bf60;  alias, 1 drivers
v0x27bab90_0 .net "clk", 0 0, v0x27bb820_0;  alias, 1 drivers
v0x27bac80_0 .var "state", 1 0;
v0x27bad60_0 .net "x", 0 0, v0x27ba1f0_0;  alias, 1 drivers
v0x27bae50_0 .net "z", 0 0, L_0x27ccf90;  alias, 1 drivers
L_0x27ccef0 .cmp/eq 2, v0x27bac80_0, L_0x7f9077242258;
L_0x27ccf90 .functor MUXZ 1, L_0x7f90772422e8, L_0x7f90772422a0, L_0x27ccef0, C4<>;
S_0x27bb020 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x277dfe0;
 .timescale -12 -12;
E_0x277b9b0 .event anyedge, v0x27bba30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27bba30_0;
    %nor/r;
    %assign/vec4 v0x27bba30_0, 0;
    %wait E_0x277b9b0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27b90a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ba1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27b9eb0_0, 0;
    %wait E_0x27649f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b9eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ba1f0_0, 0;
    %wait E_0x27649f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ba1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b9630_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x27b9340;
    %join;
    %wait E_0x279acb0;
    %wait E_0x27649f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x27ba1f0_0, 0;
    %assign/vec4 v0x27b9eb0_0, 0;
    %wait E_0x27649f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x27ba1f0_0, 0;
    %assign/vec4 v0x27b9eb0_0, 0;
    %wait E_0x27649f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x27ba1f0_0, 0;
    %assign/vec4 v0x27b9eb0_0, 0;
    %wait E_0x27649f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x27ba1f0_0, 0;
    %assign/vec4 v0x27b9eb0_0, 0;
    %wait E_0x27649f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x27ba1f0_0, 0;
    %assign/vec4 v0x27b9eb0_0, 0;
    %wait E_0x27649f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x27ba1f0_0, 0;
    %assign/vec4 v0x27b9eb0_0, 0;
    %wait E_0x27649f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x27ba1f0_0, 0;
    %assign/vec4 v0x27b9eb0_0, 0;
    %wait E_0x27649f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x27ba1f0_0, 0;
    %assign/vec4 v0x27b9eb0_0, 0;
    %wait E_0x27649f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x27ba1f0_0, 0;
    %assign/vec4 v0x27b9eb0_0, 0;
    %wait E_0x279acb0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27b9b30;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x277bc10;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x27ba1f0_0, 0;
    %assign/vec4 v0x27b9eb0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2788140;
T_5 ;
    %wait E_0x277c130;
    %load/vec4 v0x27b8c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b8de0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x27b8de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x27b8ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x27b8de0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27b8de0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x27ba330;
T_6 ;
    %wait E_0x277c130;
    %load/vec4 v0x27baa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27bac80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x27bac80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27bac80_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x27bad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x27bac80_0, 0;
T_6.6 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x27bad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27bac80_0, 0;
T_6.8 ;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x277dfe0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bb820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bba30_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x277dfe0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x27bb820_0;
    %inv;
    %store/vec4 v0x27bb820_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x277dfe0;
T_9 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27b9de0_0, v0x27bbb90_0, v0x27bb820_0, v0x27bb780_0, v0x27bbd70_0, v0x27bbeb0_0, v0x27bbe10_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x277dfe0;
T_10 ;
    %load/vec4 v0x27bb8c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x27bb8c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27bb8c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x27bb8c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27bb8c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27bb8c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27bb8c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x277dfe0;
T_11 ;
    %wait E_0x277bc10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27bb8c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bb8c0_0, 4, 32;
    %load/vec4 v0x27bbaf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x27bb8c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bb8c0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27bb8c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bb8c0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x27bbeb0_0;
    %load/vec4 v0x27bbeb0_0;
    %load/vec4 v0x27bbe10_0;
    %xor;
    %load/vec4 v0x27bbeb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x27bb8c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bb8c0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x27bb8c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bb8c0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2014_q5b/iter0/response45/top_module.sv";
