digraph "/home/ubuntu/S32_SDK_S32K1xx_RTM_4.0.2/platform/drivers/src/edma/edma_irq.c.235t.optimized" {
overlap=false;
subgraph "cluster_DMA0_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA0_IRQHandler ()";
	fn_28_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_28_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_28_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (0);\ [tail\ call]\l\
|return;\l\
}"];

	fn_28_basic_block_0:s -> fn_28_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_28_basic_block_2:s -> fn_28_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_28_basic_block_0:s -> fn_28_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA1_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA1_IRQHandler ()";
	fn_29_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_29_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_29_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (1);\ [tail\ call]\l\
|return;\l\
}"];

	fn_29_basic_block_0:s -> fn_29_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_29_basic_block_2:s -> fn_29_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_29_basic_block_0:s -> fn_29_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA2_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA2_IRQHandler ()";
	fn_30_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_30_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_30_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (2);\ [tail\ call]\l\
|return;\l\
}"];

	fn_30_basic_block_0:s -> fn_30_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_30_basic_block_2:s -> fn_30_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_30_basic_block_0:s -> fn_30_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA3_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA3_IRQHandler ()";
	fn_31_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_31_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_31_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (3);\ [tail\ call]\l\
|return;\l\
}"];

	fn_31_basic_block_0:s -> fn_31_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_31_basic_block_2:s -> fn_31_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_31_basic_block_0:s -> fn_31_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA4_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA4_IRQHandler ()";
	fn_32_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_32_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_32_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (4);\ [tail\ call]\l\
|return;\l\
}"];

	fn_32_basic_block_0:s -> fn_32_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_32_basic_block_2:s -> fn_32_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_32_basic_block_0:s -> fn_32_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA5_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA5_IRQHandler ()";
	fn_33_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_33_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_33_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (5);\ [tail\ call]\l\
|return;\l\
}"];

	fn_33_basic_block_0:s -> fn_33_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_33_basic_block_2:s -> fn_33_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_33_basic_block_0:s -> fn_33_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA6_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA6_IRQHandler ()";
	fn_34_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_34_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_34_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (6);\ [tail\ call]\l\
|return;\l\
}"];

	fn_34_basic_block_0:s -> fn_34_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_34_basic_block_2:s -> fn_34_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_34_basic_block_0:s -> fn_34_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA7_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA7_IRQHandler ()";
	fn_35_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_35_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_35_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (7);\ [tail\ call]\l\
|return;\l\
}"];

	fn_35_basic_block_0:s -> fn_35_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_35_basic_block_2:s -> fn_35_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_35_basic_block_0:s -> fn_35_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA8_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA8_IRQHandler ()";
	fn_36_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_36_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_36_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (8);\ [tail\ call]\l\
|return;\l\
}"];

	fn_36_basic_block_0:s -> fn_36_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_2:s -> fn_36_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_36_basic_block_0:s -> fn_36_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA9_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA9_IRQHandler ()";
	fn_37_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_37_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_37_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (9);\ [tail\ call]\l\
|return;\l\
}"];

	fn_37_basic_block_0:s -> fn_37_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_37_basic_block_2:s -> fn_37_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_37_basic_block_0:s -> fn_37_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA10_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA10_IRQHandler ()";
	fn_38_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_38_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_38_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (10);\ [tail\ call]\l\
|return;\l\
}"];

	fn_38_basic_block_0:s -> fn_38_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_38_basic_block_2:s -> fn_38_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_38_basic_block_0:s -> fn_38_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA11_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA11_IRQHandler ()";
	fn_39_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_39_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_39_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (11);\ [tail\ call]\l\
|return;\l\
}"];

	fn_39_basic_block_0:s -> fn_39_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_39_basic_block_2:s -> fn_39_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_39_basic_block_0:s -> fn_39_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA12_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA12_IRQHandler ()";
	fn_40_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_40_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_40_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (12);\ [tail\ call]\l\
|return;\l\
}"];

	fn_40_basic_block_0:s -> fn_40_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_40_basic_block_2:s -> fn_40_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_40_basic_block_0:s -> fn_40_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA13_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA13_IRQHandler ()";
	fn_41_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_41_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_41_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (13);\ [tail\ call]\l\
|return;\l\
}"];

	fn_41_basic_block_0:s -> fn_41_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_41_basic_block_2:s -> fn_41_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_41_basic_block_0:s -> fn_41_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA14_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA14_IRQHandler ()";
	fn_42_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_42_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_42_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (14);\ [tail\ call]\l\
|return;\l\
}"];

	fn_42_basic_block_0:s -> fn_42_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_42_basic_block_2:s -> fn_42_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_42_basic_block_0:s -> fn_42_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA15_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA15_IRQHandler ()";
	fn_43_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_43_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_43_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|EDMA_DRV_IRQHandler\ (15);\ [tail\ call]\l\
|return;\l\
}"];

	fn_43_basic_block_0:s -> fn_43_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_43_basic_block_2:s -> fn_43_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_43_basic_block_0:s -> fn_43_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_DMA_Error_IRQHandler" {
	style="dashed";
	color="black";
	label="DMA_Error_IRQHandler ()";
	subgraph cluster_44_1 {
	style="filled";
	color="darkgreen";
	fillcolor="grey88";
	label="loop 1";
	labeljust=l;
	penwidth=2;
	fn_44_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1010605809\<bb\ 3\>:\l\
|#\ error_20\ =\ PHI\ \<_12(2),\ error_10(5)\>\l\
|#\ virtualChannel_21\ =\ PHI\ \<0(2),\ virtualChannel_11(5)\>\l\
|_1\ =\ error_20\ &\ 1;\l\
|if\ (_1\ !=\ 0)\l\
\ \ goto\ \<bb\ 4\>;\ [33.00%]\l\
else\l\
\ \ goto\ \<bb\ 5\>;\ [67.00%]\l\
}"];

	fn_44_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:333499915\<bb\ 4\>:\l\
|EDMA_DRV_ErrorIRQHandler\ (virtualChannel_21);\l\
}"];

	fn_44_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1010605809\<bb\ 5\>:\l\
|error_10\ =\ error_20\ \>\>\ 1;\l\
|virtualChannel_11\ =\ virtualChannel_21\ +\ 1;\l\
|if\ (virtualChannel_11\ !=\ 16)\l\
\ \ goto\ \<bb\ 3\>;\ [93.75%]\l\
else\l\
\ \ goto\ \<bb\ 6\>;\ [6.25%]\l\
}"];

	}
	fn_44_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_44_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_44_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:63136016\<bb\ 2\>:\l\
|edmaRegBase_8\ =\ EDMA_DRV_GetDmaRegBaseAddr\ (0);\l\
|_12\ =\{v\}\ edmaRegBase_8-\>ERR;\l\
}"];

	fn_44_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:63136016\<bb\ 6\>:\l\
|return;\l\
}"];

	fn_44_basic_block_0:s -> fn_44_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_44_basic_block_2:s -> fn_44_basic_block_3:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_44_basic_block_3:s -> fn_44_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[33%]"];
	fn_44_basic_block_3:s -> fn_44_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[67%]"];
	fn_44_basic_block_4:s -> fn_44_basic_block_5:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_44_basic_block_5:s -> fn_44_basic_block_3:n [style="dotted,bold",color=blue,weight=10,constraint=false,label="[93%]"];
	fn_44_basic_block_5:s -> fn_44_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[6%]"];
	fn_44_basic_block_6:s -> fn_44_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_44_basic_block_0:s -> fn_44_basic_block_1:n [style="invis",constraint=true];
}
}
