# 4-bit ALU Design

## ğŸ“ Description
A 4-bit Arithmetic and Logic Unit implemented in Verilog HDL. This project demonstrates basic arithmetic (ADD, SUB) and logic (AND, OR) operations.

## ğŸ§  Learning Outcomes
- Verilog RTL coding
- Testbench development
- Functional simulation

## ğŸ”§ Files
- `alu.v` â€“ RTL implementation
- `alu_tb.v` â€“ Testbench

## ğŸ› ï¸ Tools Used
- ModelSim / QuestaSim
- EDA Playground
- Icarus Verilog (optional)

## ğŸ“¸ Simulation Screenshot
*(Add your waveform images here)*

## ğŸ“— How to Run
1. Open in ModelSim  
2. Compile `alu.v` and `alu_tb.v`  
3. Simulate and observe waveform  
