
FreeRTOS-Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007444  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  080075d4  080075d4  000085d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800769c  0800769c  0000906c  2**0
                  CONTENTS
  4 .ARM          00000008  0800769c  0800769c  0000869c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080076a4  080076a4  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076a4  080076a4  000086a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080076a8  080076a8  000086a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080076ac  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b58  2000006c  08007718  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001bc4  08007718  00009bc4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a21a  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037e8  00000000  00000000  000232b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001728  00000000  00000000  00026aa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011f7  00000000  00000000  000281c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004c9b  00000000  00000000  000293bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a0a0  00000000  00000000  0002e05a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe8f7  00000000  00000000  000480fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001469f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067dc  00000000  00000000  00146a34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0014d210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080075bc 	.word	0x080075bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	080075bc 	.word	0x080075bc

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b96a 	b.w	80004bc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	460c      	mov	r4, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14e      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020c:	4694      	mov	ip, r2
 800020e:	458c      	cmp	ip, r1
 8000210:	4686      	mov	lr, r0
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	d962      	bls.n	80002de <__udivmoddi4+0xde>
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0320 	rsb	r3, r2, #32
 800021e:	4091      	lsls	r1, r2
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	fa0c fc02 	lsl.w	ip, ip, r2
 8000228:	4319      	orrs	r1, r3
 800022a:	fa00 fe02 	lsl.w	lr, r0, r2
 800022e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000232:	fa1f f68c 	uxth.w	r6, ip
 8000236:	fbb1 f4f7 	udiv	r4, r1, r7
 800023a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023e:	fb07 1114 	mls	r1, r7, r4, r1
 8000242:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000246:	fb04 f106 	mul.w	r1, r4, r6
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f104 30ff 	add.w	r0, r4, #4294967295
 8000256:	f080 8112 	bcs.w	800047e <__udivmoddi4+0x27e>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 810f 	bls.w	800047e <__udivmoddi4+0x27e>
 8000260:	3c02      	subs	r4, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a59      	subs	r1, r3, r1
 8000266:	fa1f f38e 	uxth.w	r3, lr
 800026a:	fbb1 f0f7 	udiv	r0, r1, r7
 800026e:	fb07 1110 	mls	r1, r7, r0, r1
 8000272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000276:	fb00 f606 	mul.w	r6, r0, r6
 800027a:	429e      	cmp	r6, r3
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x94>
 800027e:	eb1c 0303 	adds.w	r3, ip, r3
 8000282:	f100 31ff 	add.w	r1, r0, #4294967295
 8000286:	f080 80fc 	bcs.w	8000482 <__udivmoddi4+0x282>
 800028a:	429e      	cmp	r6, r3
 800028c:	f240 80f9 	bls.w	8000482 <__udivmoddi4+0x282>
 8000290:	4463      	add	r3, ip
 8000292:	3802      	subs	r0, #2
 8000294:	1b9b      	subs	r3, r3, r6
 8000296:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa6>
 800029e:	40d3      	lsrs	r3, r2
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xba>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb4>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x150>
 80002c2:	42a3      	cmp	r3, r4
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xcc>
 80002c6:	4290      	cmp	r0, r2
 80002c8:	f0c0 80f0 	bcc.w	80004ac <__udivmoddi4+0x2ac>
 80002cc:	1a86      	subs	r6, r0, r2
 80002ce:	eb64 0303 	sbc.w	r3, r4, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	2d00      	cmp	r5, #0
 80002d6:	d0e6      	beq.n	80002a6 <__udivmoddi4+0xa6>
 80002d8:	e9c5 6300 	strd	r6, r3, [r5]
 80002dc:	e7e3      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002de:	2a00      	cmp	r2, #0
 80002e0:	f040 8090 	bne.w	8000404 <__udivmoddi4+0x204>
 80002e4:	eba1 040c 	sub.w	r4, r1, ip
 80002e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ec:	fa1f f78c 	uxth.w	r7, ip
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fa:	fb08 4416 	mls	r4, r8, r6, r4
 80002fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000302:	fb07 f006 	mul.w	r0, r7, r6
 8000306:	4298      	cmp	r0, r3
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x11c>
 800030a:	eb1c 0303 	adds.w	r3, ip, r3
 800030e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x11a>
 8000314:	4298      	cmp	r0, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 800031a:	4626      	mov	r6, r4
 800031c:	1a1c      	subs	r4, r3, r0
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	fbb4 f0f8 	udiv	r0, r4, r8
 8000326:	fb08 4410 	mls	r4, r8, r0, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb00 f707 	mul.w	r7, r0, r7
 8000332:	429f      	cmp	r7, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x148>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f100 34ff 	add.w	r4, r0, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x146>
 8000340:	429f      	cmp	r7, r3
 8000342:	f200 80b0 	bhi.w	80004a6 <__udivmoddi4+0x2a6>
 8000346:	4620      	mov	r0, r4
 8000348:	1bdb      	subs	r3, r3, r7
 800034a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x9c>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000360:	fa04 f301 	lsl.w	r3, r4, r1
 8000364:	ea43 030c 	orr.w	r3, r3, ip
 8000368:	40f4      	lsrs	r4, r6
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	0c38      	lsrs	r0, r7, #16
 8000370:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000374:	fbb4 fef0 	udiv	lr, r4, r0
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	fb00 441e 	mls	r4, r0, lr, r4
 8000380:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000384:	fb0e f90c 	mul.w	r9, lr, ip
 8000388:	45a1      	cmp	r9, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d90a      	bls.n	80003a6 <__udivmoddi4+0x1a6>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000396:	f080 8084 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f240 8081 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 80003a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a4:	443c      	add	r4, r7
 80003a6:	eba4 0409 	sub.w	r4, r4, r9
 80003aa:	fa1f f983 	uxth.w	r9, r3
 80003ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b2:	fb00 4413 	mls	r4, r0, r3, r4
 80003b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d907      	bls.n	80003d2 <__udivmoddi4+0x1d2>
 80003c2:	193c      	adds	r4, r7, r4
 80003c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c8:	d267      	bcs.n	800049a <__udivmoddi4+0x29a>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d965      	bls.n	800049a <__udivmoddi4+0x29a>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d6:	fba0 9302 	umull	r9, r3, r0, r2
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	429c      	cmp	r4, r3
 80003e0:	46ce      	mov	lr, r9
 80003e2:	469c      	mov	ip, r3
 80003e4:	d351      	bcc.n	800048a <__udivmoddi4+0x28a>
 80003e6:	d04e      	beq.n	8000486 <__udivmoddi4+0x286>
 80003e8:	b155      	cbz	r5, 8000400 <__udivmoddi4+0x200>
 80003ea:	ebb8 030e 	subs.w	r3, r8, lr
 80003ee:	eb64 040c 	sbc.w	r4, r4, ip
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	40cb      	lsrs	r3, r1
 80003f8:	431e      	orrs	r6, r3
 80003fa:	40cc      	lsrs	r4, r1
 80003fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	e750      	b.n	80002a6 <__udivmoddi4+0xa6>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f103 	lsr.w	r1, r0, r3
 800040c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000410:	fa24 f303 	lsr.w	r3, r4, r3
 8000414:	4094      	lsls	r4, r2
 8000416:	430c      	orrs	r4, r1
 8000418:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800041c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000420:	fa1f f78c 	uxth.w	r7, ip
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3110 	mls	r1, r8, r0, r3
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000432:	fb00 f107 	mul.w	r1, r0, r7
 8000436:	4299      	cmp	r1, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x24c>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000442:	d22c      	bcs.n	800049e <__udivmoddi4+0x29e>
 8000444:	4299      	cmp	r1, r3
 8000446:	d92a      	bls.n	800049e <__udivmoddi4+0x29e>
 8000448:	3802      	subs	r0, #2
 800044a:	4463      	add	r3, ip
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb3 f1f8 	udiv	r1, r3, r8
 8000454:	fb08 3311 	mls	r3, r8, r1, r3
 8000458:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800045c:	fb01 f307 	mul.w	r3, r1, r7
 8000460:	42a3      	cmp	r3, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x276>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f101 36ff 	add.w	r6, r1, #4294967295
 800046c:	d213      	bcs.n	8000496 <__udivmoddi4+0x296>
 800046e:	42a3      	cmp	r3, r4
 8000470:	d911      	bls.n	8000496 <__udivmoddi4+0x296>
 8000472:	3902      	subs	r1, #2
 8000474:	4464      	add	r4, ip
 8000476:	1ae4      	subs	r4, r4, r3
 8000478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800047c:	e739      	b.n	80002f2 <__udivmoddi4+0xf2>
 800047e:	4604      	mov	r4, r0
 8000480:	e6f0      	b.n	8000264 <__udivmoddi4+0x64>
 8000482:	4608      	mov	r0, r1
 8000484:	e706      	b.n	8000294 <__udivmoddi4+0x94>
 8000486:	45c8      	cmp	r8, r9
 8000488:	d2ae      	bcs.n	80003e8 <__udivmoddi4+0x1e8>
 800048a:	ebb9 0e02 	subs.w	lr, r9, r2
 800048e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000492:	3801      	subs	r0, #1
 8000494:	e7a8      	b.n	80003e8 <__udivmoddi4+0x1e8>
 8000496:	4631      	mov	r1, r6
 8000498:	e7ed      	b.n	8000476 <__udivmoddi4+0x276>
 800049a:	4603      	mov	r3, r0
 800049c:	e799      	b.n	80003d2 <__udivmoddi4+0x1d2>
 800049e:	4630      	mov	r0, r6
 80004a0:	e7d4      	b.n	800044c <__udivmoddi4+0x24c>
 80004a2:	46d6      	mov	lr, sl
 80004a4:	e77f      	b.n	80003a6 <__udivmoddi4+0x1a6>
 80004a6:	4463      	add	r3, ip
 80004a8:	3802      	subs	r0, #2
 80004aa:	e74d      	b.n	8000348 <__udivmoddi4+0x148>
 80004ac:	4606      	mov	r6, r0
 80004ae:	4623      	mov	r3, r4
 80004b0:	4608      	mov	r0, r1
 80004b2:	e70f      	b.n	80002d4 <__udivmoddi4+0xd4>
 80004b4:	3e02      	subs	r6, #2
 80004b6:	4463      	add	r3, ip
 80004b8:	e730      	b.n	800031c <__udivmoddi4+0x11c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 80004c4:	f000 fba4 	bl	8000c10 <HAL_Init>
  SystemClock_Config();
 80004c8:	f000 f82e 	bl	8000528 <SystemClock_Config>
  MX_GPIO_Init();
 80004cc:	f000 f8ae 	bl	800062c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004d0:	f000 f87c 	bl	80005cc <MX_USART2_UART_Init>

  /* Init scheduler */
  osKernelInitialize();
 80004d4:	f003 f9fe 	bl	80038d4 <osKernelInitialize>

  // Create the mutex
  myMutex = osMutexNew(NULL);
 80004d8:	2000      	movs	r0, #0
 80004da:	f003 faf2 	bl	8003ac2 <osMutexNew>
 80004de:	4603      	mov	r3, r0
 80004e0:	4a0a      	ldr	r2, [pc, #40]	@ (800050c <main+0x4c>)
 80004e2:	6013      	str	r3, [r2, #0]
  if (myMutex == NULL) {
      // Handle error, mutex creation failed
  }

  /* Create the thread(s) */
  Task1Handle = osThreadNew(StartTask1, NULL, &Task1_attributes);
 80004e4:	4a0a      	ldr	r2, [pc, #40]	@ (8000510 <main+0x50>)
 80004e6:	2100      	movs	r1, #0
 80004e8:	480a      	ldr	r0, [pc, #40]	@ (8000514 <main+0x54>)
 80004ea:	f003 fa3d 	bl	8003968 <osThreadNew>
 80004ee:	4603      	mov	r3, r0
 80004f0:	4a09      	ldr	r2, [pc, #36]	@ (8000518 <main+0x58>)
 80004f2:	6013      	str	r3, [r2, #0]
  Task2Handle = osThreadNew(StartTask2, NULL, &Task2_attributes);
 80004f4:	4a09      	ldr	r2, [pc, #36]	@ (800051c <main+0x5c>)
 80004f6:	2100      	movs	r1, #0
 80004f8:	4809      	ldr	r0, [pc, #36]	@ (8000520 <main+0x60>)
 80004fa:	f003 fa35 	bl	8003968 <osThreadNew>
 80004fe:	4603      	mov	r3, r0
 8000500:	4a08      	ldr	r2, [pc, #32]	@ (8000524 <main+0x64>)
 8000502:	6013      	str	r3, [r2, #0]

  /* Start scheduler */
  osKernelStart();
 8000504:	f003 fa0a 	bl	800391c <osKernelStart>

  /* Infinite loop */
  while (1)
 8000508:	bf00      	nop
 800050a:	e7fd      	b.n	8000508 <main+0x48>
 800050c:	20000118 	.word	0x20000118
 8000510:	0800760c 	.word	0x0800760c
 8000514:	080006f9 	.word	0x080006f9
 8000518:	20000110 	.word	0x20000110
 800051c:	08007630 	.word	0x08007630
 8000520:	08000735 	.word	0x08000735
 8000524:	20000114 	.word	0x20000114

08000528 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b096      	sub	sp, #88	@ 0x58
 800052c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800052e:	f107 0314 	add.w	r3, r7, #20
 8000532:	2244      	movs	r2, #68	@ 0x44
 8000534:	2100      	movs	r1, #0
 8000536:	4618      	mov	r0, r3
 8000538:	f006 fd7e 	bl	8007038 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800053c:	463b      	mov	r3, r7
 800053e:	2200      	movs	r2, #0
 8000540:	601a      	str	r2, [r3, #0]
 8000542:	605a      	str	r2, [r3, #4]
 8000544:	609a      	str	r2, [r3, #8]
 8000546:	60da      	str	r2, [r3, #12]
 8000548:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800054a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800054e:	f000 fe51 	bl	80011f4 <HAL_PWREx_ControlVoltageScaling>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	d001      	beq.n	800055c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000558:	f000 f91c 	bl	8000794 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800055c:	2302      	movs	r3, #2
 800055e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000560:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000564:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000566:	2310      	movs	r3, #16
 8000568:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800056a:	2302      	movs	r3, #2
 800056c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800056e:	2302      	movs	r3, #2
 8000570:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000572:	2301      	movs	r3, #1
 8000574:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000576:	230a      	movs	r3, #10
 8000578:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800057a:	2307      	movs	r3, #7
 800057c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800057e:	2302      	movs	r3, #2
 8000580:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000582:	2302      	movs	r3, #2
 8000584:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000586:	f107 0314 	add.w	r3, r7, #20
 800058a:	4618      	mov	r0, r3
 800058c:	f000 fe88 	bl	80012a0 <HAL_RCC_OscConfig>
 8000590:	4603      	mov	r3, r0
 8000592:	2b00      	cmp	r3, #0
 8000594:	d001      	beq.n	800059a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000596:	f000 f8fd 	bl	8000794 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800059a:	230f      	movs	r3, #15
 800059c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800059e:	2303      	movs	r3, #3
 80005a0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005a2:	2300      	movs	r3, #0
 80005a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005a6:	2300      	movs	r3, #0
 80005a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005aa:	2300      	movs	r3, #0
 80005ac:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005ae:	463b      	mov	r3, r7
 80005b0:	2104      	movs	r1, #4
 80005b2:	4618      	mov	r0, r3
 80005b4:	f001 fa50 	bl	8001a58 <HAL_RCC_ClockConfig>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005be:	f000 f8e9 	bl	8000794 <Error_Handler>
  }
}
 80005c2:	bf00      	nop
 80005c4:	3758      	adds	r7, #88	@ 0x58
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
	...

080005cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 80005d0:	4b14      	ldr	r3, [pc, #80]	@ (8000624 <MX_USART2_UART_Init+0x58>)
 80005d2:	4a15      	ldr	r2, [pc, #84]	@ (8000628 <MX_USART2_UART_Init+0x5c>)
 80005d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005d6:	4b13      	ldr	r3, [pc, #76]	@ (8000624 <MX_USART2_UART_Init+0x58>)
 80005d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005de:	4b11      	ldr	r3, [pc, #68]	@ (8000624 <MX_USART2_UART_Init+0x58>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000624 <MX_USART2_UART_Init+0x58>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000624 <MX_USART2_UART_Init+0x58>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000624 <MX_USART2_UART_Init+0x58>)
 80005f2:	220c      	movs	r2, #12
 80005f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000624 <MX_USART2_UART_Init+0x58>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005fc:	4b09      	ldr	r3, [pc, #36]	@ (8000624 <MX_USART2_UART_Init+0x58>)
 80005fe:	2200      	movs	r2, #0
 8000600:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000602:	4b08      	ldr	r3, [pc, #32]	@ (8000624 <MX_USART2_UART_Init+0x58>)
 8000604:	2200      	movs	r2, #0
 8000606:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000608:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <MX_USART2_UART_Init+0x58>)
 800060a:	2200      	movs	r2, #0
 800060c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800060e:	4805      	ldr	r0, [pc, #20]	@ (8000624 <MX_USART2_UART_Init+0x58>)
 8000610:	f002 fbfa 	bl	8002e08 <HAL_UART_Init>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800061a:	f000 f8bb 	bl	8000794 <Error_Handler>
  }
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	20000088 	.word	0x20000088
 8000628:	40004400 	.word	0x40004400

0800062c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b08a      	sub	sp, #40	@ 0x28
 8000630:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000632:	f107 0314 	add.w	r3, r7, #20
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
 800063a:	605a      	str	r2, [r3, #4]
 800063c:	609a      	str	r2, [r3, #8]
 800063e:	60da      	str	r2, [r3, #12]
 8000640:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000642:	4b2b      	ldr	r3, [pc, #172]	@ (80006f0 <MX_GPIO_Init+0xc4>)
 8000644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000646:	4a2a      	ldr	r2, [pc, #168]	@ (80006f0 <MX_GPIO_Init+0xc4>)
 8000648:	f043 0304 	orr.w	r3, r3, #4
 800064c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800064e:	4b28      	ldr	r3, [pc, #160]	@ (80006f0 <MX_GPIO_Init+0xc4>)
 8000650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000652:	f003 0304 	and.w	r3, r3, #4
 8000656:	613b      	str	r3, [r7, #16]
 8000658:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800065a:	4b25      	ldr	r3, [pc, #148]	@ (80006f0 <MX_GPIO_Init+0xc4>)
 800065c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065e:	4a24      	ldr	r2, [pc, #144]	@ (80006f0 <MX_GPIO_Init+0xc4>)
 8000660:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000664:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000666:	4b22      	ldr	r3, [pc, #136]	@ (80006f0 <MX_GPIO_Init+0xc4>)
 8000668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000672:	4b1f      	ldr	r3, [pc, #124]	@ (80006f0 <MX_GPIO_Init+0xc4>)
 8000674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000676:	4a1e      	ldr	r2, [pc, #120]	@ (80006f0 <MX_GPIO_Init+0xc4>)
 8000678:	f043 0301 	orr.w	r3, r3, #1
 800067c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800067e:	4b1c      	ldr	r3, [pc, #112]	@ (80006f0 <MX_GPIO_Init+0xc4>)
 8000680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000682:	f003 0301 	and.w	r3, r3, #1
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800068a:	4b19      	ldr	r3, [pc, #100]	@ (80006f0 <MX_GPIO_Init+0xc4>)
 800068c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068e:	4a18      	ldr	r2, [pc, #96]	@ (80006f0 <MX_GPIO_Init+0xc4>)
 8000690:	f043 0302 	orr.w	r3, r3, #2
 8000694:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000696:	4b16      	ldr	r3, [pc, #88]	@ (80006f0 <MX_GPIO_Init+0xc4>)
 8000698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800069a:	f003 0302 	and.w	r3, r3, #2
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2120      	movs	r1, #32
 80006a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006aa:	f000 fd7d 	bl	80011a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006b4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ba:	2300      	movs	r3, #0
 80006bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006be:	f107 0314 	add.w	r3, r7, #20
 80006c2:	4619      	mov	r1, r3
 80006c4:	480b      	ldr	r0, [pc, #44]	@ (80006f4 <MX_GPIO_Init+0xc8>)
 80006c6:	f000 fbc5 	bl	8000e54 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006ca:	2320      	movs	r3, #32
 80006cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ce:	2301      	movs	r3, #1
 80006d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d2:	2300      	movs	r3, #0
 80006d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d6:	2300      	movs	r3, #0
 80006d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006da:	f107 0314 	add.w	r3, r7, #20
 80006de:	4619      	mov	r1, r3
 80006e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006e4:	f000 fbb6 	bl	8000e54 <HAL_GPIO_Init>
}
 80006e8:	bf00      	nop
 80006ea:	3728      	adds	r7, #40	@ 0x28
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40021000 	.word	0x40021000
 80006f4:	48000800 	.word	0x48000800

080006f8 <StartTask1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask1 */
void StartTask1(void *argument)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    osMutexAcquire(myMutex, osWaitForever);
 8000700:	4b0a      	ldr	r3, [pc, #40]	@ (800072c <StartTask1+0x34>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f04f 31ff 	mov.w	r1, #4294967295
 8000708:	4618      	mov	r0, r3
 800070a:	f003 fa60 	bl	8003bce <osMutexAcquire>
    printf("Task-1\r\n");
 800070e:	4808      	ldr	r0, [pc, #32]	@ (8000730 <StartTask1+0x38>)
 8000710:	f006 fbb2 	bl	8006e78 <puts>
    osMutexRelease(myMutex);
 8000714:	4b05      	ldr	r3, [pc, #20]	@ (800072c <StartTask1+0x34>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4618      	mov	r0, r3
 800071a:	f003 faa3 	bl	8003c64 <osMutexRelease>
    osDelay(1000);
 800071e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000722:	f003 f9b3 	bl	8003a8c <osDelay>
    osMutexAcquire(myMutex, osWaitForever);
 8000726:	bf00      	nop
 8000728:	e7ea      	b.n	8000700 <StartTask1+0x8>
 800072a:	bf00      	nop
 800072c:	20000118 	.word	0x20000118
 8000730:	080075e4 	.word	0x080075e4

08000734 <StartTask2>:
  * @param argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask2 */
void StartTask2(void *argument)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    osMutexAcquire(myMutex, osWaitForever);
 800073c:	4b0a      	ldr	r3, [pc, #40]	@ (8000768 <StartTask2+0x34>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f04f 31ff 	mov.w	r1, #4294967295
 8000744:	4618      	mov	r0, r3
 8000746:	f003 fa42 	bl	8003bce <osMutexAcquire>
    printf("Task-2\r\n");
 800074a:	4808      	ldr	r0, [pc, #32]	@ (800076c <StartTask2+0x38>)
 800074c:	f006 fb94 	bl	8006e78 <puts>
    osMutexRelease(myMutex);
 8000750:	4b05      	ldr	r3, [pc, #20]	@ (8000768 <StartTask2+0x34>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4618      	mov	r0, r3
 8000756:	f003 fa85 	bl	8003c64 <osMutexRelease>
    osDelay(1000);
 800075a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800075e:	f003 f995 	bl	8003a8c <osDelay>
    osMutexAcquire(myMutex, osWaitForever);
 8000762:	bf00      	nop
 8000764:	e7ea      	b.n	800073c <StartTask2+0x8>
 8000766:	bf00      	nop
 8000768:	20000118 	.word	0x20000118
 800076c:	080075ec 	.word	0x080075ec

08000770 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM6) {
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4a04      	ldr	r2, [pc, #16]	@ (8000790 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800077e:	4293      	cmp	r3, r2
 8000780:	d101      	bne.n	8000786 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000782:	f000 fa65 	bl	8000c50 <HAL_IncTick>
  }
}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40001000 	.word	0x40001000

08000794 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000798:	b672      	cpsid	i
}
 800079a:	bf00      	nop
  __disable_irq();
  while (1)
 800079c:	bf00      	nop
 800079e:	e7fd      	b.n	800079c <Error_Handler+0x8>

080007a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007a6:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <HAL_MspInit+0x4c>)
 80007a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007aa:	4a10      	ldr	r2, [pc, #64]	@ (80007ec <HAL_MspInit+0x4c>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80007b2:	4b0e      	ldr	r3, [pc, #56]	@ (80007ec <HAL_MspInit+0x4c>)
 80007b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007be:	4b0b      	ldr	r3, [pc, #44]	@ (80007ec <HAL_MspInit+0x4c>)
 80007c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007c2:	4a0a      	ldr	r2, [pc, #40]	@ (80007ec <HAL_MspInit+0x4c>)
 80007c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80007ca:	4b08      	ldr	r3, [pc, #32]	@ (80007ec <HAL_MspInit+0x4c>)
 80007cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007d2:	603b      	str	r3, [r7, #0]
 80007d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007d6:	2200      	movs	r2, #0
 80007d8:	210f      	movs	r1, #15
 80007da:	f06f 0001 	mvn.w	r0, #1
 80007de:	f000 fb0f 	bl	8000e00 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007e2:	bf00      	nop
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	40021000 	.word	0x40021000

080007f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b0ac      	sub	sp, #176	@ 0xb0
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	605a      	str	r2, [r3, #4]
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	60da      	str	r2, [r3, #12]
 8000806:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	2288      	movs	r2, #136	@ 0x88
 800080e:	2100      	movs	r1, #0
 8000810:	4618      	mov	r0, r3
 8000812:	f006 fc11 	bl	8007038 <memset>
  if(huart->Instance==USART2)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4a21      	ldr	r2, [pc, #132]	@ (80008a0 <HAL_UART_MspInit+0xb0>)
 800081c:	4293      	cmp	r3, r2
 800081e:	d13b      	bne.n	8000898 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000820:	2302      	movs	r3, #2
 8000822:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000824:	2300      	movs	r3, #0
 8000826:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000828:	f107 0314 	add.w	r3, r7, #20
 800082c:	4618      	mov	r0, r3
 800082e:	f001 fb69 	bl	8001f04 <HAL_RCCEx_PeriphCLKConfig>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000838:	f7ff ffac 	bl	8000794 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800083c:	4b19      	ldr	r3, [pc, #100]	@ (80008a4 <HAL_UART_MspInit+0xb4>)
 800083e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000840:	4a18      	ldr	r2, [pc, #96]	@ (80008a4 <HAL_UART_MspInit+0xb4>)
 8000842:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000846:	6593      	str	r3, [r2, #88]	@ 0x58
 8000848:	4b16      	ldr	r3, [pc, #88]	@ (80008a4 <HAL_UART_MspInit+0xb4>)
 800084a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800084c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000850:	613b      	str	r3, [r7, #16]
 8000852:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000854:	4b13      	ldr	r3, [pc, #76]	@ (80008a4 <HAL_UART_MspInit+0xb4>)
 8000856:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000858:	4a12      	ldr	r2, [pc, #72]	@ (80008a4 <HAL_UART_MspInit+0xb4>)
 800085a:	f043 0301 	orr.w	r3, r3, #1
 800085e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000860:	4b10      	ldr	r3, [pc, #64]	@ (80008a4 <HAL_UART_MspInit+0xb4>)
 8000862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000864:	f003 0301 	and.w	r3, r3, #1
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800086c:	230c      	movs	r3, #12
 800086e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000872:	2302      	movs	r3, #2
 8000874:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800087e:	2303      	movs	r3, #3
 8000880:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000884:	2307      	movs	r3, #7
 8000886:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800088a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800088e:	4619      	mov	r1, r3
 8000890:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000894:	f000 fade 	bl	8000e54 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000898:	bf00      	nop
 800089a:	37b0      	adds	r7, #176	@ 0xb0
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	40004400 	.word	0x40004400
 80008a4:	40021000 	.word	0x40021000

080008a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b08e      	sub	sp, #56	@ 0x38
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80008b0:	2300      	movs	r3, #0
 80008b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80008b6:	4b34      	ldr	r3, [pc, #208]	@ (8000988 <HAL_InitTick+0xe0>)
 80008b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ba:	4a33      	ldr	r2, [pc, #204]	@ (8000988 <HAL_InitTick+0xe0>)
 80008bc:	f043 0310 	orr.w	r3, r3, #16
 80008c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80008c2:	4b31      	ldr	r3, [pc, #196]	@ (8000988 <HAL_InitTick+0xe0>)
 80008c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008c6:	f003 0310 	and.w	r3, r3, #16
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008ce:	f107 0210 	add.w	r2, r7, #16
 80008d2:	f107 0314 	add.w	r3, r7, #20
 80008d6:	4611      	mov	r1, r2
 80008d8:	4618      	mov	r0, r3
 80008da:	f001 fa81 	bl	8001de0 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80008de:	6a3b      	ldr	r3, [r7, #32]
 80008e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80008e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d103      	bne.n	80008f0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80008e8:	f001 fa4e 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 80008ec:	6378      	str	r0, [r7, #52]	@ 0x34
 80008ee:	e004      	b.n	80008fa <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80008f0:	f001 fa4a 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 80008f4:	4603      	mov	r3, r0
 80008f6:	005b      	lsls	r3, r3, #1
 80008f8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008fc:	4a23      	ldr	r2, [pc, #140]	@ (800098c <HAL_InitTick+0xe4>)
 80008fe:	fba2 2303 	umull	r2, r3, r2, r3
 8000902:	0c9b      	lsrs	r3, r3, #18
 8000904:	3b01      	subs	r3, #1
 8000906:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000908:	4b21      	ldr	r3, [pc, #132]	@ (8000990 <HAL_InitTick+0xe8>)
 800090a:	4a22      	ldr	r2, [pc, #136]	@ (8000994 <HAL_InitTick+0xec>)
 800090c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800090e:	4b20      	ldr	r3, [pc, #128]	@ (8000990 <HAL_InitTick+0xe8>)
 8000910:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000914:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000916:	4a1e      	ldr	r2, [pc, #120]	@ (8000990 <HAL_InitTick+0xe8>)
 8000918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800091a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800091c:	4b1c      	ldr	r3, [pc, #112]	@ (8000990 <HAL_InitTick+0xe8>)
 800091e:	2200      	movs	r2, #0
 8000920:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000922:	4b1b      	ldr	r3, [pc, #108]	@ (8000990 <HAL_InitTick+0xe8>)
 8000924:	2200      	movs	r2, #0
 8000926:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000928:	4b19      	ldr	r3, [pc, #100]	@ (8000990 <HAL_InitTick+0xe8>)
 800092a:	2200      	movs	r2, #0
 800092c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800092e:	4818      	ldr	r0, [pc, #96]	@ (8000990 <HAL_InitTick+0xe8>)
 8000930:	f001 ffa4 	bl	800287c <HAL_TIM_Base_Init>
 8000934:	4603      	mov	r3, r0
 8000936:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800093a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800093e:	2b00      	cmp	r3, #0
 8000940:	d11b      	bne.n	800097a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000942:	4813      	ldr	r0, [pc, #76]	@ (8000990 <HAL_InitTick+0xe8>)
 8000944:	f001 fffc 	bl	8002940 <HAL_TIM_Base_Start_IT>
 8000948:	4603      	mov	r3, r0
 800094a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800094e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000952:	2b00      	cmp	r3, #0
 8000954:	d111      	bne.n	800097a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000956:	2036      	movs	r0, #54	@ 0x36
 8000958:	f000 fa6e 	bl	8000e38 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2b0f      	cmp	r3, #15
 8000960:	d808      	bhi.n	8000974 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000962:	2200      	movs	r2, #0
 8000964:	6879      	ldr	r1, [r7, #4]
 8000966:	2036      	movs	r0, #54	@ 0x36
 8000968:	f000 fa4a 	bl	8000e00 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800096c:	4a0a      	ldr	r2, [pc, #40]	@ (8000998 <HAL_InitTick+0xf0>)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	6013      	str	r3, [r2, #0]
 8000972:	e002      	b.n	800097a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000974:	2301      	movs	r3, #1
 8000976:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800097a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800097e:	4618      	mov	r0, r3
 8000980:	3738      	adds	r7, #56	@ 0x38
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	40021000 	.word	0x40021000
 800098c:	431bde83 	.word	0x431bde83
 8000990:	2000011c 	.word	0x2000011c
 8000994:	40001000 	.word	0x40001000
 8000998:	20000004 	.word	0x20000004

0800099c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <NMI_Handler+0x4>

080009a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009a8:	bf00      	nop
 80009aa:	e7fd      	b.n	80009a8 <HardFault_Handler+0x4>

080009ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009b0:	bf00      	nop
 80009b2:	e7fd      	b.n	80009b0 <MemManage_Handler+0x4>

080009b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009b8:	bf00      	nop
 80009ba:	e7fd      	b.n	80009b8 <BusFault_Handler+0x4>

080009bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009c0:	bf00      	nop
 80009c2:	e7fd      	b.n	80009c0 <UsageFault_Handler+0x4>

080009c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
	...

080009d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80009d8:	4802      	ldr	r0, [pc, #8]	@ (80009e4 <TIM6_DAC_IRQHandler+0x10>)
 80009da:	f002 f821 	bl	8002a20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	2000011c 	.word	0x2000011c

080009e8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80009f0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009f4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80009f8:	f003 0301 	and.w	r3, r3, #1
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d013      	beq.n	8000a28 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000a00:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a04:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000a08:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d00b      	beq.n	8000a28 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000a10:	e000      	b.n	8000a14 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000a12:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000a14:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d0f9      	beq.n	8000a12 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000a1e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a22:	687a      	ldr	r2, [r7, #4]
 8000a24:	b2d2      	uxtb	r2, r2
 8000a26:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000a28:	687b      	ldr	r3, [r7, #4]
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	370c      	adds	r7, #12
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr

08000a36 <_write>:

// ITM Port definitions
#define ITM_STIMULUS_PORT0    (*(volatile unsigned int*)0xE0000000)
#define ITM_TRACE_EN          (*(volatile unsigned int*)0xE0000E00)

int _write(int file, char *ptr, int len) {
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b086      	sub	sp, #24
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	60f8      	str	r0, [r7, #12]
 8000a3e:	60b9      	str	r1, [r7, #8]
 8000a40:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++) {
 8000a42:	2300      	movs	r3, #0
 8000a44:	617b      	str	r3, [r7, #20]
 8000a46:	e017      	b.n	8000a78 <_write+0x42>
        if (ITM->TCR & ITM_TCR_ITMENA_Msk) {  // Check if ITM is enabled
 8000a48:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a4c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000a50:	f003 0301 	and.w	r3, r3, #1
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d00c      	beq.n	8000a72 <_write+0x3c>
            while (ITM->PORT[0].u32 == 0);  // Wait until the ITM port is ready
 8000a58:	bf00      	nop
 8000a5a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d0fa      	beq.n	8000a5a <_write+0x24>
            ITM_SendChar(*ptr++);
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	1c5a      	adds	r2, r3, #1
 8000a68:	60ba      	str	r2, [r7, #8]
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f7ff ffbb 	bl	80009e8 <ITM_SendChar>
    for (int i = 0; i < len; i++) {
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	3301      	adds	r3, #1
 8000a76:	617b      	str	r3, [r7, #20]
 8000a78:	697a      	ldr	r2, [r7, #20]
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	dbe3      	blt.n	8000a48 <_write+0x12>
        }
    }
    return len;
 8000a80:	687b      	ldr	r3, [r7, #4]
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3718      	adds	r7, #24
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b086      	sub	sp, #24
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	60f8      	str	r0, [r7, #12]
 8000a92:	60b9      	str	r1, [r7, #8]
 8000a94:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
 8000a9a:	e00a      	b.n	8000ab2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a9c:	f3af 8000 	nop.w
 8000aa0:	4601      	mov	r1, r0
 8000aa2:	68bb      	ldr	r3, [r7, #8]
 8000aa4:	1c5a      	adds	r2, r3, #1
 8000aa6:	60ba      	str	r2, [r7, #8]
 8000aa8:	b2ca      	uxtb	r2, r1
 8000aaa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	617b      	str	r3, [r7, #20]
 8000ab2:	697a      	ldr	r2, [r7, #20]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	429a      	cmp	r2, r3
 8000ab8:	dbf0      	blt.n	8000a9c <_read+0x12>
  }

  return len;
 8000aba:	687b      	ldr	r3, [r7, #4]
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	3718      	adds	r7, #24
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}

08000ac4 <_close>:


int _close(int file)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000acc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	370c      	adds	r7, #12
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr

08000adc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000aec:	605a      	str	r2, [r3, #4]
  return 0;
 8000aee:	2300      	movs	r3, #0
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <_isatty>:

int _isatty(int file)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b04:	2301      	movs	r3, #1
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr

08000b12 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b12:	b480      	push	{r7}
 8000b14:	b085      	sub	sp, #20
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	60f8      	str	r0, [r7, #12]
 8000b1a:	60b9      	str	r1, [r7, #8]
 8000b1c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b1e:	2300      	movs	r3, #0
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	3714      	adds	r7, #20
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr

08000b2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b34:	4a14      	ldr	r2, [pc, #80]	@ (8000b88 <_sbrk+0x5c>)
 8000b36:	4b15      	ldr	r3, [pc, #84]	@ (8000b8c <_sbrk+0x60>)
 8000b38:	1ad3      	subs	r3, r2, r3
 8000b3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b40:	4b13      	ldr	r3, [pc, #76]	@ (8000b90 <_sbrk+0x64>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d102      	bne.n	8000b4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b48:	4b11      	ldr	r3, [pc, #68]	@ (8000b90 <_sbrk+0x64>)
 8000b4a:	4a12      	ldr	r2, [pc, #72]	@ (8000b94 <_sbrk+0x68>)
 8000b4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b4e:	4b10      	ldr	r3, [pc, #64]	@ (8000b90 <_sbrk+0x64>)
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4413      	add	r3, r2
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d207      	bcs.n	8000b6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b5c:	f006 faba 	bl	80070d4 <__errno>
 8000b60:	4603      	mov	r3, r0
 8000b62:	220c      	movs	r2, #12
 8000b64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b66:	f04f 33ff 	mov.w	r3, #4294967295
 8000b6a:	e009      	b.n	8000b80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b6c:	4b08      	ldr	r3, [pc, #32]	@ (8000b90 <_sbrk+0x64>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b72:	4b07      	ldr	r3, [pc, #28]	@ (8000b90 <_sbrk+0x64>)
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4413      	add	r3, r2
 8000b7a:	4a05      	ldr	r2, [pc, #20]	@ (8000b90 <_sbrk+0x64>)
 8000b7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b7e:	68fb      	ldr	r3, [r7, #12]
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3718      	adds	r7, #24
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20018000 	.word	0x20018000
 8000b8c:	00000400 	.word	0x00000400
 8000b90:	20000168 	.word	0x20000168
 8000b94:	20001bc8 	.word	0x20001bc8

08000b98 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b9c:	4b06      	ldr	r3, [pc, #24]	@ (8000bb8 <SystemInit+0x20>)
 8000b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ba2:	4a05      	ldr	r2, [pc, #20]	@ (8000bb8 <SystemInit+0x20>)
 8000ba4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ba8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	e000ed00 	.word	0xe000ed00

08000bbc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000bbc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bf4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bc0:	f7ff ffea 	bl	8000b98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bc4:	480c      	ldr	r0, [pc, #48]	@ (8000bf8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bc6:	490d      	ldr	r1, [pc, #52]	@ (8000bfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c00 <LoopForever+0xe>)
  movs r3, #0
 8000bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bcc:	e002      	b.n	8000bd4 <LoopCopyDataInit>

08000bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bd2:	3304      	adds	r3, #4

08000bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bd8:	d3f9      	bcc.n	8000bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bda:	4a0a      	ldr	r2, [pc, #40]	@ (8000c04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bdc:	4c0a      	ldr	r4, [pc, #40]	@ (8000c08 <LoopForever+0x16>)
  movs r3, #0
 8000bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000be0:	e001      	b.n	8000be6 <LoopFillZerobss>

08000be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be4:	3204      	adds	r2, #4

08000be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000be8:	d3fb      	bcc.n	8000be2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bea:	f006 fa79 	bl	80070e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bee:	f7ff fc67 	bl	80004c0 <main>

08000bf2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bf2:	e7fe      	b.n	8000bf2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000bf4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bfc:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000c00:	080076ac 	.word	0x080076ac
  ldr r2, =_sbss
 8000c04:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000c08:	20001bc4 	.word	0x20001bc4

08000c0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c0c:	e7fe      	b.n	8000c0c <ADC1_2_IRQHandler>
	...

08000c10 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c16:	2300      	movs	r3, #0
 8000c18:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <HAL_Init+0x3c>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a0b      	ldr	r2, [pc, #44]	@ (8000c4c <HAL_Init+0x3c>)
 8000c20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c24:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c26:	2003      	movs	r0, #3
 8000c28:	f000 f8df 	bl	8000dea <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c2c:	200f      	movs	r0, #15
 8000c2e:	f7ff fe3b 	bl	80008a8 <HAL_InitTick>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d002      	beq.n	8000c3e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	71fb      	strb	r3, [r7, #7]
 8000c3c:	e001      	b.n	8000c42 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c3e:	f7ff fdaf 	bl	80007a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c42:	79fb      	ldrb	r3, [r7, #7]
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3708      	adds	r7, #8
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40022000 	.word	0x40022000

08000c50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c54:	4b06      	ldr	r3, [pc, #24]	@ (8000c70 <HAL_IncTick+0x20>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	461a      	mov	r2, r3
 8000c5a:	4b06      	ldr	r3, [pc, #24]	@ (8000c74 <HAL_IncTick+0x24>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4413      	add	r3, r2
 8000c60:	4a04      	ldr	r2, [pc, #16]	@ (8000c74 <HAL_IncTick+0x24>)
 8000c62:	6013      	str	r3, [r2, #0]
}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	20000008 	.word	0x20000008
 8000c74:	2000016c 	.word	0x2000016c

08000c78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c7c:	4b03      	ldr	r3, [pc, #12]	@ (8000c8c <HAL_GetTick+0x14>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	2000016c 	.word	0x2000016c

08000c90 <__NVIC_SetPriorityGrouping>:
{
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f003 0307 	and.w	r3, r3, #7
 8000c9e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ca6:	68ba      	ldr	r2, [r7, #8]
 8000ca8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cac:	4013      	ands	r3, r2
 8000cae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cc2:	4a04      	ldr	r2, [pc, #16]	@ (8000cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	60d3      	str	r3, [r2, #12]
}
 8000cc8:	bf00      	nop
 8000cca:	3714      	adds	r7, #20
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	e000ed00 	.word	0xe000ed00

08000cd8 <__NVIC_GetPriorityGrouping>:
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cdc:	4b04      	ldr	r3, [pc, #16]	@ (8000cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	0a1b      	lsrs	r3, r3, #8
 8000ce2:	f003 0307 	and.w	r3, r3, #7
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <__NVIC_EnableIRQ>:
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	db0b      	blt.n	8000d1e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	f003 021f 	and.w	r2, r3, #31
 8000d0c:	4907      	ldr	r1, [pc, #28]	@ (8000d2c <__NVIC_EnableIRQ+0x38>)
 8000d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d12:	095b      	lsrs	r3, r3, #5
 8000d14:	2001      	movs	r0, #1
 8000d16:	fa00 f202 	lsl.w	r2, r0, r2
 8000d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d1e:	bf00      	nop
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	e000e100 	.word	0xe000e100

08000d30 <__NVIC_SetPriority>:
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	6039      	str	r1, [r7, #0]
 8000d3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	db0a      	blt.n	8000d5a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	b2da      	uxtb	r2, r3
 8000d48:	490c      	ldr	r1, [pc, #48]	@ (8000d7c <__NVIC_SetPriority+0x4c>)
 8000d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4e:	0112      	lsls	r2, r2, #4
 8000d50:	b2d2      	uxtb	r2, r2
 8000d52:	440b      	add	r3, r1
 8000d54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000d58:	e00a      	b.n	8000d70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	b2da      	uxtb	r2, r3
 8000d5e:	4908      	ldr	r1, [pc, #32]	@ (8000d80 <__NVIC_SetPriority+0x50>)
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	f003 030f 	and.w	r3, r3, #15
 8000d66:	3b04      	subs	r3, #4
 8000d68:	0112      	lsls	r2, r2, #4
 8000d6a:	b2d2      	uxtb	r2, r2
 8000d6c:	440b      	add	r3, r1
 8000d6e:	761a      	strb	r2, [r3, #24]
}
 8000d70:	bf00      	nop
 8000d72:	370c      	adds	r7, #12
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	e000e100 	.word	0xe000e100
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <NVIC_EncodePriority>:
{
 8000d84:	b480      	push	{r7}
 8000d86:	b089      	sub	sp, #36	@ 0x24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d98:	69fb      	ldr	r3, [r7, #28]
 8000d9a:	f1c3 0307 	rsb	r3, r3, #7
 8000d9e:	2b04      	cmp	r3, #4
 8000da0:	bf28      	it	cs
 8000da2:	2304      	movcs	r3, #4
 8000da4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	3304      	adds	r3, #4
 8000daa:	2b06      	cmp	r3, #6
 8000dac:	d902      	bls.n	8000db4 <NVIC_EncodePriority+0x30>
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	3b03      	subs	r3, #3
 8000db2:	e000      	b.n	8000db6 <NVIC_EncodePriority+0x32>
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	43da      	mvns	r2, r3
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	401a      	ands	r2, r3
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd6:	43d9      	mvns	r1, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ddc:	4313      	orrs	r3, r2
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3724      	adds	r7, #36	@ 0x24
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr

08000dea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b082      	sub	sp, #8
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f7ff ff4c 	bl	8000c90 <__NVIC_SetPriorityGrouping>
}
 8000df8:	bf00      	nop
 8000dfa:	3708      	adds	r7, #8
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}

08000e00 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
 8000e0c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e12:	f7ff ff61 	bl	8000cd8 <__NVIC_GetPriorityGrouping>
 8000e16:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	68b9      	ldr	r1, [r7, #8]
 8000e1c:	6978      	ldr	r0, [r7, #20]
 8000e1e:	f7ff ffb1 	bl	8000d84 <NVIC_EncodePriority>
 8000e22:	4602      	mov	r2, r0
 8000e24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e28:	4611      	mov	r1, r2
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f7ff ff80 	bl	8000d30 <__NVIC_SetPriority>
}
 8000e30:	bf00      	nop
 8000e32:	3718      	adds	r7, #24
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}

08000e38 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e46:	4618      	mov	r0, r3
 8000e48:	f7ff ff54 	bl	8000cf4 <__NVIC_EnableIRQ>
}
 8000e4c:	bf00      	nop
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b087      	sub	sp, #28
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e62:	e17f      	b.n	8001164 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	2101      	movs	r1, #1
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e70:	4013      	ands	r3, r2
 8000e72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	f000 8171 	beq.w	800115e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f003 0303 	and.w	r3, r3, #3
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d005      	beq.n	8000e94 <HAL_GPIO_Init+0x40>
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f003 0303 	and.w	r3, r3, #3
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d130      	bne.n	8000ef6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	2203      	movs	r2, #3
 8000ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	68da      	ldr	r2, [r3, #12]
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000eca:	2201      	movs	r2, #1
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	43db      	mvns	r3, r3
 8000ed4:	693a      	ldr	r2, [r7, #16]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	091b      	lsrs	r3, r3, #4
 8000ee0:	f003 0201 	and.w	r2, r3, #1
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f003 0303 	and.w	r3, r3, #3
 8000efe:	2b03      	cmp	r3, #3
 8000f00:	d118      	bne.n	8000f34 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f08:	2201      	movs	r2, #1
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	43db      	mvns	r3, r3
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	4013      	ands	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	08db      	lsrs	r3, r3, #3
 8000f1e:	f003 0201 	and.w	r2, r3, #1
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	693a      	ldr	r2, [r7, #16]
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f003 0303 	and.w	r3, r3, #3
 8000f3c:	2b03      	cmp	r3, #3
 8000f3e:	d017      	beq.n	8000f70 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	2203      	movs	r2, #3
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	43db      	mvns	r3, r3
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	4013      	ands	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	689a      	ldr	r2, [r3, #8]
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f003 0303 	and.w	r3, r3, #3
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d123      	bne.n	8000fc4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	08da      	lsrs	r2, r3, #3
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	3208      	adds	r2, #8
 8000f84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f88:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	f003 0307 	and.w	r3, r3, #7
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	220f      	movs	r2, #15
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	693a      	ldr	r2, [r7, #16]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	691a      	ldr	r2, [r3, #16]
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	f003 0307 	and.w	r3, r3, #7
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	08da      	lsrs	r2, r3, #3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	3208      	adds	r2, #8
 8000fbe:	6939      	ldr	r1, [r7, #16]
 8000fc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	2203      	movs	r2, #3
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f003 0203 	and.w	r2, r3, #3
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	693a      	ldr	r2, [r7, #16]
 8000ff6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001000:	2b00      	cmp	r3, #0
 8001002:	f000 80ac 	beq.w	800115e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001006:	4b5f      	ldr	r3, [pc, #380]	@ (8001184 <HAL_GPIO_Init+0x330>)
 8001008:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800100a:	4a5e      	ldr	r2, [pc, #376]	@ (8001184 <HAL_GPIO_Init+0x330>)
 800100c:	f043 0301 	orr.w	r3, r3, #1
 8001010:	6613      	str	r3, [r2, #96]	@ 0x60
 8001012:	4b5c      	ldr	r3, [pc, #368]	@ (8001184 <HAL_GPIO_Init+0x330>)
 8001014:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800101e:	4a5a      	ldr	r2, [pc, #360]	@ (8001188 <HAL_GPIO_Init+0x334>)
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	089b      	lsrs	r3, r3, #2
 8001024:	3302      	adds	r3, #2
 8001026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800102a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	f003 0303 	and.w	r3, r3, #3
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	220f      	movs	r2, #15
 8001036:	fa02 f303 	lsl.w	r3, r2, r3
 800103a:	43db      	mvns	r3, r3
 800103c:	693a      	ldr	r2, [r7, #16]
 800103e:	4013      	ands	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001048:	d025      	beq.n	8001096 <HAL_GPIO_Init+0x242>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a4f      	ldr	r2, [pc, #316]	@ (800118c <HAL_GPIO_Init+0x338>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d01f      	beq.n	8001092 <HAL_GPIO_Init+0x23e>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a4e      	ldr	r2, [pc, #312]	@ (8001190 <HAL_GPIO_Init+0x33c>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d019      	beq.n	800108e <HAL_GPIO_Init+0x23a>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4a4d      	ldr	r2, [pc, #308]	@ (8001194 <HAL_GPIO_Init+0x340>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d013      	beq.n	800108a <HAL_GPIO_Init+0x236>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4a4c      	ldr	r2, [pc, #304]	@ (8001198 <HAL_GPIO_Init+0x344>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d00d      	beq.n	8001086 <HAL_GPIO_Init+0x232>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a4b      	ldr	r2, [pc, #300]	@ (800119c <HAL_GPIO_Init+0x348>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d007      	beq.n	8001082 <HAL_GPIO_Init+0x22e>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a4a      	ldr	r2, [pc, #296]	@ (80011a0 <HAL_GPIO_Init+0x34c>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d101      	bne.n	800107e <HAL_GPIO_Init+0x22a>
 800107a:	2306      	movs	r3, #6
 800107c:	e00c      	b.n	8001098 <HAL_GPIO_Init+0x244>
 800107e:	2307      	movs	r3, #7
 8001080:	e00a      	b.n	8001098 <HAL_GPIO_Init+0x244>
 8001082:	2305      	movs	r3, #5
 8001084:	e008      	b.n	8001098 <HAL_GPIO_Init+0x244>
 8001086:	2304      	movs	r3, #4
 8001088:	e006      	b.n	8001098 <HAL_GPIO_Init+0x244>
 800108a:	2303      	movs	r3, #3
 800108c:	e004      	b.n	8001098 <HAL_GPIO_Init+0x244>
 800108e:	2302      	movs	r3, #2
 8001090:	e002      	b.n	8001098 <HAL_GPIO_Init+0x244>
 8001092:	2301      	movs	r3, #1
 8001094:	e000      	b.n	8001098 <HAL_GPIO_Init+0x244>
 8001096:	2300      	movs	r3, #0
 8001098:	697a      	ldr	r2, [r7, #20]
 800109a:	f002 0203 	and.w	r2, r2, #3
 800109e:	0092      	lsls	r2, r2, #2
 80010a0:	4093      	lsls	r3, r2
 80010a2:	693a      	ldr	r2, [r7, #16]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010a8:	4937      	ldr	r1, [pc, #220]	@ (8001188 <HAL_GPIO_Init+0x334>)
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	089b      	lsrs	r3, r3, #2
 80010ae:	3302      	adds	r3, #2
 80010b0:	693a      	ldr	r2, [r7, #16]
 80010b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010b6:	4b3b      	ldr	r3, [pc, #236]	@ (80011a4 <HAL_GPIO_Init+0x350>)
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	43db      	mvns	r3, r3
 80010c0:	693a      	ldr	r2, [r7, #16]
 80010c2:	4013      	ands	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d003      	beq.n	80010da <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80010d2:	693a      	ldr	r2, [r7, #16]
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010da:	4a32      	ldr	r2, [pc, #200]	@ (80011a4 <HAL_GPIO_Init+0x350>)
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80010e0:	4b30      	ldr	r3, [pc, #192]	@ (80011a4 <HAL_GPIO_Init+0x350>)
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	43db      	mvns	r3, r3
 80010ea:	693a      	ldr	r2, [r7, #16]
 80010ec:	4013      	ands	r3, r2
 80010ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d003      	beq.n	8001104 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80010fc:	693a      	ldr	r2, [r7, #16]
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	4313      	orrs	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001104:	4a27      	ldr	r2, [pc, #156]	@ (80011a4 <HAL_GPIO_Init+0x350>)
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800110a:	4b26      	ldr	r3, [pc, #152]	@ (80011a4 <HAL_GPIO_Init+0x350>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	43db      	mvns	r3, r3
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	4013      	ands	r3, r2
 8001118:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001122:	2b00      	cmp	r3, #0
 8001124:	d003      	beq.n	800112e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001126:	693a      	ldr	r2, [r7, #16]
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	4313      	orrs	r3, r2
 800112c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800112e:	4a1d      	ldr	r2, [pc, #116]	@ (80011a4 <HAL_GPIO_Init+0x350>)
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001134:	4b1b      	ldr	r3, [pc, #108]	@ (80011a4 <HAL_GPIO_Init+0x350>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	43db      	mvns	r3, r3
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	4013      	ands	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800114c:	2b00      	cmp	r3, #0
 800114e:	d003      	beq.n	8001158 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	4313      	orrs	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001158:	4a12      	ldr	r2, [pc, #72]	@ (80011a4 <HAL_GPIO_Init+0x350>)
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	3301      	adds	r3, #1
 8001162:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	fa22 f303 	lsr.w	r3, r2, r3
 800116e:	2b00      	cmp	r3, #0
 8001170:	f47f ae78 	bne.w	8000e64 <HAL_GPIO_Init+0x10>
  }
}
 8001174:	bf00      	nop
 8001176:	bf00      	nop
 8001178:	371c      	adds	r7, #28
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40021000 	.word	0x40021000
 8001188:	40010000 	.word	0x40010000
 800118c:	48000400 	.word	0x48000400
 8001190:	48000800 	.word	0x48000800
 8001194:	48000c00 	.word	0x48000c00
 8001198:	48001000 	.word	0x48001000
 800119c:	48001400 	.word	0x48001400
 80011a0:	48001800 	.word	0x48001800
 80011a4:	40010400 	.word	0x40010400

080011a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	460b      	mov	r3, r1
 80011b2:	807b      	strh	r3, [r7, #2]
 80011b4:	4613      	mov	r3, r2
 80011b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011b8:	787b      	ldrb	r3, [r7, #1]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d003      	beq.n	80011c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011be:	887a      	ldrh	r2, [r7, #2]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80011c4:	e002      	b.n	80011cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011c6:	887a      	ldrh	r2, [r7, #2]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80011cc:	bf00      	nop
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr

080011d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80011dc:	4b04      	ldr	r3, [pc, #16]	@ (80011f0 <HAL_PWREx_GetVoltageRange+0x18>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	40007000 	.word	0x40007000

080011f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b085      	sub	sp, #20
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001202:	d130      	bne.n	8001266 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001204:	4b23      	ldr	r3, [pc, #140]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800120c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001210:	d038      	beq.n	8001284 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001212:	4b20      	ldr	r3, [pc, #128]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800121a:	4a1e      	ldr	r2, [pc, #120]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800121c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001220:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001222:	4b1d      	ldr	r3, [pc, #116]	@ (8001298 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2232      	movs	r2, #50	@ 0x32
 8001228:	fb02 f303 	mul.w	r3, r2, r3
 800122c:	4a1b      	ldr	r2, [pc, #108]	@ (800129c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800122e:	fba2 2303 	umull	r2, r3, r2, r3
 8001232:	0c9b      	lsrs	r3, r3, #18
 8001234:	3301      	adds	r3, #1
 8001236:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001238:	e002      	b.n	8001240 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	3b01      	subs	r3, #1
 800123e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001240:	4b14      	ldr	r3, [pc, #80]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001248:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800124c:	d102      	bne.n	8001254 <HAL_PWREx_ControlVoltageScaling+0x60>
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1f2      	bne.n	800123a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001254:	4b0f      	ldr	r3, [pc, #60]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001256:	695b      	ldr	r3, [r3, #20]
 8001258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800125c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001260:	d110      	bne.n	8001284 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001262:	2303      	movs	r3, #3
 8001264:	e00f      	b.n	8001286 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001266:	4b0b      	ldr	r3, [pc, #44]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800126e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001272:	d007      	beq.n	8001284 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001274:	4b07      	ldr	r3, [pc, #28]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800127c:	4a05      	ldr	r2, [pc, #20]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800127e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001282:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3714      	adds	r7, #20
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	40007000 	.word	0x40007000
 8001298:	20000000 	.word	0x20000000
 800129c:	431bde83 	.word	0x431bde83

080012a0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e3ca      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012b2:	4b97      	ldr	r3, [pc, #604]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	f003 030c 	and.w	r3, r3, #12
 80012ba:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012bc:	4b94      	ldr	r3, [pc, #592]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	f003 0303 	and.w	r3, r3, #3
 80012c4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f003 0310 	and.w	r3, r3, #16
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	f000 80e4 	beq.w	800149c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d007      	beq.n	80012ea <HAL_RCC_OscConfig+0x4a>
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	2b0c      	cmp	r3, #12
 80012de:	f040 808b 	bne.w	80013f8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	f040 8087 	bne.w	80013f8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80012ea:	4b89      	ldr	r3, [pc, #548]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d005      	beq.n	8001302 <HAL_RCC_OscConfig+0x62>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	699b      	ldr	r3, [r3, #24]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d101      	bne.n	8001302 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e3a2      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6a1a      	ldr	r2, [r3, #32]
 8001306:	4b82      	ldr	r3, [pc, #520]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 0308 	and.w	r3, r3, #8
 800130e:	2b00      	cmp	r3, #0
 8001310:	d004      	beq.n	800131c <HAL_RCC_OscConfig+0x7c>
 8001312:	4b7f      	ldr	r3, [pc, #508]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800131a:	e005      	b.n	8001328 <HAL_RCC_OscConfig+0x88>
 800131c:	4b7c      	ldr	r3, [pc, #496]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800131e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001322:	091b      	lsrs	r3, r3, #4
 8001324:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001328:	4293      	cmp	r3, r2
 800132a:	d223      	bcs.n	8001374 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6a1b      	ldr	r3, [r3, #32]
 8001330:	4618      	mov	r0, r3
 8001332:	f000 fd87 	bl	8001e44 <RCC_SetFlashLatencyFromMSIRange>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e383      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001340:	4b73      	ldr	r3, [pc, #460]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a72      	ldr	r2, [pc, #456]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001346:	f043 0308 	orr.w	r3, r3, #8
 800134a:	6013      	str	r3, [r2, #0]
 800134c:	4b70      	ldr	r3, [pc, #448]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6a1b      	ldr	r3, [r3, #32]
 8001358:	496d      	ldr	r1, [pc, #436]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800135a:	4313      	orrs	r3, r2
 800135c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800135e:	4b6c      	ldr	r3, [pc, #432]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	021b      	lsls	r3, r3, #8
 800136c:	4968      	ldr	r1, [pc, #416]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800136e:	4313      	orrs	r3, r2
 8001370:	604b      	str	r3, [r1, #4]
 8001372:	e025      	b.n	80013c0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001374:	4b66      	ldr	r3, [pc, #408]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a65      	ldr	r2, [pc, #404]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800137a:	f043 0308 	orr.w	r3, r3, #8
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	4b63      	ldr	r3, [pc, #396]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6a1b      	ldr	r3, [r3, #32]
 800138c:	4960      	ldr	r1, [pc, #384]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800138e:	4313      	orrs	r3, r2
 8001390:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001392:	4b5f      	ldr	r3, [pc, #380]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	021b      	lsls	r3, r3, #8
 80013a0:	495b      	ldr	r1, [pc, #364]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80013a2:	4313      	orrs	r3, r2
 80013a4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d109      	bne.n	80013c0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a1b      	ldr	r3, [r3, #32]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 fd47 	bl	8001e44 <RCC_SetFlashLatencyFromMSIRange>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e343      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80013c0:	f000 fc4a 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 80013c4:	4602      	mov	r2, r0
 80013c6:	4b52      	ldr	r3, [pc, #328]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	091b      	lsrs	r3, r3, #4
 80013cc:	f003 030f 	and.w	r3, r3, #15
 80013d0:	4950      	ldr	r1, [pc, #320]	@ (8001514 <HAL_RCC_OscConfig+0x274>)
 80013d2:	5ccb      	ldrb	r3, [r1, r3]
 80013d4:	f003 031f 	and.w	r3, r3, #31
 80013d8:	fa22 f303 	lsr.w	r3, r2, r3
 80013dc:	4a4e      	ldr	r2, [pc, #312]	@ (8001518 <HAL_RCC_OscConfig+0x278>)
 80013de:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80013e0:	4b4e      	ldr	r3, [pc, #312]	@ (800151c <HAL_RCC_OscConfig+0x27c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff fa5f 	bl	80008a8 <HAL_InitTick>
 80013ea:	4603      	mov	r3, r0
 80013ec:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80013ee:	7bfb      	ldrb	r3, [r7, #15]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d052      	beq.n	800149a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
 80013f6:	e327      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d032      	beq.n	8001466 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001400:	4b43      	ldr	r3, [pc, #268]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a42      	ldr	r2, [pc, #264]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001406:	f043 0301 	orr.w	r3, r3, #1
 800140a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800140c:	f7ff fc34 	bl	8000c78 <HAL_GetTick>
 8001410:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001412:	e008      	b.n	8001426 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001414:	f7ff fc30 	bl	8000c78 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b02      	cmp	r3, #2
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e310      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001426:	4b3a      	ldr	r3, [pc, #232]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 0302 	and.w	r3, r3, #2
 800142e:	2b00      	cmp	r3, #0
 8001430:	d0f0      	beq.n	8001414 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001432:	4b37      	ldr	r3, [pc, #220]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a36      	ldr	r2, [pc, #216]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001438:	f043 0308 	orr.w	r3, r3, #8
 800143c:	6013      	str	r3, [r2, #0]
 800143e:	4b34      	ldr	r3, [pc, #208]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6a1b      	ldr	r3, [r3, #32]
 800144a:	4931      	ldr	r1, [pc, #196]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800144c:	4313      	orrs	r3, r2
 800144e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001450:	4b2f      	ldr	r3, [pc, #188]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	69db      	ldr	r3, [r3, #28]
 800145c:	021b      	lsls	r3, r3, #8
 800145e:	492c      	ldr	r1, [pc, #176]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001460:	4313      	orrs	r3, r2
 8001462:	604b      	str	r3, [r1, #4]
 8001464:	e01a      	b.n	800149c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001466:	4b2a      	ldr	r3, [pc, #168]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a29      	ldr	r2, [pc, #164]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800146c:	f023 0301 	bic.w	r3, r3, #1
 8001470:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001472:	f7ff fc01 	bl	8000c78 <HAL_GetTick>
 8001476:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001478:	e008      	b.n	800148c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800147a:	f7ff fbfd 	bl	8000c78 <HAL_GetTick>
 800147e:	4602      	mov	r2, r0
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	2b02      	cmp	r3, #2
 8001486:	d901      	bls.n	800148c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001488:	2303      	movs	r3, #3
 800148a:	e2dd      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800148c:	4b20      	ldr	r3, [pc, #128]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 0302 	and.w	r3, r3, #2
 8001494:	2b00      	cmp	r3, #0
 8001496:	d1f0      	bne.n	800147a <HAL_RCC_OscConfig+0x1da>
 8001498:	e000      	b.n	800149c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800149a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0301 	and.w	r3, r3, #1
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d074      	beq.n	8001592 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	2b08      	cmp	r3, #8
 80014ac:	d005      	beq.n	80014ba <HAL_RCC_OscConfig+0x21a>
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	2b0c      	cmp	r3, #12
 80014b2:	d10e      	bne.n	80014d2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	2b03      	cmp	r3, #3
 80014b8:	d10b      	bne.n	80014d2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ba:	4b15      	ldr	r3, [pc, #84]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d064      	beq.n	8001590 <HAL_RCC_OscConfig+0x2f0>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d160      	bne.n	8001590 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e2ba      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014da:	d106      	bne.n	80014ea <HAL_RCC_OscConfig+0x24a>
 80014dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80014e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014e6:	6013      	str	r3, [r2, #0]
 80014e8:	e026      	b.n	8001538 <HAL_RCC_OscConfig+0x298>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014f2:	d115      	bne.n	8001520 <HAL_RCC_OscConfig+0x280>
 80014f4:	4b06      	ldr	r3, [pc, #24]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a05      	ldr	r2, [pc, #20]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80014fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014fe:	6013      	str	r3, [r2, #0]
 8001500:	4b03      	ldr	r3, [pc, #12]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a02      	ldr	r2, [pc, #8]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001506:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800150a:	6013      	str	r3, [r2, #0]
 800150c:	e014      	b.n	8001538 <HAL_RCC_OscConfig+0x298>
 800150e:	bf00      	nop
 8001510:	40021000 	.word	0x40021000
 8001514:	08007654 	.word	0x08007654
 8001518:	20000000 	.word	0x20000000
 800151c:	20000004 	.word	0x20000004
 8001520:	4ba0      	ldr	r3, [pc, #640]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a9f      	ldr	r2, [pc, #636]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001526:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800152a:	6013      	str	r3, [r2, #0]
 800152c:	4b9d      	ldr	r3, [pc, #628]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a9c      	ldr	r2, [pc, #624]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001532:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001536:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d013      	beq.n	8001568 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001540:	f7ff fb9a 	bl	8000c78 <HAL_GetTick>
 8001544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001546:	e008      	b.n	800155a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001548:	f7ff fb96 	bl	8000c78 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b64      	cmp	r3, #100	@ 0x64
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e276      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800155a:	4b92      	ldr	r3, [pc, #584]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f0      	beq.n	8001548 <HAL_RCC_OscConfig+0x2a8>
 8001566:	e014      	b.n	8001592 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001568:	f7ff fb86 	bl	8000c78 <HAL_GetTick>
 800156c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800156e:	e008      	b.n	8001582 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001570:	f7ff fb82 	bl	8000c78 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b64      	cmp	r3, #100	@ 0x64
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e262      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001582:	4b88      	ldr	r3, [pc, #544]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f0      	bne.n	8001570 <HAL_RCC_OscConfig+0x2d0>
 800158e:	e000      	b.n	8001592 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d060      	beq.n	8001660 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	2b04      	cmp	r3, #4
 80015a2:	d005      	beq.n	80015b0 <HAL_RCC_OscConfig+0x310>
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	2b0c      	cmp	r3, #12
 80015a8:	d119      	bne.n	80015de <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	d116      	bne.n	80015de <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015b0:	4b7c      	ldr	r3, [pc, #496]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d005      	beq.n	80015c8 <HAL_RCC_OscConfig+0x328>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e23f      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015c8:	4b76      	ldr	r3, [pc, #472]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	691b      	ldr	r3, [r3, #16]
 80015d4:	061b      	lsls	r3, r3, #24
 80015d6:	4973      	ldr	r1, [pc, #460]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015dc:	e040      	b.n	8001660 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	68db      	ldr	r3, [r3, #12]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d023      	beq.n	800162e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015e6:	4b6f      	ldr	r3, [pc, #444]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a6e      	ldr	r2, [pc, #440]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80015ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f2:	f7ff fb41 	bl	8000c78 <HAL_GetTick>
 80015f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015f8:	e008      	b.n	800160c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015fa:	f7ff fb3d 	bl	8000c78 <HAL_GetTick>
 80015fe:	4602      	mov	r2, r0
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	2b02      	cmp	r3, #2
 8001606:	d901      	bls.n	800160c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001608:	2303      	movs	r3, #3
 800160a:	e21d      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800160c:	4b65      	ldr	r3, [pc, #404]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001614:	2b00      	cmp	r3, #0
 8001616:	d0f0      	beq.n	80015fa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001618:	4b62      	ldr	r3, [pc, #392]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	691b      	ldr	r3, [r3, #16]
 8001624:	061b      	lsls	r3, r3, #24
 8001626:	495f      	ldr	r1, [pc, #380]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001628:	4313      	orrs	r3, r2
 800162a:	604b      	str	r3, [r1, #4]
 800162c:	e018      	b.n	8001660 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800162e:	4b5d      	ldr	r3, [pc, #372]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a5c      	ldr	r2, [pc, #368]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001634:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001638:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800163a:	f7ff fb1d 	bl	8000c78 <HAL_GetTick>
 800163e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001640:	e008      	b.n	8001654 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001642:	f7ff fb19 	bl	8000c78 <HAL_GetTick>
 8001646:	4602      	mov	r2, r0
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	2b02      	cmp	r3, #2
 800164e:	d901      	bls.n	8001654 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001650:	2303      	movs	r3, #3
 8001652:	e1f9      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001654:	4b53      	ldr	r3, [pc, #332]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1f0      	bne.n	8001642 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 0308 	and.w	r3, r3, #8
 8001668:	2b00      	cmp	r3, #0
 800166a:	d03c      	beq.n	80016e6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	695b      	ldr	r3, [r3, #20]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d01c      	beq.n	80016ae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001674:	4b4b      	ldr	r3, [pc, #300]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001676:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800167a:	4a4a      	ldr	r2, [pc, #296]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800167c:	f043 0301 	orr.w	r3, r3, #1
 8001680:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001684:	f7ff faf8 	bl	8000c78 <HAL_GetTick>
 8001688:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800168a:	e008      	b.n	800169e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800168c:	f7ff faf4 	bl	8000c78 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b02      	cmp	r3, #2
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e1d4      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800169e:	4b41      	ldr	r3, [pc, #260]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80016a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d0ef      	beq.n	800168c <HAL_RCC_OscConfig+0x3ec>
 80016ac:	e01b      	b.n	80016e6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016ae:	4b3d      	ldr	r3, [pc, #244]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80016b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016b4:	4a3b      	ldr	r2, [pc, #236]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80016b6:	f023 0301 	bic.w	r3, r3, #1
 80016ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016be:	f7ff fadb 	bl	8000c78 <HAL_GetTick>
 80016c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016c4:	e008      	b.n	80016d8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016c6:	f7ff fad7 	bl	8000c78 <HAL_GetTick>
 80016ca:	4602      	mov	r2, r0
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e1b7      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016d8:	4b32      	ldr	r3, [pc, #200]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80016da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d1ef      	bne.n	80016c6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0304 	and.w	r3, r3, #4
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	f000 80a6 	beq.w	8001840 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016f4:	2300      	movs	r3, #0
 80016f6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80016f8:	4b2a      	ldr	r3, [pc, #168]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80016fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d10d      	bne.n	8001720 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001704:	4b27      	ldr	r3, [pc, #156]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001708:	4a26      	ldr	r2, [pc, #152]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800170a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800170e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001710:	4b24      	ldr	r3, [pc, #144]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001714:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001718:	60bb      	str	r3, [r7, #8]
 800171a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800171c:	2301      	movs	r3, #1
 800171e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001720:	4b21      	ldr	r3, [pc, #132]	@ (80017a8 <HAL_RCC_OscConfig+0x508>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001728:	2b00      	cmp	r3, #0
 800172a:	d118      	bne.n	800175e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800172c:	4b1e      	ldr	r3, [pc, #120]	@ (80017a8 <HAL_RCC_OscConfig+0x508>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a1d      	ldr	r2, [pc, #116]	@ (80017a8 <HAL_RCC_OscConfig+0x508>)
 8001732:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001736:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001738:	f7ff fa9e 	bl	8000c78 <HAL_GetTick>
 800173c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800173e:	e008      	b.n	8001752 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001740:	f7ff fa9a 	bl	8000c78 <HAL_GetTick>
 8001744:	4602      	mov	r2, r0
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	2b02      	cmp	r3, #2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e17a      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001752:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <HAL_RCC_OscConfig+0x508>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800175a:	2b00      	cmp	r3, #0
 800175c:	d0f0      	beq.n	8001740 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d108      	bne.n	8001778 <HAL_RCC_OscConfig+0x4d8>
 8001766:	4b0f      	ldr	r3, [pc, #60]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800176c:	4a0d      	ldr	r2, [pc, #52]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800176e:	f043 0301 	orr.w	r3, r3, #1
 8001772:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001776:	e029      	b.n	80017cc <HAL_RCC_OscConfig+0x52c>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	2b05      	cmp	r3, #5
 800177e:	d115      	bne.n	80017ac <HAL_RCC_OscConfig+0x50c>
 8001780:	4b08      	ldr	r3, [pc, #32]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001786:	4a07      	ldr	r2, [pc, #28]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001788:	f043 0304 	orr.w	r3, r3, #4
 800178c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001790:	4b04      	ldr	r3, [pc, #16]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001796:	4a03      	ldr	r2, [pc, #12]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017a0:	e014      	b.n	80017cc <HAL_RCC_OscConfig+0x52c>
 80017a2:	bf00      	nop
 80017a4:	40021000 	.word	0x40021000
 80017a8:	40007000 	.word	0x40007000
 80017ac:	4b9c      	ldr	r3, [pc, #624]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80017ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017b2:	4a9b      	ldr	r2, [pc, #620]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80017b4:	f023 0301 	bic.w	r3, r3, #1
 80017b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017bc:	4b98      	ldr	r3, [pc, #608]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80017be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017c2:	4a97      	ldr	r2, [pc, #604]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80017c4:	f023 0304 	bic.w	r3, r3, #4
 80017c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d016      	beq.n	8001802 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017d4:	f7ff fa50 	bl	8000c78 <HAL_GetTick>
 80017d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017da:	e00a      	b.n	80017f2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017dc:	f7ff fa4c 	bl	8000c78 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e12a      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017f2:	4b8b      	ldr	r3, [pc, #556]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80017f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017f8:	f003 0302 	and.w	r3, r3, #2
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d0ed      	beq.n	80017dc <HAL_RCC_OscConfig+0x53c>
 8001800:	e015      	b.n	800182e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001802:	f7ff fa39 	bl	8000c78 <HAL_GetTick>
 8001806:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001808:	e00a      	b.n	8001820 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800180a:	f7ff fa35 	bl	8000c78 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001818:	4293      	cmp	r3, r2
 800181a:	d901      	bls.n	8001820 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800181c:	2303      	movs	r3, #3
 800181e:	e113      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001820:	4b7f      	ldr	r3, [pc, #508]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1ed      	bne.n	800180a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800182e:	7ffb      	ldrb	r3, [r7, #31]
 8001830:	2b01      	cmp	r3, #1
 8001832:	d105      	bne.n	8001840 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001834:	4b7a      	ldr	r3, [pc, #488]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001838:	4a79      	ldr	r2, [pc, #484]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 800183a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800183e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 80fe 	beq.w	8001a46 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800184e:	2b02      	cmp	r3, #2
 8001850:	f040 80d0 	bne.w	80019f4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001854:	4b72      	ldr	r3, [pc, #456]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	f003 0203 	and.w	r2, r3, #3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001864:	429a      	cmp	r2, r3
 8001866:	d130      	bne.n	80018ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	3b01      	subs	r3, #1
 8001874:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001876:	429a      	cmp	r2, r3
 8001878:	d127      	bne.n	80018ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001884:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001886:	429a      	cmp	r2, r3
 8001888:	d11f      	bne.n	80018ca <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001894:	2a07      	cmp	r2, #7
 8001896:	bf14      	ite	ne
 8001898:	2201      	movne	r2, #1
 800189a:	2200      	moveq	r2, #0
 800189c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800189e:	4293      	cmp	r3, r2
 80018a0:	d113      	bne.n	80018ca <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018ac:	085b      	lsrs	r3, r3, #1
 80018ae:	3b01      	subs	r3, #1
 80018b0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d109      	bne.n	80018ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c0:	085b      	lsrs	r3, r3, #1
 80018c2:	3b01      	subs	r3, #1
 80018c4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d06e      	beq.n	80019a8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	2b0c      	cmp	r3, #12
 80018ce:	d069      	beq.n	80019a4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80018d0:	4b53      	ldr	r3, [pc, #332]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d105      	bne.n	80018e8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80018dc:	4b50      	ldr	r3, [pc, #320]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e0ad      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80018ec:	4b4c      	ldr	r3, [pc, #304]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a4b      	ldr	r2, [pc, #300]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80018f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018f6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018f8:	f7ff f9be 	bl	8000c78 <HAL_GetTick>
 80018fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018fe:	e008      	b.n	8001912 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001900:	f7ff f9ba 	bl	8000c78 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	2b02      	cmp	r3, #2
 800190c:	d901      	bls.n	8001912 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800190e:	2303      	movs	r3, #3
 8001910:	e09a      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001912:	4b43      	ldr	r3, [pc, #268]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d1f0      	bne.n	8001900 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800191e:	4b40      	ldr	r3, [pc, #256]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001920:	68da      	ldr	r2, [r3, #12]
 8001922:	4b40      	ldr	r3, [pc, #256]	@ (8001a24 <HAL_RCC_OscConfig+0x784>)
 8001924:	4013      	ands	r3, r2
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800192e:	3a01      	subs	r2, #1
 8001930:	0112      	lsls	r2, r2, #4
 8001932:	4311      	orrs	r1, r2
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001938:	0212      	lsls	r2, r2, #8
 800193a:	4311      	orrs	r1, r2
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001940:	0852      	lsrs	r2, r2, #1
 8001942:	3a01      	subs	r2, #1
 8001944:	0552      	lsls	r2, r2, #21
 8001946:	4311      	orrs	r1, r2
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800194c:	0852      	lsrs	r2, r2, #1
 800194e:	3a01      	subs	r2, #1
 8001950:	0652      	lsls	r2, r2, #25
 8001952:	4311      	orrs	r1, r2
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001958:	0912      	lsrs	r2, r2, #4
 800195a:	0452      	lsls	r2, r2, #17
 800195c:	430a      	orrs	r2, r1
 800195e:	4930      	ldr	r1, [pc, #192]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001960:	4313      	orrs	r3, r2
 8001962:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001964:	4b2e      	ldr	r3, [pc, #184]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a2d      	ldr	r2, [pc, #180]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 800196a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800196e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001970:	4b2b      	ldr	r3, [pc, #172]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	4a2a      	ldr	r2, [pc, #168]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001976:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800197a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800197c:	f7ff f97c 	bl	8000c78 <HAL_GetTick>
 8001980:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001982:	e008      	b.n	8001996 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001984:	f7ff f978 	bl	8000c78 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	2b02      	cmp	r3, #2
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e058      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001996:	4b22      	ldr	r3, [pc, #136]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d0f0      	beq.n	8001984 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019a2:	e050      	b.n	8001a46 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e04f      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d148      	bne.n	8001a46 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80019b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a19      	ldr	r2, [pc, #100]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019be:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019c0:	4b17      	ldr	r3, [pc, #92]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	4a16      	ldr	r2, [pc, #88]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019ca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80019cc:	f7ff f954 	bl	8000c78 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d4:	f7ff f950 	bl	8000c78 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e030      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0f0      	beq.n	80019d4 <HAL_RCC_OscConfig+0x734>
 80019f2:	e028      	b.n	8001a46 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	2b0c      	cmp	r3, #12
 80019f8:	d023      	beq.n	8001a42 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019fa:	4b09      	ldr	r3, [pc, #36]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a08      	ldr	r2, [pc, #32]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001a00:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a06:	f7ff f937 	bl	8000c78 <HAL_GetTick>
 8001a0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a0c:	e00c      	b.n	8001a28 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a0e:	f7ff f933 	bl	8000c78 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d905      	bls.n	8001a28 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e013      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
 8001a20:	40021000 	.word	0x40021000
 8001a24:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a28:	4b09      	ldr	r3, [pc, #36]	@ (8001a50 <HAL_RCC_OscConfig+0x7b0>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d1ec      	bne.n	8001a0e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a34:	4b06      	ldr	r3, [pc, #24]	@ (8001a50 <HAL_RCC_OscConfig+0x7b0>)
 8001a36:	68da      	ldr	r2, [r3, #12]
 8001a38:	4905      	ldr	r1, [pc, #20]	@ (8001a50 <HAL_RCC_OscConfig+0x7b0>)
 8001a3a:	4b06      	ldr	r3, [pc, #24]	@ (8001a54 <HAL_RCC_OscConfig+0x7b4>)
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	60cb      	str	r3, [r1, #12]
 8001a40:	e001      	b.n	8001a46 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e000      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3720      	adds	r7, #32
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000
 8001a54:	feeefffc 	.word	0xfeeefffc

08001a58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d101      	bne.n	8001a6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e0e7      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a6c:	4b75      	ldr	r3, [pc, #468]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 0307 	and.w	r3, r3, #7
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d910      	bls.n	8001a9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a7a:	4b72      	ldr	r3, [pc, #456]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f023 0207 	bic.w	r2, r3, #7
 8001a82:	4970      	ldr	r1, [pc, #448]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a8a:	4b6e      	ldr	r3, [pc, #440]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	683a      	ldr	r2, [r7, #0]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d001      	beq.n	8001a9c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e0cf      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0302 	and.w	r3, r3, #2
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d010      	beq.n	8001aca <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689a      	ldr	r2, [r3, #8]
 8001aac:	4b66      	ldr	r3, [pc, #408]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d908      	bls.n	8001aca <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ab8:	4b63      	ldr	r3, [pc, #396]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	4960      	ldr	r1, [pc, #384]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d04c      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	2b03      	cmp	r3, #3
 8001adc:	d107      	bne.n	8001aee <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ade:	4b5a      	ldr	r3, [pc, #360]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d121      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e0a6      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d107      	bne.n	8001b06 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001af6:	4b54      	ldr	r3, [pc, #336]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d115      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e09a      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d107      	bne.n	8001b1e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b0e:	4b4e      	ldr	r3, [pc, #312]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d109      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e08e      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b1e:	4b4a      	ldr	r3, [pc, #296]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e086      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b2e:	4b46      	ldr	r3, [pc, #280]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	f023 0203 	bic.w	r2, r3, #3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	4943      	ldr	r1, [pc, #268]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b40:	f7ff f89a 	bl	8000c78 <HAL_GetTick>
 8001b44:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b46:	e00a      	b.n	8001b5e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b48:	f7ff f896 	bl	8000c78 <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d901      	bls.n	8001b5e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e06e      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b5e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f003 020c 	and.w	r2, r3, #12
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d1eb      	bne.n	8001b48 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d010      	beq.n	8001b9e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	689a      	ldr	r2, [r3, #8]
 8001b80:	4b31      	ldr	r3, [pc, #196]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d208      	bcs.n	8001b9e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b8c:	4b2e      	ldr	r3, [pc, #184]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	492b      	ldr	r1, [pc, #172]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b9e:	4b29      	ldr	r3, [pc, #164]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	683a      	ldr	r2, [r7, #0]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d210      	bcs.n	8001bce <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bac:	4b25      	ldr	r3, [pc, #148]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f023 0207 	bic.w	r2, r3, #7
 8001bb4:	4923      	ldr	r1, [pc, #140]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bbc:	4b21      	ldr	r3, [pc, #132]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0307 	and.w	r3, r3, #7
 8001bc4:	683a      	ldr	r2, [r7, #0]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d001      	beq.n	8001bce <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e036      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0304 	and.w	r3, r3, #4
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d008      	beq.n	8001bec <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bda:	4b1b      	ldr	r3, [pc, #108]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	4918      	ldr	r1, [pc, #96]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001be8:	4313      	orrs	r3, r2
 8001bea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0308 	and.w	r3, r3, #8
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d009      	beq.n	8001c0c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bf8:	4b13      	ldr	r3, [pc, #76]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	691b      	ldr	r3, [r3, #16]
 8001c04:	00db      	lsls	r3, r3, #3
 8001c06:	4910      	ldr	r1, [pc, #64]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c0c:	f000 f824 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 8001c10:	4602      	mov	r2, r0
 8001c12:	4b0d      	ldr	r3, [pc, #52]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	091b      	lsrs	r3, r3, #4
 8001c18:	f003 030f 	and.w	r3, r3, #15
 8001c1c:	490b      	ldr	r1, [pc, #44]	@ (8001c4c <HAL_RCC_ClockConfig+0x1f4>)
 8001c1e:	5ccb      	ldrb	r3, [r1, r3]
 8001c20:	f003 031f 	and.w	r3, r3, #31
 8001c24:	fa22 f303 	lsr.w	r3, r2, r3
 8001c28:	4a09      	ldr	r2, [pc, #36]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f8>)
 8001c2a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c2c:	4b09      	ldr	r3, [pc, #36]	@ (8001c54 <HAL_RCC_ClockConfig+0x1fc>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7fe fe39 	bl	80008a8 <HAL_InitTick>
 8001c36:	4603      	mov	r3, r0
 8001c38:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c3a:	7afb      	ldrb	r3, [r7, #11]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40022000 	.word	0x40022000
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	08007654 	.word	0x08007654
 8001c50:	20000000 	.word	0x20000000
 8001c54:	20000004 	.word	0x20000004

08001c58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b089      	sub	sp, #36	@ 0x24
 8001c5c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	61fb      	str	r3, [r7, #28]
 8001c62:	2300      	movs	r3, #0
 8001c64:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c66:	4b3e      	ldr	r3, [pc, #248]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f003 030c 	and.w	r3, r3, #12
 8001c6e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c70:	4b3b      	ldr	r3, [pc, #236]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	f003 0303 	and.w	r3, r3, #3
 8001c78:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d005      	beq.n	8001c8c <HAL_RCC_GetSysClockFreq+0x34>
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	2b0c      	cmp	r3, #12
 8001c84:	d121      	bne.n	8001cca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d11e      	bne.n	8001cca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001c8c:	4b34      	ldr	r3, [pc, #208]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0308 	and.w	r3, r3, #8
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d107      	bne.n	8001ca8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001c98:	4b31      	ldr	r3, [pc, #196]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c9e:	0a1b      	lsrs	r3, r3, #8
 8001ca0:	f003 030f 	and.w	r3, r3, #15
 8001ca4:	61fb      	str	r3, [r7, #28]
 8001ca6:	e005      	b.n	8001cb4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ca8:	4b2d      	ldr	r3, [pc, #180]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	091b      	lsrs	r3, r3, #4
 8001cae:	f003 030f 	and.w	r3, r3, #15
 8001cb2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001cb4:	4a2b      	ldr	r2, [pc, #172]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cbc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d10d      	bne.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001cc4:	69fb      	ldr	r3, [r7, #28]
 8001cc6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cc8:	e00a      	b.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	2b04      	cmp	r3, #4
 8001cce:	d102      	bne.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001cd0:	4b25      	ldr	r3, [pc, #148]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x110>)
 8001cd2:	61bb      	str	r3, [r7, #24]
 8001cd4:	e004      	b.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	d101      	bne.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001cdc:	4b23      	ldr	r3, [pc, #140]	@ (8001d6c <HAL_RCC_GetSysClockFreq+0x114>)
 8001cde:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	2b0c      	cmp	r3, #12
 8001ce4:	d134      	bne.n	8001d50 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ce6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	f003 0303 	and.w	r3, r3, #3
 8001cee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d003      	beq.n	8001cfe <HAL_RCC_GetSysClockFreq+0xa6>
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	2b03      	cmp	r3, #3
 8001cfa:	d003      	beq.n	8001d04 <HAL_RCC_GetSysClockFreq+0xac>
 8001cfc:	e005      	b.n	8001d0a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d00:	617b      	str	r3, [r7, #20]
      break;
 8001d02:	e005      	b.n	8001d10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001d04:	4b19      	ldr	r3, [pc, #100]	@ (8001d6c <HAL_RCC_GetSysClockFreq+0x114>)
 8001d06:	617b      	str	r3, [r7, #20]
      break;
 8001d08:	e002      	b.n	8001d10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	617b      	str	r3, [r7, #20]
      break;
 8001d0e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d10:	4b13      	ldr	r3, [pc, #76]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	091b      	lsrs	r3, r3, #4
 8001d16:	f003 0307 	and.w	r3, r3, #7
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d1e:	4b10      	ldr	r3, [pc, #64]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	0a1b      	lsrs	r3, r3, #8
 8001d24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d28:	697a      	ldr	r2, [r7, #20]
 8001d2a:	fb03 f202 	mul.w	r2, r3, r2
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d34:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d36:	4b0a      	ldr	r3, [pc, #40]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	0e5b      	lsrs	r3, r3, #25
 8001d3c:	f003 0303 	and.w	r3, r3, #3
 8001d40:	3301      	adds	r3, #1
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001d46:	697a      	ldr	r2, [r7, #20]
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d4e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001d50:	69bb      	ldr	r3, [r7, #24]
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3724      	adds	r7, #36	@ 0x24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	40021000 	.word	0x40021000
 8001d64:	0800766c 	.word	0x0800766c
 8001d68:	00f42400 	.word	0x00f42400
 8001d6c:	007a1200 	.word	0x007a1200

08001d70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d74:	4b03      	ldr	r3, [pc, #12]	@ (8001d84 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d76:	681b      	ldr	r3, [r3, #0]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	20000000 	.word	0x20000000

08001d88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001d8c:	f7ff fff0 	bl	8001d70 <HAL_RCC_GetHCLKFreq>
 8001d90:	4602      	mov	r2, r0
 8001d92:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	0a1b      	lsrs	r3, r3, #8
 8001d98:	f003 0307 	and.w	r3, r3, #7
 8001d9c:	4904      	ldr	r1, [pc, #16]	@ (8001db0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d9e:	5ccb      	ldrb	r3, [r1, r3]
 8001da0:	f003 031f 	and.w	r3, r3, #31
 8001da4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	40021000 	.word	0x40021000
 8001db0:	08007664 	.word	0x08007664

08001db4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001db8:	f7ff ffda 	bl	8001d70 <HAL_RCC_GetHCLKFreq>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	0adb      	lsrs	r3, r3, #11
 8001dc4:	f003 0307 	and.w	r3, r3, #7
 8001dc8:	4904      	ldr	r1, [pc, #16]	@ (8001ddc <HAL_RCC_GetPCLK2Freq+0x28>)
 8001dca:	5ccb      	ldrb	r3, [r1, r3]
 8001dcc:	f003 031f 	and.w	r3, r3, #31
 8001dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	08007664 	.word	0x08007664

08001de0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	220f      	movs	r2, #15
 8001dee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001df0:	4b12      	ldr	r3, [pc, #72]	@ (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 0203 	and.w	r2, r3, #3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001e08:	4b0c      	ldr	r3, [pc, #48]	@ (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001e14:	4b09      	ldr	r3, [pc, #36]	@ (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	08db      	lsrs	r3, r3, #3
 8001e1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001e22:	4b07      	ldr	r3, [pc, #28]	@ (8001e40 <HAL_RCC_GetClockConfig+0x60>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0207 	and.w	r2, r3, #7
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	601a      	str	r2, [r3, #0]
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	40022000 	.word	0x40022000

08001e44 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e50:	4b2a      	ldr	r3, [pc, #168]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d003      	beq.n	8001e64 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e5c:	f7ff f9bc 	bl	80011d8 <HAL_PWREx_GetVoltageRange>
 8001e60:	6178      	str	r0, [r7, #20]
 8001e62:	e014      	b.n	8001e8e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e64:	4b25      	ldr	r3, [pc, #148]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e68:	4a24      	ldr	r2, [pc, #144]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e70:	4b22      	ldr	r3, [pc, #136]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e78:	60fb      	str	r3, [r7, #12]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e7c:	f7ff f9ac 	bl	80011d8 <HAL_PWREx_GetVoltageRange>
 8001e80:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e82:	4b1e      	ldr	r3, [pc, #120]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e86:	4a1d      	ldr	r2, [pc, #116]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e8c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e94:	d10b      	bne.n	8001eae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b80      	cmp	r3, #128	@ 0x80
 8001e9a:	d919      	bls.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001ea0:	d902      	bls.n	8001ea8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	613b      	str	r3, [r7, #16]
 8001ea6:	e013      	b.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	613b      	str	r3, [r7, #16]
 8001eac:	e010      	b.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2b80      	cmp	r3, #128	@ 0x80
 8001eb2:	d902      	bls.n	8001eba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	613b      	str	r3, [r7, #16]
 8001eb8:	e00a      	b.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b80      	cmp	r3, #128	@ 0x80
 8001ebe:	d102      	bne.n	8001ec6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	613b      	str	r3, [r7, #16]
 8001ec4:	e004      	b.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b70      	cmp	r3, #112	@ 0x70
 8001eca:	d101      	bne.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ecc:	2301      	movs	r3, #1
 8001ece:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f023 0207 	bic.w	r2, r3, #7
 8001ed8:	4909      	ldr	r1, [pc, #36]	@ (8001f00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ee0:	4b07      	ldr	r3, [pc, #28]	@ (8001f00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 0307 	and.w	r3, r3, #7
 8001ee8:	693a      	ldr	r2, [r7, #16]
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d001      	beq.n	8001ef2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e000      	b.n	8001ef4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001ef2:	2300      	movs	r3, #0
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40021000 	.word	0x40021000
 8001f00:	40022000 	.word	0x40022000

08001f04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f10:	2300      	movs	r3, #0
 8001f12:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d041      	beq.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f24:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f28:	d02a      	beq.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001f2a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f2e:	d824      	bhi.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f30:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f34:	d008      	beq.n	8001f48 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001f36:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f3a:	d81e      	bhi.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d00a      	beq.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001f40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f44:	d010      	beq.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001f46:	e018      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f48:	4b86      	ldr	r3, [pc, #536]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	4a85      	ldr	r2, [pc, #532]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f52:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f54:	e015      	b.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	3304      	adds	r3, #4
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f000 fabb 	bl	80024d8 <RCCEx_PLLSAI1_Config>
 8001f62:	4603      	mov	r3, r0
 8001f64:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f66:	e00c      	b.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	3320      	adds	r3, #32
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f000 fba6 	bl	80026c0 <RCCEx_PLLSAI2_Config>
 8001f74:	4603      	mov	r3, r0
 8001f76:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f78:	e003      	b.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	74fb      	strb	r3, [r7, #19]
      break;
 8001f7e:	e000      	b.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001f80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f82:	7cfb      	ldrb	r3, [r7, #19]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d10b      	bne.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f88:	4b76      	ldr	r3, [pc, #472]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f8e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f96:	4973      	ldr	r1, [pc, #460]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001f9e:	e001      	b.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001fa0:	7cfb      	ldrb	r3, [r7, #19]
 8001fa2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d041      	beq.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001fb4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001fb8:	d02a      	beq.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001fba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001fbe:	d824      	bhi.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fc0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001fc4:	d008      	beq.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001fc6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001fca:	d81e      	bhi.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d00a      	beq.n	8001fe6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001fd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fd4:	d010      	beq.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001fd6:	e018      	b.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001fd8:	4b62      	ldr	r3, [pc, #392]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	4a61      	ldr	r2, [pc, #388]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fe2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fe4:	e015      	b.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	3304      	adds	r3, #4
 8001fea:	2100      	movs	r1, #0
 8001fec:	4618      	mov	r0, r3
 8001fee:	f000 fa73 	bl	80024d8 <RCCEx_PLLSAI1_Config>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ff6:	e00c      	b.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	3320      	adds	r3, #32
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	4618      	mov	r0, r3
 8002000:	f000 fb5e 	bl	80026c0 <RCCEx_PLLSAI2_Config>
 8002004:	4603      	mov	r3, r0
 8002006:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002008:	e003      	b.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	74fb      	strb	r3, [r7, #19]
      break;
 800200e:	e000      	b.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002010:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002012:	7cfb      	ldrb	r3, [r7, #19]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d10b      	bne.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002018:	4b52      	ldr	r3, [pc, #328]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800201a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800201e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002026:	494f      	ldr	r1, [pc, #316]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002028:	4313      	orrs	r3, r2
 800202a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800202e:	e001      	b.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002030:	7cfb      	ldrb	r3, [r7, #19]
 8002032:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800203c:	2b00      	cmp	r3, #0
 800203e:	f000 80a0 	beq.w	8002182 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002042:	2300      	movs	r3, #0
 8002044:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002046:	4b47      	ldr	r3, [pc, #284]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d101      	bne.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002052:	2301      	movs	r3, #1
 8002054:	e000      	b.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002056:	2300      	movs	r3, #0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d00d      	beq.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800205c:	4b41      	ldr	r3, [pc, #260]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800205e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002060:	4a40      	ldr	r2, [pc, #256]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002062:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002066:	6593      	str	r3, [r2, #88]	@ 0x58
 8002068:	4b3e      	ldr	r3, [pc, #248]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800206a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002070:	60bb      	str	r3, [r7, #8]
 8002072:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002074:	2301      	movs	r3, #1
 8002076:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002078:	4b3b      	ldr	r3, [pc, #236]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a3a      	ldr	r2, [pc, #232]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800207e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002082:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002084:	f7fe fdf8 	bl	8000c78 <HAL_GetTick>
 8002088:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800208a:	e009      	b.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800208c:	f7fe fdf4 	bl	8000c78 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b02      	cmp	r3, #2
 8002098:	d902      	bls.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	74fb      	strb	r3, [r7, #19]
        break;
 800209e:	e005      	b.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80020a0:	4b31      	ldr	r3, [pc, #196]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d0ef      	beq.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80020ac:	7cfb      	ldrb	r3, [r7, #19]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d15c      	bne.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020bc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d01f      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80020ca:	697a      	ldr	r2, [r7, #20]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d019      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020d0:	4b24      	ldr	r3, [pc, #144]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020dc:	4b21      	ldr	r3, [pc, #132]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020e2:	4a20      	ldr	r2, [pc, #128]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020fc:	4a19      	ldr	r2, [pc, #100]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b00      	cmp	r3, #0
 800210c:	d016      	beq.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210e:	f7fe fdb3 	bl	8000c78 <HAL_GetTick>
 8002112:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002114:	e00b      	b.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002116:	f7fe fdaf 	bl	8000c78 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002124:	4293      	cmp	r3, r2
 8002126:	d902      	bls.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	74fb      	strb	r3, [r7, #19]
            break;
 800212c:	e006      	b.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800212e:	4b0d      	ldr	r3, [pc, #52]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002134:	f003 0302 	and.w	r3, r3, #2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d0ec      	beq.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800213c:	7cfb      	ldrb	r3, [r7, #19]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d10c      	bne.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002142:	4b08      	ldr	r3, [pc, #32]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002148:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002152:	4904      	ldr	r1, [pc, #16]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002154:	4313      	orrs	r3, r2
 8002156:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800215a:	e009      	b.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800215c:	7cfb      	ldrb	r3, [r7, #19]
 800215e:	74bb      	strb	r3, [r7, #18]
 8002160:	e006      	b.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002162:	bf00      	nop
 8002164:	40021000 	.word	0x40021000
 8002168:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800216c:	7cfb      	ldrb	r3, [r7, #19]
 800216e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002170:	7c7b      	ldrb	r3, [r7, #17]
 8002172:	2b01      	cmp	r3, #1
 8002174:	d105      	bne.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002176:	4b9e      	ldr	r3, [pc, #632]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800217a:	4a9d      	ldr	r2, [pc, #628]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800217c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002180:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00a      	beq.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800218e:	4b98      	ldr	r3, [pc, #608]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002194:	f023 0203 	bic.w	r2, r3, #3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800219c:	4994      	ldr	r1, [pc, #592]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d00a      	beq.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021b0:	4b8f      	ldr	r3, [pc, #572]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021b6:	f023 020c 	bic.w	r2, r3, #12
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021be:	498c      	ldr	r1, [pc, #560]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0304 	and.w	r3, r3, #4
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00a      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021d2:	4b87      	ldr	r3, [pc, #540]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e0:	4983      	ldr	r1, [pc, #524]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0308 	and.w	r3, r3, #8
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d00a      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021f4:	4b7e      	ldr	r3, [pc, #504]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002202:	497b      	ldr	r1, [pc, #492]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002204:	4313      	orrs	r3, r2
 8002206:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0310 	and.w	r3, r3, #16
 8002212:	2b00      	cmp	r3, #0
 8002214:	d00a      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002216:	4b76      	ldr	r3, [pc, #472]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002218:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800221c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002224:	4972      	ldr	r1, [pc, #456]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002226:	4313      	orrs	r3, r2
 8002228:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0320 	and.w	r3, r3, #32
 8002234:	2b00      	cmp	r3, #0
 8002236:	d00a      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002238:	4b6d      	ldr	r3, [pc, #436]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800223a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800223e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002246:	496a      	ldr	r1, [pc, #424]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002248:	4313      	orrs	r3, r2
 800224a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002256:	2b00      	cmp	r3, #0
 8002258:	d00a      	beq.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800225a:	4b65      	ldr	r3, [pc, #404]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800225c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002260:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002268:	4961      	ldr	r1, [pc, #388]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800226a:	4313      	orrs	r3, r2
 800226c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002278:	2b00      	cmp	r3, #0
 800227a:	d00a      	beq.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800227c:	4b5c      	ldr	r3, [pc, #368]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800227e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002282:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800228a:	4959      	ldr	r1, [pc, #356]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800228c:	4313      	orrs	r3, r2
 800228e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800229a:	2b00      	cmp	r3, #0
 800229c:	d00a      	beq.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800229e:	4b54      	ldr	r3, [pc, #336]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022a4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022ac:	4950      	ldr	r1, [pc, #320]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d00a      	beq.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80022c0:	4b4b      	ldr	r3, [pc, #300]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022c6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ce:	4948      	ldr	r1, [pc, #288]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d0:	4313      	orrs	r3, r2
 80022d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d00a      	beq.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80022e2:	4b43      	ldr	r3, [pc, #268]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f0:	493f      	ldr	r1, [pc, #252]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022f2:	4313      	orrs	r3, r2
 80022f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d028      	beq.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002304:	4b3a      	ldr	r3, [pc, #232]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002312:	4937      	ldr	r1, [pc, #220]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002314:	4313      	orrs	r3, r2
 8002316:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800231e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002322:	d106      	bne.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002324:	4b32      	ldr	r3, [pc, #200]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	4a31      	ldr	r2, [pc, #196]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800232e:	60d3      	str	r3, [r2, #12]
 8002330:	e011      	b.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002336:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800233a:	d10c      	bne.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3304      	adds	r3, #4
 8002340:	2101      	movs	r1, #1
 8002342:	4618      	mov	r0, r3
 8002344:	f000 f8c8 	bl	80024d8 <RCCEx_PLLSAI1_Config>
 8002348:	4603      	mov	r3, r0
 800234a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800234c:	7cfb      	ldrb	r3, [r7, #19]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002352:	7cfb      	ldrb	r3, [r7, #19]
 8002354:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d028      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002362:	4b23      	ldr	r3, [pc, #140]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002368:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002370:	491f      	ldr	r1, [pc, #124]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002372:	4313      	orrs	r3, r2
 8002374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800237c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002380:	d106      	bne.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002382:	4b1b      	ldr	r3, [pc, #108]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002384:	68db      	ldr	r3, [r3, #12]
 8002386:	4a1a      	ldr	r2, [pc, #104]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002388:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800238c:	60d3      	str	r3, [r2, #12]
 800238e:	e011      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002394:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002398:	d10c      	bne.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	3304      	adds	r3, #4
 800239e:	2101      	movs	r1, #1
 80023a0:	4618      	mov	r0, r3
 80023a2:	f000 f899 	bl	80024d8 <RCCEx_PLLSAI1_Config>
 80023a6:	4603      	mov	r3, r0
 80023a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023aa:	7cfb      	ldrb	r3, [r7, #19]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80023b0:	7cfb      	ldrb	r3, [r7, #19]
 80023b2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d02b      	beq.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80023c0:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023ce:	4908      	ldr	r1, [pc, #32]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023de:	d109      	bne.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023e0:	4b03      	ldr	r3, [pc, #12]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	4a02      	ldr	r2, [pc, #8]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023ea:	60d3      	str	r3, [r2, #12]
 80023ec:	e014      	b.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80023ee:	bf00      	nop
 80023f0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023fc:	d10c      	bne.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	3304      	adds	r3, #4
 8002402:	2101      	movs	r1, #1
 8002404:	4618      	mov	r0, r3
 8002406:	f000 f867 	bl	80024d8 <RCCEx_PLLSAI1_Config>
 800240a:	4603      	mov	r3, r0
 800240c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800240e:	7cfb      	ldrb	r3, [r7, #19]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002414:	7cfb      	ldrb	r3, [r7, #19]
 8002416:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d02f      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002424:	4b2b      	ldr	r3, [pc, #172]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800242a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002432:	4928      	ldr	r1, [pc, #160]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002434:	4313      	orrs	r3, r2
 8002436:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800243e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002442:	d10d      	bne.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	3304      	adds	r3, #4
 8002448:	2102      	movs	r1, #2
 800244a:	4618      	mov	r0, r3
 800244c:	f000 f844 	bl	80024d8 <RCCEx_PLLSAI1_Config>
 8002450:	4603      	mov	r3, r0
 8002452:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002454:	7cfb      	ldrb	r3, [r7, #19]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d014      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800245a:	7cfb      	ldrb	r3, [r7, #19]
 800245c:	74bb      	strb	r3, [r7, #18]
 800245e:	e011      	b.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002464:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002468:	d10c      	bne.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	3320      	adds	r3, #32
 800246e:	2102      	movs	r1, #2
 8002470:	4618      	mov	r0, r3
 8002472:	f000 f925 	bl	80026c0 <RCCEx_PLLSAI2_Config>
 8002476:	4603      	mov	r3, r0
 8002478:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800247a:	7cfb      	ldrb	r3, [r7, #19]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002480:	7cfb      	ldrb	r3, [r7, #19]
 8002482:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d00a      	beq.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002490:	4b10      	ldr	r3, [pc, #64]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002496:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800249e:	490d      	ldr	r1, [pc, #52]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024a0:	4313      	orrs	r3, r2
 80024a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d00b      	beq.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80024b2:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024c2:	4904      	ldr	r1, [pc, #16]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80024ca:	7cbb      	ldrb	r3, [r7, #18]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3718      	adds	r7, #24
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40021000 	.word	0x40021000

080024d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80024e6:	4b75      	ldr	r3, [pc, #468]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	f003 0303 	and.w	r3, r3, #3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d018      	beq.n	8002524 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80024f2:	4b72      	ldr	r3, [pc, #456]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	f003 0203 	and.w	r2, r3, #3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	429a      	cmp	r2, r3
 8002500:	d10d      	bne.n	800251e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
       ||
 8002506:	2b00      	cmp	r3, #0
 8002508:	d009      	beq.n	800251e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800250a:	4b6c      	ldr	r3, [pc, #432]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	091b      	lsrs	r3, r3, #4
 8002510:	f003 0307 	and.w	r3, r3, #7
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
       ||
 800251a:	429a      	cmp	r2, r3
 800251c:	d047      	beq.n	80025ae <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	73fb      	strb	r3, [r7, #15]
 8002522:	e044      	b.n	80025ae <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b03      	cmp	r3, #3
 800252a:	d018      	beq.n	800255e <RCCEx_PLLSAI1_Config+0x86>
 800252c:	2b03      	cmp	r3, #3
 800252e:	d825      	bhi.n	800257c <RCCEx_PLLSAI1_Config+0xa4>
 8002530:	2b01      	cmp	r3, #1
 8002532:	d002      	beq.n	800253a <RCCEx_PLLSAI1_Config+0x62>
 8002534:	2b02      	cmp	r3, #2
 8002536:	d009      	beq.n	800254c <RCCEx_PLLSAI1_Config+0x74>
 8002538:	e020      	b.n	800257c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800253a:	4b60      	ldr	r3, [pc, #384]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d11d      	bne.n	8002582 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800254a:	e01a      	b.n	8002582 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800254c:	4b5b      	ldr	r3, [pc, #364]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002554:	2b00      	cmp	r3, #0
 8002556:	d116      	bne.n	8002586 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800255c:	e013      	b.n	8002586 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800255e:	4b57      	ldr	r3, [pc, #348]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d10f      	bne.n	800258a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800256a:	4b54      	ldr	r3, [pc, #336]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d109      	bne.n	800258a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800257a:	e006      	b.n	800258a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	73fb      	strb	r3, [r7, #15]
      break;
 8002580:	e004      	b.n	800258c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002582:	bf00      	nop
 8002584:	e002      	b.n	800258c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002586:	bf00      	nop
 8002588:	e000      	b.n	800258c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800258a:	bf00      	nop
    }

    if(status == HAL_OK)
 800258c:	7bfb      	ldrb	r3, [r7, #15]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d10d      	bne.n	80025ae <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002592:	4b4a      	ldr	r3, [pc, #296]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6819      	ldr	r1, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	3b01      	subs	r3, #1
 80025a4:	011b      	lsls	r3, r3, #4
 80025a6:	430b      	orrs	r3, r1
 80025a8:	4944      	ldr	r1, [pc, #272]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80025ae:	7bfb      	ldrb	r3, [r7, #15]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d17d      	bne.n	80026b0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80025b4:	4b41      	ldr	r3, [pc, #260]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a40      	ldr	r2, [pc, #256]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80025be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025c0:	f7fe fb5a 	bl	8000c78 <HAL_GetTick>
 80025c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025c6:	e009      	b.n	80025dc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025c8:	f7fe fb56 	bl	8000c78 <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d902      	bls.n	80025dc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	73fb      	strb	r3, [r7, #15]
        break;
 80025da:	e005      	b.n	80025e8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025dc:	4b37      	ldr	r3, [pc, #220]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1ef      	bne.n	80025c8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80025e8:	7bfb      	ldrb	r3, [r7, #15]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d160      	bne.n	80026b0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d111      	bne.n	8002618 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80025f4:	4b31      	ldr	r3, [pc, #196]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80025f6:	691b      	ldr	r3, [r3, #16]
 80025f8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80025fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	6892      	ldr	r2, [r2, #8]
 8002604:	0211      	lsls	r1, r2, #8
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	68d2      	ldr	r2, [r2, #12]
 800260a:	0912      	lsrs	r2, r2, #4
 800260c:	0452      	lsls	r2, r2, #17
 800260e:	430a      	orrs	r2, r1
 8002610:	492a      	ldr	r1, [pc, #168]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002612:	4313      	orrs	r3, r2
 8002614:	610b      	str	r3, [r1, #16]
 8002616:	e027      	b.n	8002668 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d112      	bne.n	8002644 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800261e:	4b27      	ldr	r3, [pc, #156]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002626:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	6892      	ldr	r2, [r2, #8]
 800262e:	0211      	lsls	r1, r2, #8
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	6912      	ldr	r2, [r2, #16]
 8002634:	0852      	lsrs	r2, r2, #1
 8002636:	3a01      	subs	r2, #1
 8002638:	0552      	lsls	r2, r2, #21
 800263a:	430a      	orrs	r2, r1
 800263c:	491f      	ldr	r1, [pc, #124]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800263e:	4313      	orrs	r3, r2
 8002640:	610b      	str	r3, [r1, #16]
 8002642:	e011      	b.n	8002668 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002644:	4b1d      	ldr	r3, [pc, #116]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800264c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	6892      	ldr	r2, [r2, #8]
 8002654:	0211      	lsls	r1, r2, #8
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	6952      	ldr	r2, [r2, #20]
 800265a:	0852      	lsrs	r2, r2, #1
 800265c:	3a01      	subs	r2, #1
 800265e:	0652      	lsls	r2, r2, #25
 8002660:	430a      	orrs	r2, r1
 8002662:	4916      	ldr	r1, [pc, #88]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002664:	4313      	orrs	r3, r2
 8002666:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002668:	4b14      	ldr	r3, [pc, #80]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a13      	ldr	r2, [pc, #76]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800266e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002672:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002674:	f7fe fb00 	bl	8000c78 <HAL_GetTick>
 8002678:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800267a:	e009      	b.n	8002690 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800267c:	f7fe fafc 	bl	8000c78 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b02      	cmp	r3, #2
 8002688:	d902      	bls.n	8002690 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	73fb      	strb	r3, [r7, #15]
          break;
 800268e:	e005      	b.n	800269c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002690:	4b0a      	ldr	r3, [pc, #40]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0ef      	beq.n	800267c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800269c:	7bfb      	ldrb	r3, [r7, #15]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d106      	bne.n	80026b0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80026a2:	4b06      	ldr	r3, [pc, #24]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80026a4:	691a      	ldr	r2, [r3, #16]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	4904      	ldr	r1, [pc, #16]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	40021000 	.word	0x40021000

080026c0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80026ca:	2300      	movs	r3, #0
 80026cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026ce:	4b6a      	ldr	r3, [pc, #424]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	f003 0303 	and.w	r3, r3, #3
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d018      	beq.n	800270c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80026da:	4b67      	ldr	r3, [pc, #412]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	f003 0203 	and.w	r2, r3, #3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d10d      	bne.n	8002706 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
       ||
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d009      	beq.n	8002706 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80026f2:	4b61      	ldr	r3, [pc, #388]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	091b      	lsrs	r3, r3, #4
 80026f8:	f003 0307 	and.w	r3, r3, #7
 80026fc:	1c5a      	adds	r2, r3, #1
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	685b      	ldr	r3, [r3, #4]
       ||
 8002702:	429a      	cmp	r2, r3
 8002704:	d047      	beq.n	8002796 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	73fb      	strb	r3, [r7, #15]
 800270a:	e044      	b.n	8002796 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2b03      	cmp	r3, #3
 8002712:	d018      	beq.n	8002746 <RCCEx_PLLSAI2_Config+0x86>
 8002714:	2b03      	cmp	r3, #3
 8002716:	d825      	bhi.n	8002764 <RCCEx_PLLSAI2_Config+0xa4>
 8002718:	2b01      	cmp	r3, #1
 800271a:	d002      	beq.n	8002722 <RCCEx_PLLSAI2_Config+0x62>
 800271c:	2b02      	cmp	r3, #2
 800271e:	d009      	beq.n	8002734 <RCCEx_PLLSAI2_Config+0x74>
 8002720:	e020      	b.n	8002764 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002722:	4b55      	ldr	r3, [pc, #340]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d11d      	bne.n	800276a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002732:	e01a      	b.n	800276a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002734:	4b50      	ldr	r3, [pc, #320]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800273c:	2b00      	cmp	r3, #0
 800273e:	d116      	bne.n	800276e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002744:	e013      	b.n	800276e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002746:	4b4c      	ldr	r3, [pc, #304]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10f      	bne.n	8002772 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002752:	4b49      	ldr	r3, [pc, #292]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d109      	bne.n	8002772 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002762:	e006      	b.n	8002772 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	73fb      	strb	r3, [r7, #15]
      break;
 8002768:	e004      	b.n	8002774 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800276a:	bf00      	nop
 800276c:	e002      	b.n	8002774 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800276e:	bf00      	nop
 8002770:	e000      	b.n	8002774 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002772:	bf00      	nop
    }

    if(status == HAL_OK)
 8002774:	7bfb      	ldrb	r3, [r7, #15]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d10d      	bne.n	8002796 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800277a:	4b3f      	ldr	r3, [pc, #252]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6819      	ldr	r1, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	3b01      	subs	r3, #1
 800278c:	011b      	lsls	r3, r3, #4
 800278e:	430b      	orrs	r3, r1
 8002790:	4939      	ldr	r1, [pc, #228]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002792:	4313      	orrs	r3, r2
 8002794:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002796:	7bfb      	ldrb	r3, [r7, #15]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d167      	bne.n	800286c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800279c:	4b36      	ldr	r3, [pc, #216]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a35      	ldr	r2, [pc, #212]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027a8:	f7fe fa66 	bl	8000c78 <HAL_GetTick>
 80027ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027ae:	e009      	b.n	80027c4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80027b0:	f7fe fa62 	bl	8000c78 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d902      	bls.n	80027c4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	73fb      	strb	r3, [r7, #15]
        break;
 80027c2:	e005      	b.n	80027d0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027c4:	4b2c      	ldr	r3, [pc, #176]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1ef      	bne.n	80027b0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80027d0:	7bfb      	ldrb	r3, [r7, #15]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d14a      	bne.n	800286c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d111      	bne.n	8002800 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80027dc:	4b26      	ldr	r3, [pc, #152]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80027e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6892      	ldr	r2, [r2, #8]
 80027ec:	0211      	lsls	r1, r2, #8
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	68d2      	ldr	r2, [r2, #12]
 80027f2:	0912      	lsrs	r2, r2, #4
 80027f4:	0452      	lsls	r2, r2, #17
 80027f6:	430a      	orrs	r2, r1
 80027f8:	491f      	ldr	r1, [pc, #124]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	614b      	str	r3, [r1, #20]
 80027fe:	e011      	b.n	8002824 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002800:	4b1d      	ldr	r3, [pc, #116]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002802:	695b      	ldr	r3, [r3, #20]
 8002804:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002808:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	6892      	ldr	r2, [r2, #8]
 8002810:	0211      	lsls	r1, r2, #8
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	6912      	ldr	r2, [r2, #16]
 8002816:	0852      	lsrs	r2, r2, #1
 8002818:	3a01      	subs	r2, #1
 800281a:	0652      	lsls	r2, r2, #25
 800281c:	430a      	orrs	r2, r1
 800281e:	4916      	ldr	r1, [pc, #88]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002820:	4313      	orrs	r3, r2
 8002822:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002824:	4b14      	ldr	r3, [pc, #80]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a13      	ldr	r2, [pc, #76]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 800282a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800282e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002830:	f7fe fa22 	bl	8000c78 <HAL_GetTick>
 8002834:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002836:	e009      	b.n	800284c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002838:	f7fe fa1e 	bl	8000c78 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b02      	cmp	r3, #2
 8002844:	d902      	bls.n	800284c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	73fb      	strb	r3, [r7, #15]
          break;
 800284a:	e005      	b.n	8002858 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800284c:	4b0a      	ldr	r3, [pc, #40]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0ef      	beq.n	8002838 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002858:	7bfb      	ldrb	r3, [r7, #15]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d106      	bne.n	800286c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800285e:	4b06      	ldr	r3, [pc, #24]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002860:	695a      	ldr	r2, [r3, #20]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	4904      	ldr	r1, [pc, #16]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002868:	4313      	orrs	r3, r2
 800286a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800286c:	7bfb      	ldrb	r3, [r7, #15]
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40021000 	.word	0x40021000

0800287c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e049      	b.n	8002922 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d106      	bne.n	80028a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 f841 	bl	800292a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2202      	movs	r2, #2
 80028ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3304      	adds	r3, #4
 80028b8:	4619      	mov	r1, r3
 80028ba:	4610      	mov	r0, r2
 80028bc:	f000 f9e0 	bl	8002c80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2201      	movs	r2, #1
 80028e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800292a:	b480      	push	{r7}
 800292c:	b083      	sub	sp, #12
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002932:	bf00      	nop
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
	...

08002940 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002940:	b480      	push	{r7}
 8002942:	b085      	sub	sp, #20
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800294e:	b2db      	uxtb	r3, r3
 8002950:	2b01      	cmp	r3, #1
 8002952:	d001      	beq.n	8002958 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e04f      	b.n	80029f8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2202      	movs	r2, #2
 800295c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	68da      	ldr	r2, [r3, #12]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f042 0201 	orr.w	r2, r2, #1
 800296e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a23      	ldr	r2, [pc, #140]	@ (8002a04 <HAL_TIM_Base_Start_IT+0xc4>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d01d      	beq.n	80029b6 <HAL_TIM_Base_Start_IT+0x76>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002982:	d018      	beq.n	80029b6 <HAL_TIM_Base_Start_IT+0x76>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a1f      	ldr	r2, [pc, #124]	@ (8002a08 <HAL_TIM_Base_Start_IT+0xc8>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d013      	beq.n	80029b6 <HAL_TIM_Base_Start_IT+0x76>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a1e      	ldr	r2, [pc, #120]	@ (8002a0c <HAL_TIM_Base_Start_IT+0xcc>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d00e      	beq.n	80029b6 <HAL_TIM_Base_Start_IT+0x76>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a1c      	ldr	r2, [pc, #112]	@ (8002a10 <HAL_TIM_Base_Start_IT+0xd0>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d009      	beq.n	80029b6 <HAL_TIM_Base_Start_IT+0x76>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a1b      	ldr	r2, [pc, #108]	@ (8002a14 <HAL_TIM_Base_Start_IT+0xd4>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d004      	beq.n	80029b6 <HAL_TIM_Base_Start_IT+0x76>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a19      	ldr	r2, [pc, #100]	@ (8002a18 <HAL_TIM_Base_Start_IT+0xd8>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d115      	bne.n	80029e2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	689a      	ldr	r2, [r3, #8]
 80029bc:	4b17      	ldr	r3, [pc, #92]	@ (8002a1c <HAL_TIM_Base_Start_IT+0xdc>)
 80029be:	4013      	ands	r3, r2
 80029c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2b06      	cmp	r3, #6
 80029c6:	d015      	beq.n	80029f4 <HAL_TIM_Base_Start_IT+0xb4>
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029ce:	d011      	beq.n	80029f4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f042 0201 	orr.w	r2, r2, #1
 80029de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029e0:	e008      	b.n	80029f4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f042 0201 	orr.w	r2, r2, #1
 80029f0:	601a      	str	r2, [r3, #0]
 80029f2:	e000      	b.n	80029f6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029f4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80029f6:	2300      	movs	r3, #0
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3714      	adds	r7, #20
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr
 8002a04:	40012c00 	.word	0x40012c00
 8002a08:	40000400 	.word	0x40000400
 8002a0c:	40000800 	.word	0x40000800
 8002a10:	40000c00 	.word	0x40000c00
 8002a14:	40013400 	.word	0x40013400
 8002a18:	40014000 	.word	0x40014000
 8002a1c:	00010007 	.word	0x00010007

08002a20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d020      	beq.n	8002a84 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d01b      	beq.n	8002a84 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f06f 0202 	mvn.w	r2, #2
 8002a54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d003      	beq.n	8002a72 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f000 f8e9 	bl	8002c42 <HAL_TIM_IC_CaptureCallback>
 8002a70:	e005      	b.n	8002a7e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f000 f8db 	bl	8002c2e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f000 f8ec 	bl	8002c56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	f003 0304 	and.w	r3, r3, #4
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d020      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f003 0304 	and.w	r3, r3, #4
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d01b      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f06f 0204 	mvn.w	r2, #4
 8002aa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d003      	beq.n	8002abe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 f8c3 	bl	8002c42 <HAL_TIM_IC_CaptureCallback>
 8002abc:	e005      	b.n	8002aca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f000 f8b5 	bl	8002c2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 f8c6 	bl	8002c56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	f003 0308 	and.w	r3, r3, #8
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d020      	beq.n	8002b1c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f003 0308 	and.w	r3, r3, #8
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d01b      	beq.n	8002b1c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f06f 0208 	mvn.w	r2, #8
 8002aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2204      	movs	r2, #4
 8002af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	69db      	ldr	r3, [r3, #28]
 8002afa:	f003 0303 	and.w	r3, r3, #3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d003      	beq.n	8002b0a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f89d 	bl	8002c42 <HAL_TIM_IC_CaptureCallback>
 8002b08:	e005      	b.n	8002b16 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f88f 	bl	8002c2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 f8a0 	bl	8002c56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	f003 0310 	and.w	r3, r3, #16
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d020      	beq.n	8002b68 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f003 0310 	and.w	r3, r3, #16
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d01b      	beq.n	8002b68 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f06f 0210 	mvn.w	r2, #16
 8002b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2208      	movs	r2, #8
 8002b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	69db      	ldr	r3, [r3, #28]
 8002b46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 f877 	bl	8002c42 <HAL_TIM_IC_CaptureCallback>
 8002b54:	e005      	b.n	8002b62 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f869 	bl	8002c2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 f87a 	bl	8002c56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	f003 0301 	and.w	r3, r3, #1
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00c      	beq.n	8002b8c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d007      	beq.n	8002b8c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f06f 0201 	mvn.w	r2, #1
 8002b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f7fd fdf2 	bl	8000770 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d104      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00c      	beq.n	8002bba <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d007      	beq.n	8002bba <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002bb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f000 f913 	bl	8002de0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00c      	beq.n	8002bde <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d007      	beq.n	8002bde <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002bd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 f90b 	bl	8002df4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00c      	beq.n	8002c02 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d007      	beq.n	8002c02 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	f000 f834 	bl	8002c6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	f003 0320 	and.w	r3, r3, #32
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00c      	beq.n	8002c26 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f003 0320 	and.w	r3, r3, #32
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d007      	beq.n	8002c26 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f06f 0220 	mvn.w	r2, #32
 8002c1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 f8d3 	bl	8002dcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c26:	bf00      	nop
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b083      	sub	sp, #12
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr

08002c56 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c56:	b480      	push	{r7}
 8002c58:	b083      	sub	sp, #12
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
	...

08002c80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4a46      	ldr	r2, [pc, #280]	@ (8002dac <TIM_Base_SetConfig+0x12c>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d013      	beq.n	8002cc0 <TIM_Base_SetConfig+0x40>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c9e:	d00f      	beq.n	8002cc0 <TIM_Base_SetConfig+0x40>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a43      	ldr	r2, [pc, #268]	@ (8002db0 <TIM_Base_SetConfig+0x130>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d00b      	beq.n	8002cc0 <TIM_Base_SetConfig+0x40>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a42      	ldr	r2, [pc, #264]	@ (8002db4 <TIM_Base_SetConfig+0x134>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d007      	beq.n	8002cc0 <TIM_Base_SetConfig+0x40>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a41      	ldr	r2, [pc, #260]	@ (8002db8 <TIM_Base_SetConfig+0x138>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d003      	beq.n	8002cc0 <TIM_Base_SetConfig+0x40>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a40      	ldr	r2, [pc, #256]	@ (8002dbc <TIM_Base_SetConfig+0x13c>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d108      	bne.n	8002cd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a35      	ldr	r2, [pc, #212]	@ (8002dac <TIM_Base_SetConfig+0x12c>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d01f      	beq.n	8002d1a <TIM_Base_SetConfig+0x9a>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ce0:	d01b      	beq.n	8002d1a <TIM_Base_SetConfig+0x9a>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a32      	ldr	r2, [pc, #200]	@ (8002db0 <TIM_Base_SetConfig+0x130>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d017      	beq.n	8002d1a <TIM_Base_SetConfig+0x9a>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a31      	ldr	r2, [pc, #196]	@ (8002db4 <TIM_Base_SetConfig+0x134>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d013      	beq.n	8002d1a <TIM_Base_SetConfig+0x9a>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a30      	ldr	r2, [pc, #192]	@ (8002db8 <TIM_Base_SetConfig+0x138>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d00f      	beq.n	8002d1a <TIM_Base_SetConfig+0x9a>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a2f      	ldr	r2, [pc, #188]	@ (8002dbc <TIM_Base_SetConfig+0x13c>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d00b      	beq.n	8002d1a <TIM_Base_SetConfig+0x9a>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a2e      	ldr	r2, [pc, #184]	@ (8002dc0 <TIM_Base_SetConfig+0x140>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d007      	beq.n	8002d1a <TIM_Base_SetConfig+0x9a>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a2d      	ldr	r2, [pc, #180]	@ (8002dc4 <TIM_Base_SetConfig+0x144>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d003      	beq.n	8002d1a <TIM_Base_SetConfig+0x9a>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a2c      	ldr	r2, [pc, #176]	@ (8002dc8 <TIM_Base_SetConfig+0x148>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d108      	bne.n	8002d2c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	68fa      	ldr	r2, [r7, #12]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	68fa      	ldr	r2, [r7, #12]
 8002d3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	689a      	ldr	r2, [r3, #8]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a16      	ldr	r2, [pc, #88]	@ (8002dac <TIM_Base_SetConfig+0x12c>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d00f      	beq.n	8002d78 <TIM_Base_SetConfig+0xf8>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4a18      	ldr	r2, [pc, #96]	@ (8002dbc <TIM_Base_SetConfig+0x13c>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d00b      	beq.n	8002d78 <TIM_Base_SetConfig+0xf8>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a17      	ldr	r2, [pc, #92]	@ (8002dc0 <TIM_Base_SetConfig+0x140>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d007      	beq.n	8002d78 <TIM_Base_SetConfig+0xf8>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	4a16      	ldr	r2, [pc, #88]	@ (8002dc4 <TIM_Base_SetConfig+0x144>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d003      	beq.n	8002d78 <TIM_Base_SetConfig+0xf8>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a15      	ldr	r2, [pc, #84]	@ (8002dc8 <TIM_Base_SetConfig+0x148>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d103      	bne.n	8002d80 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	691a      	ldr	r2, [r3, #16]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d105      	bne.n	8002d9e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	f023 0201 	bic.w	r2, r3, #1
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	611a      	str	r2, [r3, #16]
  }
}
 8002d9e:	bf00      	nop
 8002da0:	3714      	adds	r7, #20
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	40012c00 	.word	0x40012c00
 8002db0:	40000400 	.word	0x40000400
 8002db4:	40000800 	.word	0x40000800
 8002db8:	40000c00 	.word	0x40000c00
 8002dbc:	40013400 	.word	0x40013400
 8002dc0:	40014000 	.word	0x40014000
 8002dc4:	40014400 	.word	0x40014400
 8002dc8:	40014800 	.word	0x40014800

08002dcc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e040      	b.n	8002e9c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d106      	bne.n	8002e30 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f7fd fce0 	bl	80007f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2224      	movs	r2, #36	@ 0x24
 8002e34:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f022 0201 	bic.w	r2, r2, #1
 8002e44:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d002      	beq.n	8002e54 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f000 fae0 	bl	8003414 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f000 f825 	bl	8002ea4 <UART_SetConfig>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d101      	bne.n	8002e64 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e01b      	b.n	8002e9c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689a      	ldr	r2, [r3, #8]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f042 0201 	orr.w	r2, r2, #1
 8002e92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f000 fb5f 	bl	8003558 <UART_CheckIdleState>
 8002e9a:	4603      	mov	r3, r0
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3708      	adds	r7, #8
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ea4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ea8:	b08a      	sub	sp, #40	@ 0x28
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	689a      	ldr	r2, [r3, #8]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	695b      	ldr	r3, [r3, #20]
 8002ec2:	431a      	orrs	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	69db      	ldr	r3, [r3, #28]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	4ba4      	ldr	r3, [pc, #656]	@ (8003164 <UART_SetConfig+0x2c0>)
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	6812      	ldr	r2, [r2, #0]
 8002eda:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002edc:	430b      	orrs	r3, r1
 8002ede:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	68da      	ldr	r2, [r3, #12]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	699b      	ldr	r3, [r3, #24]
 8002efa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a99      	ldr	r2, [pc, #612]	@ (8003168 <UART_SetConfig+0x2c4>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d004      	beq.n	8002f10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6a1b      	ldr	r3, [r3, #32]
 8002f0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f20:	430a      	orrs	r2, r1
 8002f22:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a90      	ldr	r2, [pc, #576]	@ (800316c <UART_SetConfig+0x2c8>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d126      	bne.n	8002f7c <UART_SetConfig+0xd8>
 8002f2e:	4b90      	ldr	r3, [pc, #576]	@ (8003170 <UART_SetConfig+0x2cc>)
 8002f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f34:	f003 0303 	and.w	r3, r3, #3
 8002f38:	2b03      	cmp	r3, #3
 8002f3a:	d81b      	bhi.n	8002f74 <UART_SetConfig+0xd0>
 8002f3c:	a201      	add	r2, pc, #4	@ (adr r2, 8002f44 <UART_SetConfig+0xa0>)
 8002f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f42:	bf00      	nop
 8002f44:	08002f55 	.word	0x08002f55
 8002f48:	08002f65 	.word	0x08002f65
 8002f4c:	08002f5d 	.word	0x08002f5d
 8002f50:	08002f6d 	.word	0x08002f6d
 8002f54:	2301      	movs	r3, #1
 8002f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f5a:	e116      	b.n	800318a <UART_SetConfig+0x2e6>
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f62:	e112      	b.n	800318a <UART_SetConfig+0x2e6>
 8002f64:	2304      	movs	r3, #4
 8002f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f6a:	e10e      	b.n	800318a <UART_SetConfig+0x2e6>
 8002f6c:	2308      	movs	r3, #8
 8002f6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f72:	e10a      	b.n	800318a <UART_SetConfig+0x2e6>
 8002f74:	2310      	movs	r3, #16
 8002f76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f7a:	e106      	b.n	800318a <UART_SetConfig+0x2e6>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a7c      	ldr	r2, [pc, #496]	@ (8003174 <UART_SetConfig+0x2d0>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d138      	bne.n	8002ff8 <UART_SetConfig+0x154>
 8002f86:	4b7a      	ldr	r3, [pc, #488]	@ (8003170 <UART_SetConfig+0x2cc>)
 8002f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f8c:	f003 030c 	and.w	r3, r3, #12
 8002f90:	2b0c      	cmp	r3, #12
 8002f92:	d82d      	bhi.n	8002ff0 <UART_SetConfig+0x14c>
 8002f94:	a201      	add	r2, pc, #4	@ (adr r2, 8002f9c <UART_SetConfig+0xf8>)
 8002f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f9a:	bf00      	nop
 8002f9c:	08002fd1 	.word	0x08002fd1
 8002fa0:	08002ff1 	.word	0x08002ff1
 8002fa4:	08002ff1 	.word	0x08002ff1
 8002fa8:	08002ff1 	.word	0x08002ff1
 8002fac:	08002fe1 	.word	0x08002fe1
 8002fb0:	08002ff1 	.word	0x08002ff1
 8002fb4:	08002ff1 	.word	0x08002ff1
 8002fb8:	08002ff1 	.word	0x08002ff1
 8002fbc:	08002fd9 	.word	0x08002fd9
 8002fc0:	08002ff1 	.word	0x08002ff1
 8002fc4:	08002ff1 	.word	0x08002ff1
 8002fc8:	08002ff1 	.word	0x08002ff1
 8002fcc:	08002fe9 	.word	0x08002fe9
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fd6:	e0d8      	b.n	800318a <UART_SetConfig+0x2e6>
 8002fd8:	2302      	movs	r3, #2
 8002fda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fde:	e0d4      	b.n	800318a <UART_SetConfig+0x2e6>
 8002fe0:	2304      	movs	r3, #4
 8002fe2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fe6:	e0d0      	b.n	800318a <UART_SetConfig+0x2e6>
 8002fe8:	2308      	movs	r3, #8
 8002fea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002fee:	e0cc      	b.n	800318a <UART_SetConfig+0x2e6>
 8002ff0:	2310      	movs	r3, #16
 8002ff2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ff6:	e0c8      	b.n	800318a <UART_SetConfig+0x2e6>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a5e      	ldr	r2, [pc, #376]	@ (8003178 <UART_SetConfig+0x2d4>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d125      	bne.n	800304e <UART_SetConfig+0x1aa>
 8003002:	4b5b      	ldr	r3, [pc, #364]	@ (8003170 <UART_SetConfig+0x2cc>)
 8003004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003008:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800300c:	2b30      	cmp	r3, #48	@ 0x30
 800300e:	d016      	beq.n	800303e <UART_SetConfig+0x19a>
 8003010:	2b30      	cmp	r3, #48	@ 0x30
 8003012:	d818      	bhi.n	8003046 <UART_SetConfig+0x1a2>
 8003014:	2b20      	cmp	r3, #32
 8003016:	d00a      	beq.n	800302e <UART_SetConfig+0x18a>
 8003018:	2b20      	cmp	r3, #32
 800301a:	d814      	bhi.n	8003046 <UART_SetConfig+0x1a2>
 800301c:	2b00      	cmp	r3, #0
 800301e:	d002      	beq.n	8003026 <UART_SetConfig+0x182>
 8003020:	2b10      	cmp	r3, #16
 8003022:	d008      	beq.n	8003036 <UART_SetConfig+0x192>
 8003024:	e00f      	b.n	8003046 <UART_SetConfig+0x1a2>
 8003026:	2300      	movs	r3, #0
 8003028:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800302c:	e0ad      	b.n	800318a <UART_SetConfig+0x2e6>
 800302e:	2302      	movs	r3, #2
 8003030:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003034:	e0a9      	b.n	800318a <UART_SetConfig+0x2e6>
 8003036:	2304      	movs	r3, #4
 8003038:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800303c:	e0a5      	b.n	800318a <UART_SetConfig+0x2e6>
 800303e:	2308      	movs	r3, #8
 8003040:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003044:	e0a1      	b.n	800318a <UART_SetConfig+0x2e6>
 8003046:	2310      	movs	r3, #16
 8003048:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800304c:	e09d      	b.n	800318a <UART_SetConfig+0x2e6>
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a4a      	ldr	r2, [pc, #296]	@ (800317c <UART_SetConfig+0x2d8>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d125      	bne.n	80030a4 <UART_SetConfig+0x200>
 8003058:	4b45      	ldr	r3, [pc, #276]	@ (8003170 <UART_SetConfig+0x2cc>)
 800305a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800305e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003062:	2bc0      	cmp	r3, #192	@ 0xc0
 8003064:	d016      	beq.n	8003094 <UART_SetConfig+0x1f0>
 8003066:	2bc0      	cmp	r3, #192	@ 0xc0
 8003068:	d818      	bhi.n	800309c <UART_SetConfig+0x1f8>
 800306a:	2b80      	cmp	r3, #128	@ 0x80
 800306c:	d00a      	beq.n	8003084 <UART_SetConfig+0x1e0>
 800306e:	2b80      	cmp	r3, #128	@ 0x80
 8003070:	d814      	bhi.n	800309c <UART_SetConfig+0x1f8>
 8003072:	2b00      	cmp	r3, #0
 8003074:	d002      	beq.n	800307c <UART_SetConfig+0x1d8>
 8003076:	2b40      	cmp	r3, #64	@ 0x40
 8003078:	d008      	beq.n	800308c <UART_SetConfig+0x1e8>
 800307a:	e00f      	b.n	800309c <UART_SetConfig+0x1f8>
 800307c:	2300      	movs	r3, #0
 800307e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003082:	e082      	b.n	800318a <UART_SetConfig+0x2e6>
 8003084:	2302      	movs	r3, #2
 8003086:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800308a:	e07e      	b.n	800318a <UART_SetConfig+0x2e6>
 800308c:	2304      	movs	r3, #4
 800308e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003092:	e07a      	b.n	800318a <UART_SetConfig+0x2e6>
 8003094:	2308      	movs	r3, #8
 8003096:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800309a:	e076      	b.n	800318a <UART_SetConfig+0x2e6>
 800309c:	2310      	movs	r3, #16
 800309e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030a2:	e072      	b.n	800318a <UART_SetConfig+0x2e6>
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a35      	ldr	r2, [pc, #212]	@ (8003180 <UART_SetConfig+0x2dc>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d12a      	bne.n	8003104 <UART_SetConfig+0x260>
 80030ae:	4b30      	ldr	r3, [pc, #192]	@ (8003170 <UART_SetConfig+0x2cc>)
 80030b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80030bc:	d01a      	beq.n	80030f4 <UART_SetConfig+0x250>
 80030be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80030c2:	d81b      	bhi.n	80030fc <UART_SetConfig+0x258>
 80030c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030c8:	d00c      	beq.n	80030e4 <UART_SetConfig+0x240>
 80030ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030ce:	d815      	bhi.n	80030fc <UART_SetConfig+0x258>
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d003      	beq.n	80030dc <UART_SetConfig+0x238>
 80030d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030d8:	d008      	beq.n	80030ec <UART_SetConfig+0x248>
 80030da:	e00f      	b.n	80030fc <UART_SetConfig+0x258>
 80030dc:	2300      	movs	r3, #0
 80030de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030e2:	e052      	b.n	800318a <UART_SetConfig+0x2e6>
 80030e4:	2302      	movs	r3, #2
 80030e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030ea:	e04e      	b.n	800318a <UART_SetConfig+0x2e6>
 80030ec:	2304      	movs	r3, #4
 80030ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030f2:	e04a      	b.n	800318a <UART_SetConfig+0x2e6>
 80030f4:	2308      	movs	r3, #8
 80030f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030fa:	e046      	b.n	800318a <UART_SetConfig+0x2e6>
 80030fc:	2310      	movs	r3, #16
 80030fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003102:	e042      	b.n	800318a <UART_SetConfig+0x2e6>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a17      	ldr	r2, [pc, #92]	@ (8003168 <UART_SetConfig+0x2c4>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d13a      	bne.n	8003184 <UART_SetConfig+0x2e0>
 800310e:	4b18      	ldr	r3, [pc, #96]	@ (8003170 <UART_SetConfig+0x2cc>)
 8003110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003114:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003118:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800311c:	d01a      	beq.n	8003154 <UART_SetConfig+0x2b0>
 800311e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003122:	d81b      	bhi.n	800315c <UART_SetConfig+0x2b8>
 8003124:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003128:	d00c      	beq.n	8003144 <UART_SetConfig+0x2a0>
 800312a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800312e:	d815      	bhi.n	800315c <UART_SetConfig+0x2b8>
 8003130:	2b00      	cmp	r3, #0
 8003132:	d003      	beq.n	800313c <UART_SetConfig+0x298>
 8003134:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003138:	d008      	beq.n	800314c <UART_SetConfig+0x2a8>
 800313a:	e00f      	b.n	800315c <UART_SetConfig+0x2b8>
 800313c:	2300      	movs	r3, #0
 800313e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003142:	e022      	b.n	800318a <UART_SetConfig+0x2e6>
 8003144:	2302      	movs	r3, #2
 8003146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800314a:	e01e      	b.n	800318a <UART_SetConfig+0x2e6>
 800314c:	2304      	movs	r3, #4
 800314e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003152:	e01a      	b.n	800318a <UART_SetConfig+0x2e6>
 8003154:	2308      	movs	r3, #8
 8003156:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800315a:	e016      	b.n	800318a <UART_SetConfig+0x2e6>
 800315c:	2310      	movs	r3, #16
 800315e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003162:	e012      	b.n	800318a <UART_SetConfig+0x2e6>
 8003164:	efff69f3 	.word	0xefff69f3
 8003168:	40008000 	.word	0x40008000
 800316c:	40013800 	.word	0x40013800
 8003170:	40021000 	.word	0x40021000
 8003174:	40004400 	.word	0x40004400
 8003178:	40004800 	.word	0x40004800
 800317c:	40004c00 	.word	0x40004c00
 8003180:	40005000 	.word	0x40005000
 8003184:	2310      	movs	r3, #16
 8003186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a9f      	ldr	r2, [pc, #636]	@ (800340c <UART_SetConfig+0x568>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d17a      	bne.n	800328a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003194:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003198:	2b08      	cmp	r3, #8
 800319a:	d824      	bhi.n	80031e6 <UART_SetConfig+0x342>
 800319c:	a201      	add	r2, pc, #4	@ (adr r2, 80031a4 <UART_SetConfig+0x300>)
 800319e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a2:	bf00      	nop
 80031a4:	080031c9 	.word	0x080031c9
 80031a8:	080031e7 	.word	0x080031e7
 80031ac:	080031d1 	.word	0x080031d1
 80031b0:	080031e7 	.word	0x080031e7
 80031b4:	080031d7 	.word	0x080031d7
 80031b8:	080031e7 	.word	0x080031e7
 80031bc:	080031e7 	.word	0x080031e7
 80031c0:	080031e7 	.word	0x080031e7
 80031c4:	080031df 	.word	0x080031df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031c8:	f7fe fdde 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 80031cc:	61f8      	str	r0, [r7, #28]
        break;
 80031ce:	e010      	b.n	80031f2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031d0:	4b8f      	ldr	r3, [pc, #572]	@ (8003410 <UART_SetConfig+0x56c>)
 80031d2:	61fb      	str	r3, [r7, #28]
        break;
 80031d4:	e00d      	b.n	80031f2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031d6:	f7fe fd3f 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 80031da:	61f8      	str	r0, [r7, #28]
        break;
 80031dc:	e009      	b.n	80031f2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031e2:	61fb      	str	r3, [r7, #28]
        break;
 80031e4:	e005      	b.n	80031f2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80031f0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f000 80fb 	beq.w	80033f0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	4613      	mov	r3, r2
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	4413      	add	r3, r2
 8003204:	69fa      	ldr	r2, [r7, #28]
 8003206:	429a      	cmp	r2, r3
 8003208:	d305      	bcc.n	8003216 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003210:	69fa      	ldr	r2, [r7, #28]
 8003212:	429a      	cmp	r2, r3
 8003214:	d903      	bls.n	800321e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800321c:	e0e8      	b.n	80033f0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	2200      	movs	r2, #0
 8003222:	461c      	mov	r4, r3
 8003224:	4615      	mov	r5, r2
 8003226:	f04f 0200 	mov.w	r2, #0
 800322a:	f04f 0300 	mov.w	r3, #0
 800322e:	022b      	lsls	r3, r5, #8
 8003230:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003234:	0222      	lsls	r2, r4, #8
 8003236:	68f9      	ldr	r1, [r7, #12]
 8003238:	6849      	ldr	r1, [r1, #4]
 800323a:	0849      	lsrs	r1, r1, #1
 800323c:	2000      	movs	r0, #0
 800323e:	4688      	mov	r8, r1
 8003240:	4681      	mov	r9, r0
 8003242:	eb12 0a08 	adds.w	sl, r2, r8
 8003246:	eb43 0b09 	adc.w	fp, r3, r9
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	603b      	str	r3, [r7, #0]
 8003252:	607a      	str	r2, [r7, #4]
 8003254:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003258:	4650      	mov	r0, sl
 800325a:	4659      	mov	r1, fp
 800325c:	f7fc ffb8 	bl	80001d0 <__aeabi_uldivmod>
 8003260:	4602      	mov	r2, r0
 8003262:	460b      	mov	r3, r1
 8003264:	4613      	mov	r3, r2
 8003266:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800326e:	d308      	bcc.n	8003282 <UART_SetConfig+0x3de>
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003276:	d204      	bcs.n	8003282 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	60da      	str	r2, [r3, #12]
 8003280:	e0b6      	b.n	80033f0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003288:	e0b2      	b.n	80033f0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003292:	d15e      	bne.n	8003352 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003294:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003298:	2b08      	cmp	r3, #8
 800329a:	d828      	bhi.n	80032ee <UART_SetConfig+0x44a>
 800329c:	a201      	add	r2, pc, #4	@ (adr r2, 80032a4 <UART_SetConfig+0x400>)
 800329e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a2:	bf00      	nop
 80032a4:	080032c9 	.word	0x080032c9
 80032a8:	080032d1 	.word	0x080032d1
 80032ac:	080032d9 	.word	0x080032d9
 80032b0:	080032ef 	.word	0x080032ef
 80032b4:	080032df 	.word	0x080032df
 80032b8:	080032ef 	.word	0x080032ef
 80032bc:	080032ef 	.word	0x080032ef
 80032c0:	080032ef 	.word	0x080032ef
 80032c4:	080032e7 	.word	0x080032e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032c8:	f7fe fd5e 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 80032cc:	61f8      	str	r0, [r7, #28]
        break;
 80032ce:	e014      	b.n	80032fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032d0:	f7fe fd70 	bl	8001db4 <HAL_RCC_GetPCLK2Freq>
 80032d4:	61f8      	str	r0, [r7, #28]
        break;
 80032d6:	e010      	b.n	80032fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032d8:	4b4d      	ldr	r3, [pc, #308]	@ (8003410 <UART_SetConfig+0x56c>)
 80032da:	61fb      	str	r3, [r7, #28]
        break;
 80032dc:	e00d      	b.n	80032fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032de:	f7fe fcbb 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 80032e2:	61f8      	str	r0, [r7, #28]
        break;
 80032e4:	e009      	b.n	80032fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032ea:	61fb      	str	r3, [r7, #28]
        break;
 80032ec:	e005      	b.n	80032fa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80032f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d077      	beq.n	80033f0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	005a      	lsls	r2, r3, #1
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	085b      	lsrs	r3, r3, #1
 800330a:	441a      	add	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	fbb2 f3f3 	udiv	r3, r2, r3
 8003314:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	2b0f      	cmp	r3, #15
 800331a:	d916      	bls.n	800334a <UART_SetConfig+0x4a6>
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003322:	d212      	bcs.n	800334a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	b29b      	uxth	r3, r3
 8003328:	f023 030f 	bic.w	r3, r3, #15
 800332c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	085b      	lsrs	r3, r3, #1
 8003332:	b29b      	uxth	r3, r3
 8003334:	f003 0307 	and.w	r3, r3, #7
 8003338:	b29a      	uxth	r2, r3
 800333a:	8afb      	ldrh	r3, [r7, #22]
 800333c:	4313      	orrs	r3, r2
 800333e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	8afa      	ldrh	r2, [r7, #22]
 8003346:	60da      	str	r2, [r3, #12]
 8003348:	e052      	b.n	80033f0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003350:	e04e      	b.n	80033f0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003352:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003356:	2b08      	cmp	r3, #8
 8003358:	d827      	bhi.n	80033aa <UART_SetConfig+0x506>
 800335a:	a201      	add	r2, pc, #4	@ (adr r2, 8003360 <UART_SetConfig+0x4bc>)
 800335c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003360:	08003385 	.word	0x08003385
 8003364:	0800338d 	.word	0x0800338d
 8003368:	08003395 	.word	0x08003395
 800336c:	080033ab 	.word	0x080033ab
 8003370:	0800339b 	.word	0x0800339b
 8003374:	080033ab 	.word	0x080033ab
 8003378:	080033ab 	.word	0x080033ab
 800337c:	080033ab 	.word	0x080033ab
 8003380:	080033a3 	.word	0x080033a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003384:	f7fe fd00 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 8003388:	61f8      	str	r0, [r7, #28]
        break;
 800338a:	e014      	b.n	80033b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800338c:	f7fe fd12 	bl	8001db4 <HAL_RCC_GetPCLK2Freq>
 8003390:	61f8      	str	r0, [r7, #28]
        break;
 8003392:	e010      	b.n	80033b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003394:	4b1e      	ldr	r3, [pc, #120]	@ (8003410 <UART_SetConfig+0x56c>)
 8003396:	61fb      	str	r3, [r7, #28]
        break;
 8003398:	e00d      	b.n	80033b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800339a:	f7fe fc5d 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 800339e:	61f8      	str	r0, [r7, #28]
        break;
 80033a0:	e009      	b.n	80033b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033a6:	61fb      	str	r3, [r7, #28]
        break;
 80033a8:	e005      	b.n	80033b6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80033aa:	2300      	movs	r3, #0
 80033ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80033b4:	bf00      	nop
    }

    if (pclk != 0U)
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d019      	beq.n	80033f0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	085a      	lsrs	r2, r3, #1
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	441a      	add	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ce:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	2b0f      	cmp	r3, #15
 80033d4:	d909      	bls.n	80033ea <UART_SetConfig+0x546>
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033dc:	d205      	bcs.n	80033ea <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	60da      	str	r2, [r3, #12]
 80033e8:	e002      	b.n	80033f0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80033fc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003400:	4618      	mov	r0, r3
 8003402:	3728      	adds	r7, #40	@ 0x28
 8003404:	46bd      	mov	sp, r7
 8003406:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800340a:	bf00      	nop
 800340c:	40008000 	.word	0x40008000
 8003410:	00f42400 	.word	0x00f42400

08003414 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003420:	f003 0308 	and.w	r3, r3, #8
 8003424:	2b00      	cmp	r3, #0
 8003426:	d00a      	beq.n	800343e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	430a      	orrs	r2, r1
 800343c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	2b00      	cmp	r3, #0
 8003448:	d00a      	beq.n	8003460 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	430a      	orrs	r2, r1
 800345e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d00a      	beq.n	8003482 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	430a      	orrs	r2, r1
 8003480:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003486:	f003 0304 	and.w	r3, r3, #4
 800348a:	2b00      	cmp	r3, #0
 800348c:	d00a      	beq.n	80034a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	430a      	orrs	r2, r1
 80034a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a8:	f003 0310 	and.w	r3, r3, #16
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d00a      	beq.n	80034c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	430a      	orrs	r2, r1
 80034c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ca:	f003 0320 	and.w	r3, r3, #32
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00a      	beq.n	80034e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	430a      	orrs	r2, r1
 80034e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d01a      	beq.n	800352a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	430a      	orrs	r2, r1
 8003508:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003512:	d10a      	bne.n	800352a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	430a      	orrs	r2, r1
 8003528:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00a      	beq.n	800354c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	430a      	orrs	r2, r1
 800354a:	605a      	str	r2, [r3, #4]
  }
}
 800354c:	bf00      	nop
 800354e:	370c      	adds	r7, #12
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr

08003558 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b098      	sub	sp, #96	@ 0x60
 800355c:	af02      	add	r7, sp, #8
 800355e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003568:	f7fd fb86 	bl	8000c78 <HAL_GetTick>
 800356c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0308 	and.w	r3, r3, #8
 8003578:	2b08      	cmp	r3, #8
 800357a:	d12e      	bne.n	80035da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800357c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003584:	2200      	movs	r2, #0
 8003586:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 f88c 	bl	80036a8 <UART_WaitOnFlagUntilTimeout>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d021      	beq.n	80035da <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800359c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800359e:	e853 3f00 	ldrex	r3, [r3]
 80035a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80035a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	461a      	mov	r2, r3
 80035b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80035b6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80035ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035bc:	e841 2300 	strex	r3, r2, [r1]
 80035c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80035c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1e6      	bne.n	8003596 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2220      	movs	r2, #32
 80035cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e062      	b.n	80036a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0304 	and.w	r3, r3, #4
 80035e4:	2b04      	cmp	r3, #4
 80035e6:	d149      	bne.n	800367c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80035ec:	9300      	str	r3, [sp, #0]
 80035ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035f0:	2200      	movs	r2, #0
 80035f2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 f856 	bl	80036a8 <UART_WaitOnFlagUntilTimeout>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d03c      	beq.n	800367c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800360a:	e853 3f00 	ldrex	r3, [r3]
 800360e:	623b      	str	r3, [r7, #32]
   return(result);
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003616:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	461a      	mov	r2, r3
 800361e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003620:	633b      	str	r3, [r7, #48]	@ 0x30
 8003622:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003624:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003626:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003628:	e841 2300 	strex	r3, r2, [r1]
 800362c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800362e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1e6      	bne.n	8003602 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	3308      	adds	r3, #8
 800363a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	e853 3f00 	ldrex	r3, [r3]
 8003642:	60fb      	str	r3, [r7, #12]
   return(result);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f023 0301 	bic.w	r3, r3, #1
 800364a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	3308      	adds	r3, #8
 8003652:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003654:	61fa      	str	r2, [r7, #28]
 8003656:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003658:	69b9      	ldr	r1, [r7, #24]
 800365a:	69fa      	ldr	r2, [r7, #28]
 800365c:	e841 2300 	strex	r3, r2, [r1]
 8003660:	617b      	str	r3, [r7, #20]
   return(result);
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1e5      	bne.n	8003634 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2220      	movs	r2, #32
 800366c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e011      	b.n	80036a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2220      	movs	r2, #32
 8003680:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2220      	movs	r2, #32
 8003686:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3758      	adds	r7, #88	@ 0x58
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	603b      	str	r3, [r7, #0]
 80036b4:	4613      	mov	r3, r2
 80036b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036b8:	e04f      	b.n	800375a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c0:	d04b      	beq.n	800375a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036c2:	f7fd fad9 	bl	8000c78 <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d302      	bcc.n	80036d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d101      	bne.n	80036dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	e04e      	b.n	800377a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0304 	and.w	r3, r3, #4
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d037      	beq.n	800375a <UART_WaitOnFlagUntilTimeout+0xb2>
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	2b80      	cmp	r3, #128	@ 0x80
 80036ee:	d034      	beq.n	800375a <UART_WaitOnFlagUntilTimeout+0xb2>
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	2b40      	cmp	r3, #64	@ 0x40
 80036f4:	d031      	beq.n	800375a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	69db      	ldr	r3, [r3, #28]
 80036fc:	f003 0308 	and.w	r3, r3, #8
 8003700:	2b08      	cmp	r3, #8
 8003702:	d110      	bne.n	8003726 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	2208      	movs	r2, #8
 800370a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	f000 f838 	bl	8003782 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2208      	movs	r2, #8
 8003716:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e029      	b.n	800377a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	69db      	ldr	r3, [r3, #28]
 800372c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003730:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003734:	d111      	bne.n	800375a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800373e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f000 f81e 	bl	8003782 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2220      	movs	r2, #32
 800374a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e00f      	b.n	800377a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	69da      	ldr	r2, [r3, #28]
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	4013      	ands	r3, r2
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	429a      	cmp	r2, r3
 8003768:	bf0c      	ite	eq
 800376a:	2301      	moveq	r3, #1
 800376c:	2300      	movne	r3, #0
 800376e:	b2db      	uxtb	r3, r3
 8003770:	461a      	mov	r2, r3
 8003772:	79fb      	ldrb	r3, [r7, #7]
 8003774:	429a      	cmp	r2, r3
 8003776:	d0a0      	beq.n	80036ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003782:	b480      	push	{r7}
 8003784:	b095      	sub	sp, #84	@ 0x54
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003792:	e853 3f00 	ldrex	r3, [r3]
 8003796:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800379e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	461a      	mov	r2, r3
 80037a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80037a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80037aa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80037ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80037b0:	e841 2300 	strex	r3, r2, [r1]
 80037b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80037b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d1e6      	bne.n	800378a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	3308      	adds	r3, #8
 80037c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c4:	6a3b      	ldr	r3, [r7, #32]
 80037c6:	e853 3f00 	ldrex	r3, [r3]
 80037ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	f023 0301 	bic.w	r3, r3, #1
 80037d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	3308      	adds	r3, #8
 80037da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80037dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037e4:	e841 2300 	strex	r3, r2, [r1]
 80037e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80037ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1e5      	bne.n	80037bc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d118      	bne.n	800382a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	e853 3f00 	ldrex	r3, [r3]
 8003804:	60bb      	str	r3, [r7, #8]
   return(result);
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	f023 0310 	bic.w	r3, r3, #16
 800380c:	647b      	str	r3, [r7, #68]	@ 0x44
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	461a      	mov	r2, r3
 8003814:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003816:	61bb      	str	r3, [r7, #24]
 8003818:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800381a:	6979      	ldr	r1, [r7, #20]
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	e841 2300 	strex	r3, r2, [r1]
 8003822:	613b      	str	r3, [r7, #16]
   return(result);
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1e6      	bne.n	80037f8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2220      	movs	r2, #32
 800382e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800383e:	bf00      	nop
 8003840:	3754      	adds	r7, #84	@ 0x54
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
	...

0800384c <__NVIC_SetPriority>:
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	4603      	mov	r3, r0
 8003854:	6039      	str	r1, [r7, #0]
 8003856:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800385c:	2b00      	cmp	r3, #0
 800385e:	db0a      	blt.n	8003876 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	b2da      	uxtb	r2, r3
 8003864:	490c      	ldr	r1, [pc, #48]	@ (8003898 <__NVIC_SetPriority+0x4c>)
 8003866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386a:	0112      	lsls	r2, r2, #4
 800386c:	b2d2      	uxtb	r2, r2
 800386e:	440b      	add	r3, r1
 8003870:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003874:	e00a      	b.n	800388c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	b2da      	uxtb	r2, r3
 800387a:	4908      	ldr	r1, [pc, #32]	@ (800389c <__NVIC_SetPriority+0x50>)
 800387c:	79fb      	ldrb	r3, [r7, #7]
 800387e:	f003 030f 	and.w	r3, r3, #15
 8003882:	3b04      	subs	r3, #4
 8003884:	0112      	lsls	r2, r2, #4
 8003886:	b2d2      	uxtb	r2, r2
 8003888:	440b      	add	r3, r1
 800388a:	761a      	strb	r2, [r3, #24]
}
 800388c:	bf00      	nop
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	e000e100 	.word	0xe000e100
 800389c:	e000ed00 	.word	0xe000ed00

080038a0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80038a0:	b580      	push	{r7, lr}
 80038a2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80038a4:	4b05      	ldr	r3, [pc, #20]	@ (80038bc <SysTick_Handler+0x1c>)
 80038a6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80038a8:	f002 f852 	bl	8005950 <xTaskGetSchedulerState>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d001      	beq.n	80038b6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80038b2:	f002 ff49 	bl	8006748 <xPortSysTickHandler>
  }
}
 80038b6:	bf00      	nop
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	e000e010 	.word	0xe000e010

080038c0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80038c0:	b580      	push	{r7, lr}
 80038c2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80038c4:	2100      	movs	r1, #0
 80038c6:	f06f 0004 	mvn.w	r0, #4
 80038ca:	f7ff ffbf 	bl	800384c <__NVIC_SetPriority>
#endif
}
 80038ce:	bf00      	nop
 80038d0:	bd80      	pop	{r7, pc}
	...

080038d4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80038da:	f3ef 8305 	mrs	r3, IPSR
 80038de:	603b      	str	r3, [r7, #0]
  return(result);
 80038e0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d003      	beq.n	80038ee <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80038e6:	f06f 0305 	mvn.w	r3, #5
 80038ea:	607b      	str	r3, [r7, #4]
 80038ec:	e00c      	b.n	8003908 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80038ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003918 <osKernelInitialize+0x44>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d105      	bne.n	8003902 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80038f6:	4b08      	ldr	r3, [pc, #32]	@ (8003918 <osKernelInitialize+0x44>)
 80038f8:	2201      	movs	r2, #1
 80038fa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80038fc:	2300      	movs	r3, #0
 80038fe:	607b      	str	r3, [r7, #4]
 8003900:	e002      	b.n	8003908 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003902:	f04f 33ff 	mov.w	r3, #4294967295
 8003906:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003908:	687b      	ldr	r3, [r7, #4]
}
 800390a:	4618      	mov	r0, r3
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	20000170 	.word	0x20000170

0800391c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003922:	f3ef 8305 	mrs	r3, IPSR
 8003926:	603b      	str	r3, [r7, #0]
  return(result);
 8003928:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800392a:	2b00      	cmp	r3, #0
 800392c:	d003      	beq.n	8003936 <osKernelStart+0x1a>
    stat = osErrorISR;
 800392e:	f06f 0305 	mvn.w	r3, #5
 8003932:	607b      	str	r3, [r7, #4]
 8003934:	e010      	b.n	8003958 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003936:	4b0b      	ldr	r3, [pc, #44]	@ (8003964 <osKernelStart+0x48>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2b01      	cmp	r3, #1
 800393c:	d109      	bne.n	8003952 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800393e:	f7ff ffbf 	bl	80038c0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003942:	4b08      	ldr	r3, [pc, #32]	@ (8003964 <osKernelStart+0x48>)
 8003944:	2202      	movs	r2, #2
 8003946:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003948:	f001 fba4 	bl	8005094 <vTaskStartScheduler>
      stat = osOK;
 800394c:	2300      	movs	r3, #0
 800394e:	607b      	str	r3, [r7, #4]
 8003950:	e002      	b.n	8003958 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003952:	f04f 33ff 	mov.w	r3, #4294967295
 8003956:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003958:	687b      	ldr	r3, [r7, #4]
}
 800395a:	4618      	mov	r0, r3
 800395c:	3708      	adds	r7, #8
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	20000170 	.word	0x20000170

08003968 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003968:	b580      	push	{r7, lr}
 800396a:	b08e      	sub	sp, #56	@ 0x38
 800396c:	af04      	add	r7, sp, #16
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003974:	2300      	movs	r3, #0
 8003976:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003978:	f3ef 8305 	mrs	r3, IPSR
 800397c:	617b      	str	r3, [r7, #20]
  return(result);
 800397e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003980:	2b00      	cmp	r3, #0
 8003982:	d17e      	bne.n	8003a82 <osThreadNew+0x11a>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d07b      	beq.n	8003a82 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800398a:	2380      	movs	r3, #128	@ 0x80
 800398c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800398e:	2318      	movs	r3, #24
 8003990:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003992:	2300      	movs	r3, #0
 8003994:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003996:	f04f 33ff 	mov.w	r3, #4294967295
 800399a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d045      	beq.n	8003a2e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d002      	beq.n	80039b0 <osThreadNew+0x48>
        name = attr->name;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d002      	beq.n	80039be <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	699b      	ldr	r3, [r3, #24]
 80039bc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d008      	beq.n	80039d6 <osThreadNew+0x6e>
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	2b38      	cmp	r3, #56	@ 0x38
 80039c8:	d805      	bhi.n	80039d6 <osThreadNew+0x6e>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <osThreadNew+0x72>
        return (NULL);
 80039d6:	2300      	movs	r3, #0
 80039d8:	e054      	b.n	8003a84 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d003      	beq.n	80039ea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	695b      	ldr	r3, [r3, #20]
 80039e6:	089b      	lsrs	r3, r3, #2
 80039e8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00e      	beq.n	8003a10 <osThreadNew+0xa8>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	2b5b      	cmp	r3, #91	@ 0x5b
 80039f8:	d90a      	bls.n	8003a10 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d006      	beq.n	8003a10 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d002      	beq.n	8003a10 <osThreadNew+0xa8>
        mem = 1;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	61bb      	str	r3, [r7, #24]
 8003a0e:	e010      	b.n	8003a32 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d10c      	bne.n	8003a32 <osThreadNew+0xca>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d108      	bne.n	8003a32 <osThreadNew+0xca>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d104      	bne.n	8003a32 <osThreadNew+0xca>
          mem = 0;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	61bb      	str	r3, [r7, #24]
 8003a2c:	e001      	b.n	8003a32 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003a32:	69bb      	ldr	r3, [r7, #24]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d110      	bne.n	8003a5a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a40:	9202      	str	r2, [sp, #8]
 8003a42:	9301      	str	r3, [sp, #4]
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	9300      	str	r3, [sp, #0]
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	6a3a      	ldr	r2, [r7, #32]
 8003a4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f001 f944 	bl	8004cdc <xTaskCreateStatic>
 8003a54:	4603      	mov	r3, r0
 8003a56:	613b      	str	r3, [r7, #16]
 8003a58:	e013      	b.n	8003a82 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d110      	bne.n	8003a82 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003a60:	6a3b      	ldr	r3, [r7, #32]
 8003a62:	b29a      	uxth	r2, r3
 8003a64:	f107 0310 	add.w	r3, r7, #16
 8003a68:	9301      	str	r3, [sp, #4]
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f001 f992 	bl	8004d9c <xTaskCreate>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d001      	beq.n	8003a82 <osThreadNew+0x11a>
            hTask = NULL;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003a82:	693b      	ldr	r3, [r7, #16]
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3728      	adds	r7, #40	@ 0x28
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b084      	sub	sp, #16
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a94:	f3ef 8305 	mrs	r3, IPSR
 8003a98:	60bb      	str	r3, [r7, #8]
  return(result);
 8003a9a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d003      	beq.n	8003aa8 <osDelay+0x1c>
    stat = osErrorISR;
 8003aa0:	f06f 0305 	mvn.w	r3, #5
 8003aa4:	60fb      	str	r3, [r7, #12]
 8003aa6:	e007      	b.n	8003ab8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d002      	beq.n	8003ab8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f001 fab8 	bl	8005028 <vTaskDelay>
    }
  }

  return (stat);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	b088      	sub	sp, #32
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8003aca:	2300      	movs	r3, #0
 8003acc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ace:	f3ef 8305 	mrs	r3, IPSR
 8003ad2:	60bb      	str	r3, [r7, #8]
  return(result);
 8003ad4:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d174      	bne.n	8003bc4 <osMutexNew+0x102>
    if (attr != NULL) {
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d003      	beq.n	8003ae8 <osMutexNew+0x26>
      type = attr->attr_bits;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	61bb      	str	r3, [r7, #24]
 8003ae6:	e001      	b.n	8003aec <osMutexNew+0x2a>
    } else {
      type = 0U;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d002      	beq.n	8003afc <osMutexNew+0x3a>
      rmtx = 1U;
 8003af6:	2301      	movs	r3, #1
 8003af8:	617b      	str	r3, [r7, #20]
 8003afa:	e001      	b.n	8003b00 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8003afc:	2300      	movs	r3, #0
 8003afe:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	f003 0308 	and.w	r3, r3, #8
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d15c      	bne.n	8003bc4 <osMutexNew+0x102>
      mem = -1;
 8003b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8003b0e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d015      	beq.n	8003b42 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d006      	beq.n	8003b2c <osMutexNew+0x6a>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	2b4f      	cmp	r3, #79	@ 0x4f
 8003b24:	d902      	bls.n	8003b2c <osMutexNew+0x6a>
          mem = 1;
 8003b26:	2301      	movs	r3, #1
 8003b28:	613b      	str	r3, [r7, #16]
 8003b2a:	e00c      	b.n	8003b46 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d108      	bne.n	8003b46 <osMutexNew+0x84>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d104      	bne.n	8003b46 <osMutexNew+0x84>
            mem = 0;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	613b      	str	r3, [r7, #16]
 8003b40:	e001      	b.n	8003b46 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8003b42:	2300      	movs	r3, #0
 8003b44:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d112      	bne.n	8003b72 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d007      	beq.n	8003b62 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	4619      	mov	r1, r3
 8003b58:	2004      	movs	r0, #4
 8003b5a:	f000 fb20 	bl	800419e <xQueueCreateMutexStatic>
 8003b5e:	61f8      	str	r0, [r7, #28]
 8003b60:	e016      	b.n	8003b90 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	4619      	mov	r1, r3
 8003b68:	2001      	movs	r0, #1
 8003b6a:	f000 fb18 	bl	800419e <xQueueCreateMutexStatic>
 8003b6e:	61f8      	str	r0, [r7, #28]
 8003b70:	e00e      	b.n	8003b90 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d10b      	bne.n	8003b90 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d004      	beq.n	8003b88 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8003b7e:	2004      	movs	r0, #4
 8003b80:	f000 faf5 	bl	800416e <xQueueCreateMutex>
 8003b84:	61f8      	str	r0, [r7, #28]
 8003b86:	e003      	b.n	8003b90 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8003b88:	2001      	movs	r0, #1
 8003b8a:	f000 faf0 	bl	800416e <xQueueCreateMutex>
 8003b8e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d00c      	beq.n	8003bb0 <osMutexNew+0xee>
        if (attr != NULL) {
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d003      	beq.n	8003ba4 <osMutexNew+0xe2>
          name = attr->name;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	e001      	b.n	8003ba8 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8003ba8:	68f9      	ldr	r1, [r7, #12]
 8003baa:	69f8      	ldr	r0, [r7, #28]
 8003bac:	f001 f838 	bl	8004c20 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d006      	beq.n	8003bc4 <osMutexNew+0x102>
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	f043 0301 	orr.w	r3, r3, #1
 8003bc2:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8003bc4:	69fb      	ldr	r3, [r7, #28]
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3720      	adds	r7, #32
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b086      	sub	sp, #24
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
 8003bd6:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f023 0301 	bic.w	r3, r3, #1
 8003bde:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8003be8:	2300      	movs	r3, #0
 8003bea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bec:	f3ef 8305 	mrs	r3, IPSR
 8003bf0:	60bb      	str	r3, [r7, #8]
  return(result);
 8003bf2:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d003      	beq.n	8003c00 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8003bf8:	f06f 0305 	mvn.w	r3, #5
 8003bfc:	617b      	str	r3, [r7, #20]
 8003bfe:	e02c      	b.n	8003c5a <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d103      	bne.n	8003c0e <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8003c06:	f06f 0303 	mvn.w	r3, #3
 8003c0a:	617b      	str	r3, [r7, #20]
 8003c0c:	e025      	b.n	8003c5a <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d011      	beq.n	8003c38 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8003c14:	6839      	ldr	r1, [r7, #0]
 8003c16:	6938      	ldr	r0, [r7, #16]
 8003c18:	f000 fb11 	bl	800423e <xQueueTakeMutexRecursive>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d01b      	beq.n	8003c5a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8003c28:	f06f 0301 	mvn.w	r3, #1
 8003c2c:	617b      	str	r3, [r7, #20]
 8003c2e:	e014      	b.n	8003c5a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8003c30:	f06f 0302 	mvn.w	r3, #2
 8003c34:	617b      	str	r3, [r7, #20]
 8003c36:	e010      	b.n	8003c5a <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8003c38:	6839      	ldr	r1, [r7, #0]
 8003c3a:	6938      	ldr	r0, [r7, #16]
 8003c3c:	f000 fdb8 	bl	80047b0 <xQueueSemaphoreTake>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d009      	beq.n	8003c5a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8003c4c:	f06f 0301 	mvn.w	r3, #1
 8003c50:	617b      	str	r3, [r7, #20]
 8003c52:	e002      	b.n	8003c5a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8003c54:	f06f 0302 	mvn.w	r3, #2
 8003c58:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8003c5a:	697b      	ldr	r3, [r7, #20]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3718      	adds	r7, #24
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b086      	sub	sp, #24
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f023 0301 	bic.w	r3, r3, #1
 8003c72:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c80:	f3ef 8305 	mrs	r3, IPSR
 8003c84:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c86:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d003      	beq.n	8003c94 <osMutexRelease+0x30>
    stat = osErrorISR;
 8003c8c:	f06f 0305 	mvn.w	r3, #5
 8003c90:	617b      	str	r3, [r7, #20]
 8003c92:	e01f      	b.n	8003cd4 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d103      	bne.n	8003ca2 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8003c9a:	f06f 0303 	mvn.w	r3, #3
 8003c9e:	617b      	str	r3, [r7, #20]
 8003ca0:	e018      	b.n	8003cd4 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d009      	beq.n	8003cbc <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8003ca8:	6938      	ldr	r0, [r7, #16]
 8003caa:	f000 fa93 	bl	80041d4 <xQueueGiveMutexRecursive>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d00f      	beq.n	8003cd4 <osMutexRelease+0x70>
        stat = osErrorResource;
 8003cb4:	f06f 0302 	mvn.w	r3, #2
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	e00b      	b.n	8003cd4 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	6938      	ldr	r0, [r7, #16]
 8003cc4:	f000 faf2 	bl	80042ac <xQueueGenericSend>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d002      	beq.n	8003cd4 <osMutexRelease+0x70>
        stat = osErrorResource;
 8003cce:	f06f 0302 	mvn.w	r3, #2
 8003cd2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8003cd4:	697b      	ldr	r3, [r7, #20]
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3718      	adds	r7, #24
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	4a07      	ldr	r2, [pc, #28]	@ (8003d0c <vApplicationGetIdleTaskMemory+0x2c>)
 8003cf0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	4a06      	ldr	r2, [pc, #24]	@ (8003d10 <vApplicationGetIdleTaskMemory+0x30>)
 8003cf6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2280      	movs	r2, #128	@ 0x80
 8003cfc:	601a      	str	r2, [r3, #0]
}
 8003cfe:	bf00      	nop
 8003d00:	3714      	adds	r7, #20
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	20000174 	.word	0x20000174
 8003d10:	200001d0 	.word	0x200001d0

08003d14 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003d14:	b480      	push	{r7}
 8003d16:	b085      	sub	sp, #20
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	4a07      	ldr	r2, [pc, #28]	@ (8003d40 <vApplicationGetTimerTaskMemory+0x2c>)
 8003d24:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	4a06      	ldr	r2, [pc, #24]	@ (8003d44 <vApplicationGetTimerTaskMemory+0x30>)
 8003d2a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d32:	601a      	str	r2, [r3, #0]
}
 8003d34:	bf00      	nop
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr
 8003d40:	200003d0 	.word	0x200003d0
 8003d44:	2000042c 	.word	0x2000042c

08003d48 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f103 0208 	add.w	r2, r3, #8
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d60:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f103 0208 	add.w	r2, r3, #8
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f103 0208 	add.w	r2, r3, #8
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003d7c:	bf00      	nop
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003d96:	bf00      	nop
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr

08003da2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003da2:	b480      	push	{r7}
 8003da4:	b085      	sub	sp, #20
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]
 8003daa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	68fa      	ldr	r2, [r7, #12]
 8003db6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	683a      	ldr	r2, [r7, #0]
 8003dc6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	687a      	ldr	r2, [r7, #4]
 8003dd2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	1c5a      	adds	r2, r3, #1
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	601a      	str	r2, [r3, #0]
}
 8003dde:	bf00      	nop
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr

08003dea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003dea:	b480      	push	{r7}
 8003dec:	b085      	sub	sp, #20
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
 8003df2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e00:	d103      	bne.n	8003e0a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	60fb      	str	r3, [r7, #12]
 8003e08:	e00c      	b.n	8003e24 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	3308      	adds	r3, #8
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	e002      	b.n	8003e18 <vListInsert+0x2e>
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	60fb      	str	r3, [r7, #12]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	68ba      	ldr	r2, [r7, #8]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d2f6      	bcs.n	8003e12 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	685a      	ldr	r2, [r3, #4]
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	683a      	ldr	r2, [r7, #0]
 8003e32:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	683a      	ldr	r2, [r7, #0]
 8003e3e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	1c5a      	adds	r2, r3, #1
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	601a      	str	r2, [r3, #0]
}
 8003e50:	bf00      	nop
 8003e52:	3714      	adds	r7, #20
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr

08003e5c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b085      	sub	sp, #20
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	691b      	ldr	r3, [r3, #16]
 8003e68:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6892      	ldr	r2, [r2, #8]
 8003e72:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	6852      	ldr	r2, [r2, #4]
 8003e7c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d103      	bne.n	8003e90 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689a      	ldr	r2, [r3, #8]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	1e5a      	subs	r2, r3, #1
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3714      	adds	r7, #20
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d10b      	bne.n	8003edc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ec8:	f383 8811 	msr	BASEPRI, r3
 8003ecc:	f3bf 8f6f 	isb	sy
 8003ed0:	f3bf 8f4f 	dsb	sy
 8003ed4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003ed6:	bf00      	nop
 8003ed8:	bf00      	nop
 8003eda:	e7fd      	b.n	8003ed8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003edc:	f002 fba4 	bl	8006628 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ee8:	68f9      	ldr	r1, [r7, #12]
 8003eea:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003eec:	fb01 f303 	mul.w	r3, r1, r3
 8003ef0:	441a      	add	r2, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	68f9      	ldr	r1, [r7, #12]
 8003f10:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003f12:	fb01 f303 	mul.w	r3, r1, r3
 8003f16:	441a      	add	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	22ff      	movs	r2, #255	@ 0xff
 8003f20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	22ff      	movs	r2, #255	@ 0xff
 8003f28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d114      	bne.n	8003f5c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d01a      	beq.n	8003f70 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	3310      	adds	r3, #16
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f001 fb36 	bl	80055b0 <xTaskRemoveFromEventList>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d012      	beq.n	8003f70 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f80 <xQueueGenericReset+0xd0>)
 8003f4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f50:	601a      	str	r2, [r3, #0]
 8003f52:	f3bf 8f4f 	dsb	sy
 8003f56:	f3bf 8f6f 	isb	sy
 8003f5a:	e009      	b.n	8003f70 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	3310      	adds	r3, #16
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7ff fef1 	bl	8003d48 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	3324      	adds	r3, #36	@ 0x24
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7ff feec 	bl	8003d48 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003f70:	f002 fb8c 	bl	800668c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003f74:	2301      	movs	r3, #1
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3710      	adds	r7, #16
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	e000ed04 	.word	0xe000ed04

08003f84 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b08e      	sub	sp, #56	@ 0x38
 8003f88:	af02      	add	r7, sp, #8
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
 8003f90:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d10b      	bne.n	8003fb0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f9c:	f383 8811 	msr	BASEPRI, r3
 8003fa0:	f3bf 8f6f 	isb	sy
 8003fa4:	f3bf 8f4f 	dsb	sy
 8003fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003faa:	bf00      	nop
 8003fac:	bf00      	nop
 8003fae:	e7fd      	b.n	8003fac <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d10b      	bne.n	8003fce <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fba:	f383 8811 	msr	BASEPRI, r3
 8003fbe:	f3bf 8f6f 	isb	sy
 8003fc2:	f3bf 8f4f 	dsb	sy
 8003fc6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003fc8:	bf00      	nop
 8003fca:	bf00      	nop
 8003fcc:	e7fd      	b.n	8003fca <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d002      	beq.n	8003fda <xQueueGenericCreateStatic+0x56>
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d001      	beq.n	8003fde <xQueueGenericCreateStatic+0x5a>
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e000      	b.n	8003fe0 <xQueueGenericCreateStatic+0x5c>
 8003fde:	2300      	movs	r3, #0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d10b      	bne.n	8003ffc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fe8:	f383 8811 	msr	BASEPRI, r3
 8003fec:	f3bf 8f6f 	isb	sy
 8003ff0:	f3bf 8f4f 	dsb	sy
 8003ff4:	623b      	str	r3, [r7, #32]
}
 8003ff6:	bf00      	nop
 8003ff8:	bf00      	nop
 8003ffa:	e7fd      	b.n	8003ff8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d102      	bne.n	8004008 <xQueueGenericCreateStatic+0x84>
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <xQueueGenericCreateStatic+0x88>
 8004008:	2301      	movs	r3, #1
 800400a:	e000      	b.n	800400e <xQueueGenericCreateStatic+0x8a>
 800400c:	2300      	movs	r3, #0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10b      	bne.n	800402a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004016:	f383 8811 	msr	BASEPRI, r3
 800401a:	f3bf 8f6f 	isb	sy
 800401e:	f3bf 8f4f 	dsb	sy
 8004022:	61fb      	str	r3, [r7, #28]
}
 8004024:	bf00      	nop
 8004026:	bf00      	nop
 8004028:	e7fd      	b.n	8004026 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800402a:	2350      	movs	r3, #80	@ 0x50
 800402c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	2b50      	cmp	r3, #80	@ 0x50
 8004032:	d00b      	beq.n	800404c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004038:	f383 8811 	msr	BASEPRI, r3
 800403c:	f3bf 8f6f 	isb	sy
 8004040:	f3bf 8f4f 	dsb	sy
 8004044:	61bb      	str	r3, [r7, #24]
}
 8004046:	bf00      	nop
 8004048:	bf00      	nop
 800404a:	e7fd      	b.n	8004048 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800404c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00d      	beq.n	8004074 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004060:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004066:	9300      	str	r3, [sp, #0]
 8004068:	4613      	mov	r3, r2
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	68b9      	ldr	r1, [r7, #8]
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 f840 	bl	80040f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004076:	4618      	mov	r0, r3
 8004078:	3730      	adds	r7, #48	@ 0x30
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800407e:	b580      	push	{r7, lr}
 8004080:	b08a      	sub	sp, #40	@ 0x28
 8004082:	af02      	add	r7, sp, #8
 8004084:	60f8      	str	r0, [r7, #12]
 8004086:	60b9      	str	r1, [r7, #8]
 8004088:	4613      	mov	r3, r2
 800408a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d10b      	bne.n	80040aa <xQueueGenericCreate+0x2c>
	__asm volatile
 8004092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004096:	f383 8811 	msr	BASEPRI, r3
 800409a:	f3bf 8f6f 	isb	sy
 800409e:	f3bf 8f4f 	dsb	sy
 80040a2:	613b      	str	r3, [r7, #16]
}
 80040a4:	bf00      	nop
 80040a6:	bf00      	nop
 80040a8:	e7fd      	b.n	80040a6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	68ba      	ldr	r2, [r7, #8]
 80040ae:	fb02 f303 	mul.w	r3, r2, r3
 80040b2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	3350      	adds	r3, #80	@ 0x50
 80040b8:	4618      	mov	r0, r3
 80040ba:	f002 fbd7 	bl	800686c <pvPortMalloc>
 80040be:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80040c0:	69bb      	ldr	r3, [r7, #24]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d011      	beq.n	80040ea <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	3350      	adds	r3, #80	@ 0x50
 80040ce:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80040d8:	79fa      	ldrb	r2, [r7, #7]
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	9300      	str	r3, [sp, #0]
 80040de:	4613      	mov	r3, r2
 80040e0:	697a      	ldr	r2, [r7, #20]
 80040e2:	68b9      	ldr	r1, [r7, #8]
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 f805 	bl	80040f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80040ea:	69bb      	ldr	r3, [r7, #24]
	}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3720      	adds	r7, #32
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	607a      	str	r2, [r7, #4]
 8004100:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d103      	bne.n	8004110 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	601a      	str	r2, [r3, #0]
 800410e:	e002      	b.n	8004116 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	68ba      	ldr	r2, [r7, #8]
 8004120:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004122:	2101      	movs	r1, #1
 8004124:	69b8      	ldr	r0, [r7, #24]
 8004126:	f7ff fec3 	bl	8003eb0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	78fa      	ldrb	r2, [r7, #3]
 800412e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004132:	bf00      	nop
 8004134:	3710      	adds	r7, #16
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}

0800413a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800413a:	b580      	push	{r7, lr}
 800413c:	b082      	sub	sp, #8
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d00e      	beq.n	8004166 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800415a:	2300      	movs	r3, #0
 800415c:	2200      	movs	r2, #0
 800415e:	2100      	movs	r1, #0
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 f8a3 	bl	80042ac <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004166:	bf00      	nop
 8004168:	3708      	adds	r7, #8
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800416e:	b580      	push	{r7, lr}
 8004170:	b086      	sub	sp, #24
 8004172:	af00      	add	r7, sp, #0
 8004174:	4603      	mov	r3, r0
 8004176:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004178:	2301      	movs	r3, #1
 800417a:	617b      	str	r3, [r7, #20]
 800417c:	2300      	movs	r3, #0
 800417e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004180:	79fb      	ldrb	r3, [r7, #7]
 8004182:	461a      	mov	r2, r3
 8004184:	6939      	ldr	r1, [r7, #16]
 8004186:	6978      	ldr	r0, [r7, #20]
 8004188:	f7ff ff79 	bl	800407e <xQueueGenericCreate>
 800418c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f7ff ffd3 	bl	800413a <prvInitialiseMutex>

		return xNewQueue;
 8004194:	68fb      	ldr	r3, [r7, #12]
	}
 8004196:	4618      	mov	r0, r3
 8004198:	3718      	adds	r7, #24
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}

0800419e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800419e:	b580      	push	{r7, lr}
 80041a0:	b088      	sub	sp, #32
 80041a2:	af02      	add	r7, sp, #8
 80041a4:	4603      	mov	r3, r0
 80041a6:	6039      	str	r1, [r7, #0]
 80041a8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80041aa:	2301      	movs	r3, #1
 80041ac:	617b      	str	r3, [r7, #20]
 80041ae:	2300      	movs	r3, #0
 80041b0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80041b2:	79fb      	ldrb	r3, [r7, #7]
 80041b4:	9300      	str	r3, [sp, #0]
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	2200      	movs	r2, #0
 80041ba:	6939      	ldr	r1, [r7, #16]
 80041bc:	6978      	ldr	r0, [r7, #20]
 80041be:	f7ff fee1 	bl	8003f84 <xQueueGenericCreateStatic>
 80041c2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80041c4:	68f8      	ldr	r0, [r7, #12]
 80041c6:	f7ff ffb8 	bl	800413a <prvInitialiseMutex>

		return xNewQueue;
 80041ca:	68fb      	ldr	r3, [r7, #12]
	}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3718      	adds	r7, #24
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80041d4:	b590      	push	{r4, r7, lr}
 80041d6:	b087      	sub	sp, #28
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10b      	bne.n	80041fe <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80041e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ea:	f383 8811 	msr	BASEPRI, r3
 80041ee:	f3bf 8f6f 	isb	sy
 80041f2:	f3bf 8f4f 	dsb	sy
 80041f6:	60fb      	str	r3, [r7, #12]
}
 80041f8:	bf00      	nop
 80041fa:	bf00      	nop
 80041fc:	e7fd      	b.n	80041fa <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	689c      	ldr	r4, [r3, #8]
 8004202:	f001 fb95 	bl	8005930 <xTaskGetCurrentTaskHandle>
 8004206:	4603      	mov	r3, r0
 8004208:	429c      	cmp	r4, r3
 800420a:	d111      	bne.n	8004230 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	1e5a      	subs	r2, r3, #1
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d105      	bne.n	800422a <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800421e:	2300      	movs	r3, #0
 8004220:	2200      	movs	r2, #0
 8004222:	2100      	movs	r1, #0
 8004224:	6938      	ldr	r0, [r7, #16]
 8004226:	f000 f841 	bl	80042ac <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800422a:	2301      	movs	r3, #1
 800422c:	617b      	str	r3, [r7, #20]
 800422e:	e001      	b.n	8004234 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8004230:	2300      	movs	r3, #0
 8004232:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8004234:	697b      	ldr	r3, [r7, #20]
	}
 8004236:	4618      	mov	r0, r3
 8004238:	371c      	adds	r7, #28
 800423a:	46bd      	mov	sp, r7
 800423c:	bd90      	pop	{r4, r7, pc}

0800423e <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800423e:	b590      	push	{r4, r7, lr}
 8004240:	b087      	sub	sp, #28
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
 8004246:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10b      	bne.n	800426a <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8004252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004256:	f383 8811 	msr	BASEPRI, r3
 800425a:	f3bf 8f6f 	isb	sy
 800425e:	f3bf 8f4f 	dsb	sy
 8004262:	60fb      	str	r3, [r7, #12]
}
 8004264:	bf00      	nop
 8004266:	bf00      	nop
 8004268:	e7fd      	b.n	8004266 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	689c      	ldr	r4, [r3, #8]
 800426e:	f001 fb5f 	bl	8005930 <xTaskGetCurrentTaskHandle>
 8004272:	4603      	mov	r3, r0
 8004274:	429c      	cmp	r4, r3
 8004276:	d107      	bne.n	8004288 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	1c5a      	adds	r2, r3, #1
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8004282:	2301      	movs	r3, #1
 8004284:	617b      	str	r3, [r7, #20]
 8004286:	e00c      	b.n	80042a2 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8004288:	6839      	ldr	r1, [r7, #0]
 800428a:	6938      	ldr	r0, [r7, #16]
 800428c:	f000 fa90 	bl	80047b0 <xQueueSemaphoreTake>
 8004290:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d004      	beq.n	80042a2 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	1c5a      	adds	r2, r3, #1
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80042a2:	697b      	ldr	r3, [r7, #20]
	}
 80042a4:	4618      	mov	r0, r3
 80042a6:	371c      	adds	r7, #28
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd90      	pop	{r4, r7, pc}

080042ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b08e      	sub	sp, #56	@ 0x38
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	607a      	str	r2, [r7, #4]
 80042b8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80042ba:	2300      	movs	r3, #0
 80042bc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80042c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d10b      	bne.n	80042e0 <xQueueGenericSend+0x34>
	__asm volatile
 80042c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042cc:	f383 8811 	msr	BASEPRI, r3
 80042d0:	f3bf 8f6f 	isb	sy
 80042d4:	f3bf 8f4f 	dsb	sy
 80042d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80042da:	bf00      	nop
 80042dc:	bf00      	nop
 80042de:	e7fd      	b.n	80042dc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d103      	bne.n	80042ee <xQueueGenericSend+0x42>
 80042e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d101      	bne.n	80042f2 <xQueueGenericSend+0x46>
 80042ee:	2301      	movs	r3, #1
 80042f0:	e000      	b.n	80042f4 <xQueueGenericSend+0x48>
 80042f2:	2300      	movs	r3, #0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d10b      	bne.n	8004310 <xQueueGenericSend+0x64>
	__asm volatile
 80042f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042fc:	f383 8811 	msr	BASEPRI, r3
 8004300:	f3bf 8f6f 	isb	sy
 8004304:	f3bf 8f4f 	dsb	sy
 8004308:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800430a:	bf00      	nop
 800430c:	bf00      	nop
 800430e:	e7fd      	b.n	800430c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	2b02      	cmp	r3, #2
 8004314:	d103      	bne.n	800431e <xQueueGenericSend+0x72>
 8004316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800431a:	2b01      	cmp	r3, #1
 800431c:	d101      	bne.n	8004322 <xQueueGenericSend+0x76>
 800431e:	2301      	movs	r3, #1
 8004320:	e000      	b.n	8004324 <xQueueGenericSend+0x78>
 8004322:	2300      	movs	r3, #0
 8004324:	2b00      	cmp	r3, #0
 8004326:	d10b      	bne.n	8004340 <xQueueGenericSend+0x94>
	__asm volatile
 8004328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800432c:	f383 8811 	msr	BASEPRI, r3
 8004330:	f3bf 8f6f 	isb	sy
 8004334:	f3bf 8f4f 	dsb	sy
 8004338:	623b      	str	r3, [r7, #32]
}
 800433a:	bf00      	nop
 800433c:	bf00      	nop
 800433e:	e7fd      	b.n	800433c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004340:	f001 fb06 	bl	8005950 <xTaskGetSchedulerState>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d102      	bne.n	8004350 <xQueueGenericSend+0xa4>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <xQueueGenericSend+0xa8>
 8004350:	2301      	movs	r3, #1
 8004352:	e000      	b.n	8004356 <xQueueGenericSend+0xaa>
 8004354:	2300      	movs	r3, #0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10b      	bne.n	8004372 <xQueueGenericSend+0xc6>
	__asm volatile
 800435a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800435e:	f383 8811 	msr	BASEPRI, r3
 8004362:	f3bf 8f6f 	isb	sy
 8004366:	f3bf 8f4f 	dsb	sy
 800436a:	61fb      	str	r3, [r7, #28]
}
 800436c:	bf00      	nop
 800436e:	bf00      	nop
 8004370:	e7fd      	b.n	800436e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004372:	f002 f959 	bl	8006628 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004378:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800437a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800437c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800437e:	429a      	cmp	r2, r3
 8004380:	d302      	bcc.n	8004388 <xQueueGenericSend+0xdc>
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	2b02      	cmp	r3, #2
 8004386:	d129      	bne.n	80043dc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004388:	683a      	ldr	r2, [r7, #0]
 800438a:	68b9      	ldr	r1, [r7, #8]
 800438c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800438e:	f000 fb37 	bl	8004a00 <prvCopyDataToQueue>
 8004392:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004398:	2b00      	cmp	r3, #0
 800439a:	d010      	beq.n	80043be <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800439c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800439e:	3324      	adds	r3, #36	@ 0x24
 80043a0:	4618      	mov	r0, r3
 80043a2:	f001 f905 	bl	80055b0 <xTaskRemoveFromEventList>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d013      	beq.n	80043d4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80043ac:	4b3f      	ldr	r3, [pc, #252]	@ (80044ac <xQueueGenericSend+0x200>)
 80043ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043b2:	601a      	str	r2, [r3, #0]
 80043b4:	f3bf 8f4f 	dsb	sy
 80043b8:	f3bf 8f6f 	isb	sy
 80043bc:	e00a      	b.n	80043d4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80043be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d007      	beq.n	80043d4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80043c4:	4b39      	ldr	r3, [pc, #228]	@ (80044ac <xQueueGenericSend+0x200>)
 80043c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043ca:	601a      	str	r2, [r3, #0]
 80043cc:	f3bf 8f4f 	dsb	sy
 80043d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80043d4:	f002 f95a 	bl	800668c <vPortExitCritical>
				return pdPASS;
 80043d8:	2301      	movs	r3, #1
 80043da:	e063      	b.n	80044a4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d103      	bne.n	80043ea <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80043e2:	f002 f953 	bl	800668c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80043e6:	2300      	movs	r3, #0
 80043e8:	e05c      	b.n	80044a4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80043ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d106      	bne.n	80043fe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80043f0:	f107 0314 	add.w	r3, r7, #20
 80043f4:	4618      	mov	r0, r3
 80043f6:	f001 f93f 	bl	8005678 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043fa:	2301      	movs	r3, #1
 80043fc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043fe:	f002 f945 	bl	800668c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004402:	f000 feaf 	bl	8005164 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004406:	f002 f90f 	bl	8006628 <vPortEnterCritical>
 800440a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800440c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004410:	b25b      	sxtb	r3, r3
 8004412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004416:	d103      	bne.n	8004420 <xQueueGenericSend+0x174>
 8004418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800441a:	2200      	movs	r2, #0
 800441c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004422:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004426:	b25b      	sxtb	r3, r3
 8004428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800442c:	d103      	bne.n	8004436 <xQueueGenericSend+0x18a>
 800442e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004430:	2200      	movs	r2, #0
 8004432:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004436:	f002 f929 	bl	800668c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800443a:	1d3a      	adds	r2, r7, #4
 800443c:	f107 0314 	add.w	r3, r7, #20
 8004440:	4611      	mov	r1, r2
 8004442:	4618      	mov	r0, r3
 8004444:	f001 f92e 	bl	80056a4 <xTaskCheckForTimeOut>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d124      	bne.n	8004498 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800444e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004450:	f000 fbce 	bl	8004bf0 <prvIsQueueFull>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d018      	beq.n	800448c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800445a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800445c:	3310      	adds	r3, #16
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	4611      	mov	r1, r2
 8004462:	4618      	mov	r0, r3
 8004464:	f001 f852 	bl	800550c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004468:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800446a:	f000 fb59 	bl	8004b20 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800446e:	f000 fe87 	bl	8005180 <xTaskResumeAll>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	f47f af7c 	bne.w	8004372 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800447a:	4b0c      	ldr	r3, [pc, #48]	@ (80044ac <xQueueGenericSend+0x200>)
 800447c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004480:	601a      	str	r2, [r3, #0]
 8004482:	f3bf 8f4f 	dsb	sy
 8004486:	f3bf 8f6f 	isb	sy
 800448a:	e772      	b.n	8004372 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800448c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800448e:	f000 fb47 	bl	8004b20 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004492:	f000 fe75 	bl	8005180 <xTaskResumeAll>
 8004496:	e76c      	b.n	8004372 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004498:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800449a:	f000 fb41 	bl	8004b20 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800449e:	f000 fe6f 	bl	8005180 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80044a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3738      	adds	r7, #56	@ 0x38
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	e000ed04 	.word	0xe000ed04

080044b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b090      	sub	sp, #64	@ 0x40
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	607a      	str	r2, [r7, #4]
 80044bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80044c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10b      	bne.n	80044e0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80044c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044cc:	f383 8811 	msr	BASEPRI, r3
 80044d0:	f3bf 8f6f 	isb	sy
 80044d4:	f3bf 8f4f 	dsb	sy
 80044d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80044da:	bf00      	nop
 80044dc:	bf00      	nop
 80044de:	e7fd      	b.n	80044dc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d103      	bne.n	80044ee <xQueueGenericSendFromISR+0x3e>
 80044e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d101      	bne.n	80044f2 <xQueueGenericSendFromISR+0x42>
 80044ee:	2301      	movs	r3, #1
 80044f0:	e000      	b.n	80044f4 <xQueueGenericSendFromISR+0x44>
 80044f2:	2300      	movs	r3, #0
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d10b      	bne.n	8004510 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80044f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044fc:	f383 8811 	msr	BASEPRI, r3
 8004500:	f3bf 8f6f 	isb	sy
 8004504:	f3bf 8f4f 	dsb	sy
 8004508:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800450a:	bf00      	nop
 800450c:	bf00      	nop
 800450e:	e7fd      	b.n	800450c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	2b02      	cmp	r3, #2
 8004514:	d103      	bne.n	800451e <xQueueGenericSendFromISR+0x6e>
 8004516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004518:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800451a:	2b01      	cmp	r3, #1
 800451c:	d101      	bne.n	8004522 <xQueueGenericSendFromISR+0x72>
 800451e:	2301      	movs	r3, #1
 8004520:	e000      	b.n	8004524 <xQueueGenericSendFromISR+0x74>
 8004522:	2300      	movs	r3, #0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d10b      	bne.n	8004540 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800452c:	f383 8811 	msr	BASEPRI, r3
 8004530:	f3bf 8f6f 	isb	sy
 8004534:	f3bf 8f4f 	dsb	sy
 8004538:	623b      	str	r3, [r7, #32]
}
 800453a:	bf00      	nop
 800453c:	bf00      	nop
 800453e:	e7fd      	b.n	800453c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004540:	f002 f952 	bl	80067e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004544:	f3ef 8211 	mrs	r2, BASEPRI
 8004548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800454c:	f383 8811 	msr	BASEPRI, r3
 8004550:	f3bf 8f6f 	isb	sy
 8004554:	f3bf 8f4f 	dsb	sy
 8004558:	61fa      	str	r2, [r7, #28]
 800455a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800455c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800455e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004562:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004568:	429a      	cmp	r2, r3
 800456a:	d302      	bcc.n	8004572 <xQueueGenericSendFromISR+0xc2>
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	2b02      	cmp	r3, #2
 8004570:	d12f      	bne.n	80045d2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004574:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004578:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800457c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800457e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004580:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	68b9      	ldr	r1, [r7, #8]
 8004586:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004588:	f000 fa3a 	bl	8004a00 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800458c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004594:	d112      	bne.n	80045bc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459a:	2b00      	cmp	r3, #0
 800459c:	d016      	beq.n	80045cc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800459e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045a0:	3324      	adds	r3, #36	@ 0x24
 80045a2:	4618      	mov	r0, r3
 80045a4:	f001 f804 	bl	80055b0 <xTaskRemoveFromEventList>
 80045a8:	4603      	mov	r3, r0
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d00e      	beq.n	80045cc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d00b      	beq.n	80045cc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	601a      	str	r2, [r3, #0]
 80045ba:	e007      	b.n	80045cc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80045bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80045c0:	3301      	adds	r3, #1
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	b25a      	sxtb	r2, r3
 80045c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80045cc:	2301      	movs	r3, #1
 80045ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80045d0:	e001      	b.n	80045d6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80045d2:	2300      	movs	r3, #0
 80045d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045d8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80045e0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80045e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3740      	adds	r7, #64	@ 0x40
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b08c      	sub	sp, #48	@ 0x30
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80045f8:	2300      	movs	r3, #0
 80045fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004602:	2b00      	cmp	r3, #0
 8004604:	d10b      	bne.n	800461e <xQueueReceive+0x32>
	__asm volatile
 8004606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800460a:	f383 8811 	msr	BASEPRI, r3
 800460e:	f3bf 8f6f 	isb	sy
 8004612:	f3bf 8f4f 	dsb	sy
 8004616:	623b      	str	r3, [r7, #32]
}
 8004618:	bf00      	nop
 800461a:	bf00      	nop
 800461c:	e7fd      	b.n	800461a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d103      	bne.n	800462c <xQueueReceive+0x40>
 8004624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004628:	2b00      	cmp	r3, #0
 800462a:	d101      	bne.n	8004630 <xQueueReceive+0x44>
 800462c:	2301      	movs	r3, #1
 800462e:	e000      	b.n	8004632 <xQueueReceive+0x46>
 8004630:	2300      	movs	r3, #0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d10b      	bne.n	800464e <xQueueReceive+0x62>
	__asm volatile
 8004636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800463a:	f383 8811 	msr	BASEPRI, r3
 800463e:	f3bf 8f6f 	isb	sy
 8004642:	f3bf 8f4f 	dsb	sy
 8004646:	61fb      	str	r3, [r7, #28]
}
 8004648:	bf00      	nop
 800464a:	bf00      	nop
 800464c:	e7fd      	b.n	800464a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800464e:	f001 f97f 	bl	8005950 <xTaskGetSchedulerState>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d102      	bne.n	800465e <xQueueReceive+0x72>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <xQueueReceive+0x76>
 800465e:	2301      	movs	r3, #1
 8004660:	e000      	b.n	8004664 <xQueueReceive+0x78>
 8004662:	2300      	movs	r3, #0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d10b      	bne.n	8004680 <xQueueReceive+0x94>
	__asm volatile
 8004668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800466c:	f383 8811 	msr	BASEPRI, r3
 8004670:	f3bf 8f6f 	isb	sy
 8004674:	f3bf 8f4f 	dsb	sy
 8004678:	61bb      	str	r3, [r7, #24]
}
 800467a:	bf00      	nop
 800467c:	bf00      	nop
 800467e:	e7fd      	b.n	800467c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004680:	f001 ffd2 	bl	8006628 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004688:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800468a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468c:	2b00      	cmp	r3, #0
 800468e:	d01f      	beq.n	80046d0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004690:	68b9      	ldr	r1, [r7, #8]
 8004692:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004694:	f000 fa1e 	bl	8004ad4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469a:	1e5a      	subs	r2, r3, #1
 800469c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800469e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046a2:	691b      	ldr	r3, [r3, #16]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00f      	beq.n	80046c8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046aa:	3310      	adds	r3, #16
 80046ac:	4618      	mov	r0, r3
 80046ae:	f000 ff7f 	bl	80055b0 <xTaskRemoveFromEventList>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d007      	beq.n	80046c8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80046b8:	4b3c      	ldr	r3, [pc, #240]	@ (80047ac <xQueueReceive+0x1c0>)
 80046ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046be:	601a      	str	r2, [r3, #0]
 80046c0:	f3bf 8f4f 	dsb	sy
 80046c4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80046c8:	f001 ffe0 	bl	800668c <vPortExitCritical>
				return pdPASS;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e069      	b.n	80047a4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d103      	bne.n	80046de <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80046d6:	f001 ffd9 	bl	800668c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80046da:	2300      	movs	r3, #0
 80046dc:	e062      	b.n	80047a4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80046de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d106      	bne.n	80046f2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80046e4:	f107 0310 	add.w	r3, r7, #16
 80046e8:	4618      	mov	r0, r3
 80046ea:	f000 ffc5 	bl	8005678 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80046ee:	2301      	movs	r3, #1
 80046f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80046f2:	f001 ffcb 	bl	800668c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80046f6:	f000 fd35 	bl	8005164 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80046fa:	f001 ff95 	bl	8006628 <vPortEnterCritical>
 80046fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004700:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004704:	b25b      	sxtb	r3, r3
 8004706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800470a:	d103      	bne.n	8004714 <xQueueReceive+0x128>
 800470c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800470e:	2200      	movs	r2, #0
 8004710:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004716:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800471a:	b25b      	sxtb	r3, r3
 800471c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004720:	d103      	bne.n	800472a <xQueueReceive+0x13e>
 8004722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004724:	2200      	movs	r2, #0
 8004726:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800472a:	f001 ffaf 	bl	800668c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800472e:	1d3a      	adds	r2, r7, #4
 8004730:	f107 0310 	add.w	r3, r7, #16
 8004734:	4611      	mov	r1, r2
 8004736:	4618      	mov	r0, r3
 8004738:	f000 ffb4 	bl	80056a4 <xTaskCheckForTimeOut>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d123      	bne.n	800478a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004742:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004744:	f000 fa3e 	bl	8004bc4 <prvIsQueueEmpty>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d017      	beq.n	800477e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800474e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004750:	3324      	adds	r3, #36	@ 0x24
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	4611      	mov	r1, r2
 8004756:	4618      	mov	r0, r3
 8004758:	f000 fed8 	bl	800550c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800475c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800475e:	f000 f9df 	bl	8004b20 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004762:	f000 fd0d 	bl	8005180 <xTaskResumeAll>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d189      	bne.n	8004680 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800476c:	4b0f      	ldr	r3, [pc, #60]	@ (80047ac <xQueueReceive+0x1c0>)
 800476e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004772:	601a      	str	r2, [r3, #0]
 8004774:	f3bf 8f4f 	dsb	sy
 8004778:	f3bf 8f6f 	isb	sy
 800477c:	e780      	b.n	8004680 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800477e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004780:	f000 f9ce 	bl	8004b20 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004784:	f000 fcfc 	bl	8005180 <xTaskResumeAll>
 8004788:	e77a      	b.n	8004680 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800478a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800478c:	f000 f9c8 	bl	8004b20 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004790:	f000 fcf6 	bl	8005180 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004794:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004796:	f000 fa15 	bl	8004bc4 <prvIsQueueEmpty>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	f43f af6f 	beq.w	8004680 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80047a2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3730      	adds	r7, #48	@ 0x30
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	e000ed04 	.word	0xe000ed04

080047b0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b08e      	sub	sp, #56	@ 0x38
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80047ba:	2300      	movs	r3, #0
 80047bc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80047c2:	2300      	movs	r3, #0
 80047c4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80047c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10b      	bne.n	80047e4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80047cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047d0:	f383 8811 	msr	BASEPRI, r3
 80047d4:	f3bf 8f6f 	isb	sy
 80047d8:	f3bf 8f4f 	dsb	sy
 80047dc:	623b      	str	r3, [r7, #32]
}
 80047de:	bf00      	nop
 80047e0:	bf00      	nop
 80047e2:	e7fd      	b.n	80047e0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80047e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d00b      	beq.n	8004804 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80047ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f0:	f383 8811 	msr	BASEPRI, r3
 80047f4:	f3bf 8f6f 	isb	sy
 80047f8:	f3bf 8f4f 	dsb	sy
 80047fc:	61fb      	str	r3, [r7, #28]
}
 80047fe:	bf00      	nop
 8004800:	bf00      	nop
 8004802:	e7fd      	b.n	8004800 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004804:	f001 f8a4 	bl	8005950 <xTaskGetSchedulerState>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d102      	bne.n	8004814 <xQueueSemaphoreTake+0x64>
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d101      	bne.n	8004818 <xQueueSemaphoreTake+0x68>
 8004814:	2301      	movs	r3, #1
 8004816:	e000      	b.n	800481a <xQueueSemaphoreTake+0x6a>
 8004818:	2300      	movs	r3, #0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d10b      	bne.n	8004836 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800481e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004822:	f383 8811 	msr	BASEPRI, r3
 8004826:	f3bf 8f6f 	isb	sy
 800482a:	f3bf 8f4f 	dsb	sy
 800482e:	61bb      	str	r3, [r7, #24]
}
 8004830:	bf00      	nop
 8004832:	bf00      	nop
 8004834:	e7fd      	b.n	8004832 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004836:	f001 fef7 	bl	8006628 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800483a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800483c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800483e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004842:	2b00      	cmp	r3, #0
 8004844:	d024      	beq.n	8004890 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004848:	1e5a      	subs	r2, r3, #1
 800484a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800484c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800484e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d104      	bne.n	8004860 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004856:	f001 f9f5 	bl	8005c44 <pvTaskIncrementMutexHeldCount>
 800485a:	4602      	mov	r2, r0
 800485c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800485e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00f      	beq.n	8004888 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800486a:	3310      	adds	r3, #16
 800486c:	4618      	mov	r0, r3
 800486e:	f000 fe9f 	bl	80055b0 <xTaskRemoveFromEventList>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d007      	beq.n	8004888 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004878:	4b54      	ldr	r3, [pc, #336]	@ (80049cc <xQueueSemaphoreTake+0x21c>)
 800487a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004888:	f001 ff00 	bl	800668c <vPortExitCritical>
				return pdPASS;
 800488c:	2301      	movs	r3, #1
 800488e:	e098      	b.n	80049c2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d112      	bne.n	80048bc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004898:	2b00      	cmp	r3, #0
 800489a:	d00b      	beq.n	80048b4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800489c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048a0:	f383 8811 	msr	BASEPRI, r3
 80048a4:	f3bf 8f6f 	isb	sy
 80048a8:	f3bf 8f4f 	dsb	sy
 80048ac:	617b      	str	r3, [r7, #20]
}
 80048ae:	bf00      	nop
 80048b0:	bf00      	nop
 80048b2:	e7fd      	b.n	80048b0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80048b4:	f001 feea 	bl	800668c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80048b8:	2300      	movs	r3, #0
 80048ba:	e082      	b.n	80049c2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80048bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d106      	bne.n	80048d0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80048c2:	f107 030c 	add.w	r3, r7, #12
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 fed6 	bl	8005678 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80048cc:	2301      	movs	r3, #1
 80048ce:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80048d0:	f001 fedc 	bl	800668c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80048d4:	f000 fc46 	bl	8005164 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80048d8:	f001 fea6 	bl	8006628 <vPortEnterCritical>
 80048dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048de:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80048e2:	b25b      	sxtb	r3, r3
 80048e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e8:	d103      	bne.n	80048f2 <xQueueSemaphoreTake+0x142>
 80048ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80048f8:	b25b      	sxtb	r3, r3
 80048fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048fe:	d103      	bne.n	8004908 <xQueueSemaphoreTake+0x158>
 8004900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004902:	2200      	movs	r2, #0
 8004904:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004908:	f001 fec0 	bl	800668c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800490c:	463a      	mov	r2, r7
 800490e:	f107 030c 	add.w	r3, r7, #12
 8004912:	4611      	mov	r1, r2
 8004914:	4618      	mov	r0, r3
 8004916:	f000 fec5 	bl	80056a4 <xTaskCheckForTimeOut>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d132      	bne.n	8004986 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004920:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004922:	f000 f94f 	bl	8004bc4 <prvIsQueueEmpty>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d026      	beq.n	800497a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800492c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d109      	bne.n	8004948 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004934:	f001 fe78 	bl	8006628 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	4618      	mov	r0, r3
 800493e:	f001 f825 	bl	800598c <xTaskPriorityInherit>
 8004942:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004944:	f001 fea2 	bl	800668c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800494a:	3324      	adds	r3, #36	@ 0x24
 800494c:	683a      	ldr	r2, [r7, #0]
 800494e:	4611      	mov	r1, r2
 8004950:	4618      	mov	r0, r3
 8004952:	f000 fddb 	bl	800550c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004956:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004958:	f000 f8e2 	bl	8004b20 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800495c:	f000 fc10 	bl	8005180 <xTaskResumeAll>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	f47f af67 	bne.w	8004836 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004968:	4b18      	ldr	r3, [pc, #96]	@ (80049cc <xQueueSemaphoreTake+0x21c>)
 800496a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800496e:	601a      	str	r2, [r3, #0]
 8004970:	f3bf 8f4f 	dsb	sy
 8004974:	f3bf 8f6f 	isb	sy
 8004978:	e75d      	b.n	8004836 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800497a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800497c:	f000 f8d0 	bl	8004b20 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004980:	f000 fbfe 	bl	8005180 <xTaskResumeAll>
 8004984:	e757      	b.n	8004836 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004986:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004988:	f000 f8ca 	bl	8004b20 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800498c:	f000 fbf8 	bl	8005180 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004990:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004992:	f000 f917 	bl	8004bc4 <prvIsQueueEmpty>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	f43f af4c 	beq.w	8004836 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800499e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d00d      	beq.n	80049c0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80049a4:	f001 fe40 	bl	8006628 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80049a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80049aa:	f000 f811 	bl	80049d0 <prvGetDisinheritPriorityAfterTimeout>
 80049ae:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80049b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80049b6:	4618      	mov	r0, r3
 80049b8:	f001 f8c0 	bl	8005b3c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80049bc:	f001 fe66 	bl	800668c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80049c0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3738      	adds	r7, #56	@ 0x38
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	e000ed04 	.word	0xe000ed04

080049d0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80049d0:	b480      	push	{r7}
 80049d2:	b085      	sub	sp, #20
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d006      	beq.n	80049ee <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80049ea:	60fb      	str	r3, [r7, #12]
 80049ec:	e001      	b.n	80049f2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80049ee:	2300      	movs	r3, #0
 80049f0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80049f2:	68fb      	ldr	r3, [r7, #12]
	}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3714      	adds	r7, #20
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a14:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d10d      	bne.n	8004a3a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d14d      	bne.n	8004ac2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f001 f816 	bl	8005a5c <xTaskPriorityDisinherit>
 8004a30:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2200      	movs	r2, #0
 8004a36:	609a      	str	r2, [r3, #8]
 8004a38:	e043      	b.n	8004ac2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d119      	bne.n	8004a74 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6858      	ldr	r0, [r3, #4]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a48:	461a      	mov	r2, r3
 8004a4a:	68b9      	ldr	r1, [r7, #8]
 8004a4c:	f002 fb6f 	bl	800712e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	685a      	ldr	r2, [r3, #4]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a58:	441a      	add	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	685a      	ldr	r2, [r3, #4]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d32b      	bcc.n	8004ac2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	605a      	str	r2, [r3, #4]
 8004a72:	e026      	b.n	8004ac2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	68d8      	ldr	r0, [r3, #12]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	68b9      	ldr	r1, [r7, #8]
 8004a80:	f002 fb55 	bl	800712e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	68da      	ldr	r2, [r3, #12]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8c:	425b      	negs	r3, r3
 8004a8e:	441a      	add	r2, r3
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	68da      	ldr	r2, [r3, #12]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d207      	bcs.n	8004ab0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	689a      	ldr	r2, [r3, #8]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa8:	425b      	negs	r3, r3
 8004aaa:	441a      	add	r2, r3
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d105      	bne.n	8004ac2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d002      	beq.n	8004ac2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	3b01      	subs	r3, #1
 8004ac0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	1c5a      	adds	r2, r3, #1
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004aca:	697b      	ldr	r3, [r7, #20]
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3718      	adds	r7, #24
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d018      	beq.n	8004b18 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	68da      	ldr	r2, [r3, #12]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aee:	441a      	add	r2, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	68da      	ldr	r2, [r3, #12]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d303      	bcc.n	8004b08 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	68d9      	ldr	r1, [r3, #12]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b10:	461a      	mov	r2, r3
 8004b12:	6838      	ldr	r0, [r7, #0]
 8004b14:	f002 fb0b 	bl	800712e <memcpy>
	}
}
 8004b18:	bf00      	nop
 8004b1a:	3708      	adds	r7, #8
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004b28:	f001 fd7e 	bl	8006628 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b32:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b34:	e011      	b.n	8004b5a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d012      	beq.n	8004b64 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	3324      	adds	r3, #36	@ 0x24
 8004b42:	4618      	mov	r0, r3
 8004b44:	f000 fd34 	bl	80055b0 <xTaskRemoveFromEventList>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d001      	beq.n	8004b52 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004b4e:	f000 fe0d 	bl	800576c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004b52:	7bfb      	ldrb	r3, [r7, #15]
 8004b54:	3b01      	subs	r3, #1
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	dce9      	bgt.n	8004b36 <prvUnlockQueue+0x16>
 8004b62:	e000      	b.n	8004b66 <prvUnlockQueue+0x46>
					break;
 8004b64:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	22ff      	movs	r2, #255	@ 0xff
 8004b6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004b6e:	f001 fd8d 	bl	800668c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004b72:	f001 fd59 	bl	8006628 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b7c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b7e:	e011      	b.n	8004ba4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d012      	beq.n	8004bae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	3310      	adds	r3, #16
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f000 fd0f 	bl	80055b0 <xTaskRemoveFromEventList>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d001      	beq.n	8004b9c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004b98:	f000 fde8 	bl	800576c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004b9c:	7bbb      	ldrb	r3, [r7, #14]
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ba4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	dce9      	bgt.n	8004b80 <prvUnlockQueue+0x60>
 8004bac:	e000      	b.n	8004bb0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004bae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	22ff      	movs	r2, #255	@ 0xff
 8004bb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004bb8:	f001 fd68 	bl	800668c <vPortExitCritical>
}
 8004bbc:	bf00      	nop
 8004bbe:	3710      	adds	r7, #16
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004bcc:	f001 fd2c 	bl	8006628 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d102      	bne.n	8004bde <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	60fb      	str	r3, [r7, #12]
 8004bdc:	e001      	b.n	8004be2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004bde:	2300      	movs	r3, #0
 8004be0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004be2:	f001 fd53 	bl	800668c <vPortExitCritical>

	return xReturn;
 8004be6:	68fb      	ldr	r3, [r7, #12]
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3710      	adds	r7, #16
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004bf8:	f001 fd16 	bl	8006628 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d102      	bne.n	8004c0e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	60fb      	str	r3, [r7, #12]
 8004c0c:	e001      	b.n	8004c12 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004c12:	f001 fd3b 	bl	800668c <vPortExitCritical>

	return xReturn;
 8004c16:	68fb      	ldr	r3, [r7, #12]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3710      	adds	r7, #16
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	60fb      	str	r3, [r7, #12]
 8004c2e:	e014      	b.n	8004c5a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004c30:	4a0f      	ldr	r2, [pc, #60]	@ (8004c70 <vQueueAddToRegistry+0x50>)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10b      	bne.n	8004c54 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004c3c:	490c      	ldr	r1, [pc, #48]	@ (8004c70 <vQueueAddToRegistry+0x50>)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004c46:	4a0a      	ldr	r2, [pc, #40]	@ (8004c70 <vQueueAddToRegistry+0x50>)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	00db      	lsls	r3, r3, #3
 8004c4c:	4413      	add	r3, r2
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004c52:	e006      	b.n	8004c62 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	3301      	adds	r3, #1
 8004c58:	60fb      	str	r3, [r7, #12]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2b07      	cmp	r3, #7
 8004c5e:	d9e7      	bls.n	8004c30 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004c60:	bf00      	nop
 8004c62:	bf00      	nop
 8004c64:	3714      	adds	r7, #20
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	2000082c 	.word	0x2000082c

08004c74 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b086      	sub	sp, #24
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004c84:	f001 fcd0 	bl	8006628 <vPortEnterCritical>
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c8e:	b25b      	sxtb	r3, r3
 8004c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c94:	d103      	bne.n	8004c9e <vQueueWaitForMessageRestricted+0x2a>
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ca4:	b25b      	sxtb	r3, r3
 8004ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004caa:	d103      	bne.n	8004cb4 <vQueueWaitForMessageRestricted+0x40>
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004cb4:	f001 fcea 	bl	800668c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d106      	bne.n	8004cce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	3324      	adds	r3, #36	@ 0x24
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	68b9      	ldr	r1, [r7, #8]
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f000 fc45 	bl	8005558 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004cce:	6978      	ldr	r0, [r7, #20]
 8004cd0:	f7ff ff26 	bl	8004b20 <prvUnlockQueue>
	}
 8004cd4:	bf00      	nop
 8004cd6:	3718      	adds	r7, #24
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b08e      	sub	sp, #56	@ 0x38
 8004ce0:	af04      	add	r7, sp, #16
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
 8004ce8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d10b      	bne.n	8004d08 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf4:	f383 8811 	msr	BASEPRI, r3
 8004cf8:	f3bf 8f6f 	isb	sy
 8004cfc:	f3bf 8f4f 	dsb	sy
 8004d00:	623b      	str	r3, [r7, #32]
}
 8004d02:	bf00      	nop
 8004d04:	bf00      	nop
 8004d06:	e7fd      	b.n	8004d04 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10b      	bne.n	8004d26 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d12:	f383 8811 	msr	BASEPRI, r3
 8004d16:	f3bf 8f6f 	isb	sy
 8004d1a:	f3bf 8f4f 	dsb	sy
 8004d1e:	61fb      	str	r3, [r7, #28]
}
 8004d20:	bf00      	nop
 8004d22:	bf00      	nop
 8004d24:	e7fd      	b.n	8004d22 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004d26:	235c      	movs	r3, #92	@ 0x5c
 8004d28:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	2b5c      	cmp	r3, #92	@ 0x5c
 8004d2e:	d00b      	beq.n	8004d48 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d34:	f383 8811 	msr	BASEPRI, r3
 8004d38:	f3bf 8f6f 	isb	sy
 8004d3c:	f3bf 8f4f 	dsb	sy
 8004d40:	61bb      	str	r3, [r7, #24]
}
 8004d42:	bf00      	nop
 8004d44:	bf00      	nop
 8004d46:	e7fd      	b.n	8004d44 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004d48:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d01e      	beq.n	8004d8e <xTaskCreateStatic+0xb2>
 8004d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d01b      	beq.n	8004d8e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d58:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004d5e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d62:	2202      	movs	r2, #2
 8004d64:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004d68:	2300      	movs	r3, #0
 8004d6a:	9303      	str	r3, [sp, #12]
 8004d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6e:	9302      	str	r3, [sp, #8]
 8004d70:	f107 0314 	add.w	r3, r7, #20
 8004d74:	9301      	str	r3, [sp, #4]
 8004d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d78:	9300      	str	r3, [sp, #0]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	68b9      	ldr	r1, [r7, #8]
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f000 f850 	bl	8004e26 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d86:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004d88:	f000 f8de 	bl	8004f48 <prvAddNewTaskToReadyList>
 8004d8c:	e001      	b.n	8004d92 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004d92:	697b      	ldr	r3, [r7, #20]
	}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3728      	adds	r7, #40	@ 0x28
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b08c      	sub	sp, #48	@ 0x30
 8004da0:	af04      	add	r7, sp, #16
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	603b      	str	r3, [r7, #0]
 8004da8:	4613      	mov	r3, r2
 8004daa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004dac:	88fb      	ldrh	r3, [r7, #6]
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	4618      	mov	r0, r3
 8004db2:	f001 fd5b 	bl	800686c <pvPortMalloc>
 8004db6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00e      	beq.n	8004ddc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004dbe:	205c      	movs	r0, #92	@ 0x5c
 8004dc0:	f001 fd54 	bl	800686c <pvPortMalloc>
 8004dc4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d003      	beq.n	8004dd4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	631a      	str	r2, [r3, #48]	@ 0x30
 8004dd2:	e005      	b.n	8004de0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004dd4:	6978      	ldr	r0, [r7, #20]
 8004dd6:	f001 fe17 	bl	8006a08 <vPortFree>
 8004dda:	e001      	b.n	8004de0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d017      	beq.n	8004e16 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004dee:	88fa      	ldrh	r2, [r7, #6]
 8004df0:	2300      	movs	r3, #0
 8004df2:	9303      	str	r3, [sp, #12]
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	9302      	str	r3, [sp, #8]
 8004df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dfa:	9301      	str	r3, [sp, #4]
 8004dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dfe:	9300      	str	r3, [sp, #0]
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	68b9      	ldr	r1, [r7, #8]
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f000 f80e 	bl	8004e26 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e0a:	69f8      	ldr	r0, [r7, #28]
 8004e0c:	f000 f89c 	bl	8004f48 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e10:	2301      	movs	r3, #1
 8004e12:	61bb      	str	r3, [r7, #24]
 8004e14:	e002      	b.n	8004e1c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e16:	f04f 33ff 	mov.w	r3, #4294967295
 8004e1a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004e1c:	69bb      	ldr	r3, [r7, #24]
	}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3720      	adds	r7, #32
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b088      	sub	sp, #32
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	60f8      	str	r0, [r7, #12]
 8004e2e:	60b9      	str	r1, [r7, #8]
 8004e30:	607a      	str	r2, [r7, #4]
 8004e32:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e36:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	21a5      	movs	r1, #165	@ 0xa5
 8004e40:	f002 f8fa 	bl	8007038 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	4413      	add	r3, r2
 8004e54:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	f023 0307 	bic.w	r3, r3, #7
 8004e5c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	f003 0307 	and.w	r3, r3, #7
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d00b      	beq.n	8004e80 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e6c:	f383 8811 	msr	BASEPRI, r3
 8004e70:	f3bf 8f6f 	isb	sy
 8004e74:	f3bf 8f4f 	dsb	sy
 8004e78:	617b      	str	r3, [r7, #20]
}
 8004e7a:	bf00      	nop
 8004e7c:	bf00      	nop
 8004e7e:	e7fd      	b.n	8004e7c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d01f      	beq.n	8004ec6 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e86:	2300      	movs	r3, #0
 8004e88:	61fb      	str	r3, [r7, #28]
 8004e8a:	e012      	b.n	8004eb2 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004e8c:	68ba      	ldr	r2, [r7, #8]
 8004e8e:	69fb      	ldr	r3, [r7, #28]
 8004e90:	4413      	add	r3, r2
 8004e92:	7819      	ldrb	r1, [r3, #0]
 8004e94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	4413      	add	r3, r2
 8004e9a:	3334      	adds	r3, #52	@ 0x34
 8004e9c:	460a      	mov	r2, r1
 8004e9e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004ea0:	68ba      	ldr	r2, [r7, #8]
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d006      	beq.n	8004eba <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004eac:	69fb      	ldr	r3, [r7, #28]
 8004eae:	3301      	adds	r3, #1
 8004eb0:	61fb      	str	r3, [r7, #28]
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	2b0f      	cmp	r3, #15
 8004eb6:	d9e9      	bls.n	8004e8c <prvInitialiseNewTask+0x66>
 8004eb8:	e000      	b.n	8004ebc <prvInitialiseNewTask+0x96>
			{
				break;
 8004eba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ec4:	e003      	b.n	8004ece <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ed0:	2b37      	cmp	r3, #55	@ 0x37
 8004ed2:	d901      	bls.n	8004ed8 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004ed4:	2337      	movs	r3, #55	@ 0x37
 8004ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004edc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ee2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eec:	3304      	adds	r3, #4
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f7fe ff4a 	bl	8003d88 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef6:	3318      	adds	r3, #24
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7fe ff45 	bl	8003d88 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f02:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f06:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f0c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f12:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f16:	2200      	movs	r2, #0
 8004f18:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f22:	683a      	ldr	r2, [r7, #0]
 8004f24:	68f9      	ldr	r1, [r7, #12]
 8004f26:	69b8      	ldr	r0, [r7, #24]
 8004f28:	f001 fa4e 	bl	80063c8 <pxPortInitialiseStack>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f30:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d002      	beq.n	8004f3e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f3e:	bf00      	nop
 8004f40:	3720      	adds	r7, #32
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
	...

08004f48 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004f50:	f001 fb6a 	bl	8006628 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004f54:	4b2d      	ldr	r3, [pc, #180]	@ (800500c <prvAddNewTaskToReadyList+0xc4>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	4a2c      	ldr	r2, [pc, #176]	@ (800500c <prvAddNewTaskToReadyList+0xc4>)
 8004f5c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004f5e:	4b2c      	ldr	r3, [pc, #176]	@ (8005010 <prvAddNewTaskToReadyList+0xc8>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d109      	bne.n	8004f7a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004f66:	4a2a      	ldr	r2, [pc, #168]	@ (8005010 <prvAddNewTaskToReadyList+0xc8>)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004f6c:	4b27      	ldr	r3, [pc, #156]	@ (800500c <prvAddNewTaskToReadyList+0xc4>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d110      	bne.n	8004f96 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004f74:	f000 fc1e 	bl	80057b4 <prvInitialiseTaskLists>
 8004f78:	e00d      	b.n	8004f96 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004f7a:	4b26      	ldr	r3, [pc, #152]	@ (8005014 <prvAddNewTaskToReadyList+0xcc>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d109      	bne.n	8004f96 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004f82:	4b23      	ldr	r3, [pc, #140]	@ (8005010 <prvAddNewTaskToReadyList+0xc8>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d802      	bhi.n	8004f96 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004f90:	4a1f      	ldr	r2, [pc, #124]	@ (8005010 <prvAddNewTaskToReadyList+0xc8>)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004f96:	4b20      	ldr	r3, [pc, #128]	@ (8005018 <prvAddNewTaskToReadyList+0xd0>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	3301      	adds	r3, #1
 8004f9c:	4a1e      	ldr	r2, [pc, #120]	@ (8005018 <prvAddNewTaskToReadyList+0xd0>)
 8004f9e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8005018 <prvAddNewTaskToReadyList+0xd0>)
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fac:	4b1b      	ldr	r3, [pc, #108]	@ (800501c <prvAddNewTaskToReadyList+0xd4>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d903      	bls.n	8004fbc <prvAddNewTaskToReadyList+0x74>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb8:	4a18      	ldr	r2, [pc, #96]	@ (800501c <prvAddNewTaskToReadyList+0xd4>)
 8004fba:	6013      	str	r3, [r2, #0]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	4413      	add	r3, r2
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	4a15      	ldr	r2, [pc, #84]	@ (8005020 <prvAddNewTaskToReadyList+0xd8>)
 8004fca:	441a      	add	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3304      	adds	r3, #4
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	4610      	mov	r0, r2
 8004fd4:	f7fe fee5 	bl	8003da2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004fd8:	f001 fb58 	bl	800668c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8005014 <prvAddNewTaskToReadyList+0xcc>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00e      	beq.n	8005002 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8005010 <prvAddNewTaskToReadyList+0xc8>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fee:	429a      	cmp	r2, r3
 8004ff0:	d207      	bcs.n	8005002 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8005024 <prvAddNewTaskToReadyList+0xdc>)
 8004ff4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	f3bf 8f4f 	dsb	sy
 8004ffe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005002:	bf00      	nop
 8005004:	3708      	adds	r7, #8
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	20000d40 	.word	0x20000d40
 8005010:	2000086c 	.word	0x2000086c
 8005014:	20000d4c 	.word	0x20000d4c
 8005018:	20000d5c 	.word	0x20000d5c
 800501c:	20000d48 	.word	0x20000d48
 8005020:	20000870 	.word	0x20000870
 8005024:	e000ed04 	.word	0xe000ed04

08005028 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005030:	2300      	movs	r3, #0
 8005032:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d018      	beq.n	800506c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800503a:	4b14      	ldr	r3, [pc, #80]	@ (800508c <vTaskDelay+0x64>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00b      	beq.n	800505a <vTaskDelay+0x32>
	__asm volatile
 8005042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005046:	f383 8811 	msr	BASEPRI, r3
 800504a:	f3bf 8f6f 	isb	sy
 800504e:	f3bf 8f4f 	dsb	sy
 8005052:	60bb      	str	r3, [r7, #8]
}
 8005054:	bf00      	nop
 8005056:	bf00      	nop
 8005058:	e7fd      	b.n	8005056 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800505a:	f000 f883 	bl	8005164 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800505e:	2100      	movs	r1, #0
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 fe03 	bl	8005c6c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005066:	f000 f88b 	bl	8005180 <xTaskResumeAll>
 800506a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d107      	bne.n	8005082 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005072:	4b07      	ldr	r3, [pc, #28]	@ (8005090 <vTaskDelay+0x68>)
 8005074:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005078:	601a      	str	r2, [r3, #0]
 800507a:	f3bf 8f4f 	dsb	sy
 800507e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005082:	bf00      	nop
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	20000d68 	.word	0x20000d68
 8005090:	e000ed04 	.word	0xe000ed04

08005094 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b08a      	sub	sp, #40	@ 0x28
 8005098:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800509a:	2300      	movs	r3, #0
 800509c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800509e:	2300      	movs	r3, #0
 80050a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80050a2:	463a      	mov	r2, r7
 80050a4:	1d39      	adds	r1, r7, #4
 80050a6:	f107 0308 	add.w	r3, r7, #8
 80050aa:	4618      	mov	r0, r3
 80050ac:	f7fe fe18 	bl	8003ce0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80050b0:	6839      	ldr	r1, [r7, #0]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	68ba      	ldr	r2, [r7, #8]
 80050b6:	9202      	str	r2, [sp, #8]
 80050b8:	9301      	str	r3, [sp, #4]
 80050ba:	2300      	movs	r3, #0
 80050bc:	9300      	str	r3, [sp, #0]
 80050be:	2300      	movs	r3, #0
 80050c0:	460a      	mov	r2, r1
 80050c2:	4922      	ldr	r1, [pc, #136]	@ (800514c <vTaskStartScheduler+0xb8>)
 80050c4:	4822      	ldr	r0, [pc, #136]	@ (8005150 <vTaskStartScheduler+0xbc>)
 80050c6:	f7ff fe09 	bl	8004cdc <xTaskCreateStatic>
 80050ca:	4603      	mov	r3, r0
 80050cc:	4a21      	ldr	r2, [pc, #132]	@ (8005154 <vTaskStartScheduler+0xc0>)
 80050ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80050d0:	4b20      	ldr	r3, [pc, #128]	@ (8005154 <vTaskStartScheduler+0xc0>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d002      	beq.n	80050de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80050d8:	2301      	movs	r3, #1
 80050da:	617b      	str	r3, [r7, #20]
 80050dc:	e001      	b.n	80050e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80050de:	2300      	movs	r3, #0
 80050e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d102      	bne.n	80050ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80050e8:	f000 fe14 	bl	8005d14 <xTimerCreateTimerTask>
 80050ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d116      	bne.n	8005122 <vTaskStartScheduler+0x8e>
	__asm volatile
 80050f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f8:	f383 8811 	msr	BASEPRI, r3
 80050fc:	f3bf 8f6f 	isb	sy
 8005100:	f3bf 8f4f 	dsb	sy
 8005104:	613b      	str	r3, [r7, #16]
}
 8005106:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005108:	4b13      	ldr	r3, [pc, #76]	@ (8005158 <vTaskStartScheduler+0xc4>)
 800510a:	f04f 32ff 	mov.w	r2, #4294967295
 800510e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005110:	4b12      	ldr	r3, [pc, #72]	@ (800515c <vTaskStartScheduler+0xc8>)
 8005112:	2201      	movs	r2, #1
 8005114:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005116:	4b12      	ldr	r3, [pc, #72]	@ (8005160 <vTaskStartScheduler+0xcc>)
 8005118:	2200      	movs	r2, #0
 800511a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800511c:	f001 f9e0 	bl	80064e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005120:	e00f      	b.n	8005142 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005128:	d10b      	bne.n	8005142 <vTaskStartScheduler+0xae>
	__asm volatile
 800512a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800512e:	f383 8811 	msr	BASEPRI, r3
 8005132:	f3bf 8f6f 	isb	sy
 8005136:	f3bf 8f4f 	dsb	sy
 800513a:	60fb      	str	r3, [r7, #12]
}
 800513c:	bf00      	nop
 800513e:	bf00      	nop
 8005140:	e7fd      	b.n	800513e <vTaskStartScheduler+0xaa>
}
 8005142:	bf00      	nop
 8005144:	3718      	adds	r7, #24
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	080075f4 	.word	0x080075f4
 8005150:	08005785 	.word	0x08005785
 8005154:	20000d64 	.word	0x20000d64
 8005158:	20000d60 	.word	0x20000d60
 800515c:	20000d4c 	.word	0x20000d4c
 8005160:	20000d44 	.word	0x20000d44

08005164 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005164:	b480      	push	{r7}
 8005166:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005168:	4b04      	ldr	r3, [pc, #16]	@ (800517c <vTaskSuspendAll+0x18>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	3301      	adds	r3, #1
 800516e:	4a03      	ldr	r2, [pc, #12]	@ (800517c <vTaskSuspendAll+0x18>)
 8005170:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005172:	bf00      	nop
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr
 800517c:	20000d68 	.word	0x20000d68

08005180 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005186:	2300      	movs	r3, #0
 8005188:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800518a:	2300      	movs	r3, #0
 800518c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800518e:	4b42      	ldr	r3, [pc, #264]	@ (8005298 <xTaskResumeAll+0x118>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d10b      	bne.n	80051ae <xTaskResumeAll+0x2e>
	__asm volatile
 8005196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800519a:	f383 8811 	msr	BASEPRI, r3
 800519e:	f3bf 8f6f 	isb	sy
 80051a2:	f3bf 8f4f 	dsb	sy
 80051a6:	603b      	str	r3, [r7, #0]
}
 80051a8:	bf00      	nop
 80051aa:	bf00      	nop
 80051ac:	e7fd      	b.n	80051aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80051ae:	f001 fa3b 	bl	8006628 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80051b2:	4b39      	ldr	r3, [pc, #228]	@ (8005298 <xTaskResumeAll+0x118>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	3b01      	subs	r3, #1
 80051b8:	4a37      	ldr	r2, [pc, #220]	@ (8005298 <xTaskResumeAll+0x118>)
 80051ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051bc:	4b36      	ldr	r3, [pc, #216]	@ (8005298 <xTaskResumeAll+0x118>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d162      	bne.n	800528a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80051c4:	4b35      	ldr	r3, [pc, #212]	@ (800529c <xTaskResumeAll+0x11c>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d05e      	beq.n	800528a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051cc:	e02f      	b.n	800522e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051ce:	4b34      	ldr	r3, [pc, #208]	@ (80052a0 <xTaskResumeAll+0x120>)
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	3318      	adds	r3, #24
 80051da:	4618      	mov	r0, r3
 80051dc:	f7fe fe3e 	bl	8003e5c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	3304      	adds	r3, #4
 80051e4:	4618      	mov	r0, r3
 80051e6:	f7fe fe39 	bl	8003e5c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051ee:	4b2d      	ldr	r3, [pc, #180]	@ (80052a4 <xTaskResumeAll+0x124>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d903      	bls.n	80051fe <xTaskResumeAll+0x7e>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051fa:	4a2a      	ldr	r2, [pc, #168]	@ (80052a4 <xTaskResumeAll+0x124>)
 80051fc:	6013      	str	r3, [r2, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005202:	4613      	mov	r3, r2
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	4413      	add	r3, r2
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	4a27      	ldr	r2, [pc, #156]	@ (80052a8 <xTaskResumeAll+0x128>)
 800520c:	441a      	add	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	3304      	adds	r3, #4
 8005212:	4619      	mov	r1, r3
 8005214:	4610      	mov	r0, r2
 8005216:	f7fe fdc4 	bl	8003da2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800521e:	4b23      	ldr	r3, [pc, #140]	@ (80052ac <xTaskResumeAll+0x12c>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005224:	429a      	cmp	r2, r3
 8005226:	d302      	bcc.n	800522e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005228:	4b21      	ldr	r3, [pc, #132]	@ (80052b0 <xTaskResumeAll+0x130>)
 800522a:	2201      	movs	r2, #1
 800522c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800522e:	4b1c      	ldr	r3, [pc, #112]	@ (80052a0 <xTaskResumeAll+0x120>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1cb      	bne.n	80051ce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d001      	beq.n	8005240 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800523c:	f000 fb58 	bl	80058f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005240:	4b1c      	ldr	r3, [pc, #112]	@ (80052b4 <xTaskResumeAll+0x134>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d010      	beq.n	800526e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800524c:	f000 f846 	bl	80052dc <xTaskIncrementTick>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	d002      	beq.n	800525c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005256:	4b16      	ldr	r3, [pc, #88]	@ (80052b0 <xTaskResumeAll+0x130>)
 8005258:	2201      	movs	r2, #1
 800525a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	3b01      	subs	r3, #1
 8005260:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1f1      	bne.n	800524c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005268:	4b12      	ldr	r3, [pc, #72]	@ (80052b4 <xTaskResumeAll+0x134>)
 800526a:	2200      	movs	r2, #0
 800526c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800526e:	4b10      	ldr	r3, [pc, #64]	@ (80052b0 <xTaskResumeAll+0x130>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d009      	beq.n	800528a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005276:	2301      	movs	r3, #1
 8005278:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800527a:	4b0f      	ldr	r3, [pc, #60]	@ (80052b8 <xTaskResumeAll+0x138>)
 800527c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005280:	601a      	str	r2, [r3, #0]
 8005282:	f3bf 8f4f 	dsb	sy
 8005286:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800528a:	f001 f9ff 	bl	800668c <vPortExitCritical>

	return xAlreadyYielded;
 800528e:	68bb      	ldr	r3, [r7, #8]
}
 8005290:	4618      	mov	r0, r3
 8005292:	3710      	adds	r7, #16
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}
 8005298:	20000d68 	.word	0x20000d68
 800529c:	20000d40 	.word	0x20000d40
 80052a0:	20000d00 	.word	0x20000d00
 80052a4:	20000d48 	.word	0x20000d48
 80052a8:	20000870 	.word	0x20000870
 80052ac:	2000086c 	.word	0x2000086c
 80052b0:	20000d54 	.word	0x20000d54
 80052b4:	20000d50 	.word	0x20000d50
 80052b8:	e000ed04 	.word	0xe000ed04

080052bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80052c2:	4b05      	ldr	r3, [pc, #20]	@ (80052d8 <xTaskGetTickCount+0x1c>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80052c8:	687b      	ldr	r3, [r7, #4]
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	20000d44 	.word	0x20000d44

080052dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b086      	sub	sp, #24
 80052e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80052e2:	2300      	movs	r3, #0
 80052e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052e6:	4b4f      	ldr	r3, [pc, #316]	@ (8005424 <xTaskIncrementTick+0x148>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	f040 8090 	bne.w	8005410 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80052f0:	4b4d      	ldr	r3, [pc, #308]	@ (8005428 <xTaskIncrementTick+0x14c>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	3301      	adds	r3, #1
 80052f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80052f8:	4a4b      	ldr	r2, [pc, #300]	@ (8005428 <xTaskIncrementTick+0x14c>)
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d121      	bne.n	8005348 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005304:	4b49      	ldr	r3, [pc, #292]	@ (800542c <xTaskIncrementTick+0x150>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00b      	beq.n	8005326 <xTaskIncrementTick+0x4a>
	__asm volatile
 800530e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005312:	f383 8811 	msr	BASEPRI, r3
 8005316:	f3bf 8f6f 	isb	sy
 800531a:	f3bf 8f4f 	dsb	sy
 800531e:	603b      	str	r3, [r7, #0]
}
 8005320:	bf00      	nop
 8005322:	bf00      	nop
 8005324:	e7fd      	b.n	8005322 <xTaskIncrementTick+0x46>
 8005326:	4b41      	ldr	r3, [pc, #260]	@ (800542c <xTaskIncrementTick+0x150>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	60fb      	str	r3, [r7, #12]
 800532c:	4b40      	ldr	r3, [pc, #256]	@ (8005430 <xTaskIncrementTick+0x154>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a3e      	ldr	r2, [pc, #248]	@ (800542c <xTaskIncrementTick+0x150>)
 8005332:	6013      	str	r3, [r2, #0]
 8005334:	4a3e      	ldr	r2, [pc, #248]	@ (8005430 <xTaskIncrementTick+0x154>)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6013      	str	r3, [r2, #0]
 800533a:	4b3e      	ldr	r3, [pc, #248]	@ (8005434 <xTaskIncrementTick+0x158>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	3301      	adds	r3, #1
 8005340:	4a3c      	ldr	r2, [pc, #240]	@ (8005434 <xTaskIncrementTick+0x158>)
 8005342:	6013      	str	r3, [r2, #0]
 8005344:	f000 fad4 	bl	80058f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005348:	4b3b      	ldr	r3, [pc, #236]	@ (8005438 <xTaskIncrementTick+0x15c>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	693a      	ldr	r2, [r7, #16]
 800534e:	429a      	cmp	r2, r3
 8005350:	d349      	bcc.n	80053e6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005352:	4b36      	ldr	r3, [pc, #216]	@ (800542c <xTaskIncrementTick+0x150>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d104      	bne.n	8005366 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800535c:	4b36      	ldr	r3, [pc, #216]	@ (8005438 <xTaskIncrementTick+0x15c>)
 800535e:	f04f 32ff 	mov.w	r2, #4294967295
 8005362:	601a      	str	r2, [r3, #0]
					break;
 8005364:	e03f      	b.n	80053e6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005366:	4b31      	ldr	r3, [pc, #196]	@ (800542c <xTaskIncrementTick+0x150>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	429a      	cmp	r2, r3
 800537c:	d203      	bcs.n	8005386 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800537e:	4a2e      	ldr	r2, [pc, #184]	@ (8005438 <xTaskIncrementTick+0x15c>)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005384:	e02f      	b.n	80053e6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	3304      	adds	r3, #4
 800538a:	4618      	mov	r0, r3
 800538c:	f7fe fd66 	bl	8003e5c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005394:	2b00      	cmp	r3, #0
 8005396:	d004      	beq.n	80053a2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	3318      	adds	r3, #24
 800539c:	4618      	mov	r0, r3
 800539e:	f7fe fd5d 	bl	8003e5c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053a6:	4b25      	ldr	r3, [pc, #148]	@ (800543c <xTaskIncrementTick+0x160>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d903      	bls.n	80053b6 <xTaskIncrementTick+0xda>
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053b2:	4a22      	ldr	r2, [pc, #136]	@ (800543c <xTaskIncrementTick+0x160>)
 80053b4:	6013      	str	r3, [r2, #0]
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ba:	4613      	mov	r3, r2
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	4413      	add	r3, r2
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	4a1f      	ldr	r2, [pc, #124]	@ (8005440 <xTaskIncrementTick+0x164>)
 80053c4:	441a      	add	r2, r3
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	3304      	adds	r3, #4
 80053ca:	4619      	mov	r1, r3
 80053cc:	4610      	mov	r0, r2
 80053ce:	f7fe fce8 	bl	8003da2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053d6:	4b1b      	ldr	r3, [pc, #108]	@ (8005444 <xTaskIncrementTick+0x168>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053dc:	429a      	cmp	r2, r3
 80053de:	d3b8      	bcc.n	8005352 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80053e0:	2301      	movs	r3, #1
 80053e2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053e4:	e7b5      	b.n	8005352 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80053e6:	4b17      	ldr	r3, [pc, #92]	@ (8005444 <xTaskIncrementTick+0x168>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ec:	4914      	ldr	r1, [pc, #80]	@ (8005440 <xTaskIncrementTick+0x164>)
 80053ee:	4613      	mov	r3, r2
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	4413      	add	r3, r2
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	440b      	add	r3, r1
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d901      	bls.n	8005402 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80053fe:	2301      	movs	r3, #1
 8005400:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005402:	4b11      	ldr	r3, [pc, #68]	@ (8005448 <xTaskIncrementTick+0x16c>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d007      	beq.n	800541a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800540a:	2301      	movs	r3, #1
 800540c:	617b      	str	r3, [r7, #20]
 800540e:	e004      	b.n	800541a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005410:	4b0e      	ldr	r3, [pc, #56]	@ (800544c <xTaskIncrementTick+0x170>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	3301      	adds	r3, #1
 8005416:	4a0d      	ldr	r2, [pc, #52]	@ (800544c <xTaskIncrementTick+0x170>)
 8005418:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800541a:	697b      	ldr	r3, [r7, #20]
}
 800541c:	4618      	mov	r0, r3
 800541e:	3718      	adds	r7, #24
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}
 8005424:	20000d68 	.word	0x20000d68
 8005428:	20000d44 	.word	0x20000d44
 800542c:	20000cf8 	.word	0x20000cf8
 8005430:	20000cfc 	.word	0x20000cfc
 8005434:	20000d58 	.word	0x20000d58
 8005438:	20000d60 	.word	0x20000d60
 800543c:	20000d48 	.word	0x20000d48
 8005440:	20000870 	.word	0x20000870
 8005444:	2000086c 	.word	0x2000086c
 8005448:	20000d54 	.word	0x20000d54
 800544c:	20000d50 	.word	0x20000d50

08005450 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005450:	b480      	push	{r7}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005456:	4b28      	ldr	r3, [pc, #160]	@ (80054f8 <vTaskSwitchContext+0xa8>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d003      	beq.n	8005466 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800545e:	4b27      	ldr	r3, [pc, #156]	@ (80054fc <vTaskSwitchContext+0xac>)
 8005460:	2201      	movs	r2, #1
 8005462:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005464:	e042      	b.n	80054ec <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8005466:	4b25      	ldr	r3, [pc, #148]	@ (80054fc <vTaskSwitchContext+0xac>)
 8005468:	2200      	movs	r2, #0
 800546a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800546c:	4b24      	ldr	r3, [pc, #144]	@ (8005500 <vTaskSwitchContext+0xb0>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	60fb      	str	r3, [r7, #12]
 8005472:	e011      	b.n	8005498 <vTaskSwitchContext+0x48>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d10b      	bne.n	8005492 <vTaskSwitchContext+0x42>
	__asm volatile
 800547a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800547e:	f383 8811 	msr	BASEPRI, r3
 8005482:	f3bf 8f6f 	isb	sy
 8005486:	f3bf 8f4f 	dsb	sy
 800548a:	607b      	str	r3, [r7, #4]
}
 800548c:	bf00      	nop
 800548e:	bf00      	nop
 8005490:	e7fd      	b.n	800548e <vTaskSwitchContext+0x3e>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	3b01      	subs	r3, #1
 8005496:	60fb      	str	r3, [r7, #12]
 8005498:	491a      	ldr	r1, [pc, #104]	@ (8005504 <vTaskSwitchContext+0xb4>)
 800549a:	68fa      	ldr	r2, [r7, #12]
 800549c:	4613      	mov	r3, r2
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	4413      	add	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	440b      	add	r3, r1
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d0e3      	beq.n	8005474 <vTaskSwitchContext+0x24>
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	4613      	mov	r3, r2
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	4413      	add	r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	4a13      	ldr	r2, [pc, #76]	@ (8005504 <vTaskSwitchContext+0xb4>)
 80054b8:	4413      	add	r3, r2
 80054ba:	60bb      	str	r3, [r7, #8]
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	685a      	ldr	r2, [r3, #4]
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	605a      	str	r2, [r3, #4]
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	685a      	ldr	r2, [r3, #4]
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	3308      	adds	r3, #8
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d104      	bne.n	80054dc <vTaskSwitchContext+0x8c>
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	685a      	ldr	r2, [r3, #4]
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	605a      	str	r2, [r3, #4]
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	4a09      	ldr	r2, [pc, #36]	@ (8005508 <vTaskSwitchContext+0xb8>)
 80054e4:	6013      	str	r3, [r2, #0]
 80054e6:	4a06      	ldr	r2, [pc, #24]	@ (8005500 <vTaskSwitchContext+0xb0>)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6013      	str	r3, [r2, #0]
}
 80054ec:	bf00      	nop
 80054ee:	3714      	adds	r7, #20
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr
 80054f8:	20000d68 	.word	0x20000d68
 80054fc:	20000d54 	.word	0x20000d54
 8005500:	20000d48 	.word	0x20000d48
 8005504:	20000870 	.word	0x20000870
 8005508:	2000086c 	.word	0x2000086c

0800550c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d10b      	bne.n	8005534 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800551c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005520:	f383 8811 	msr	BASEPRI, r3
 8005524:	f3bf 8f6f 	isb	sy
 8005528:	f3bf 8f4f 	dsb	sy
 800552c:	60fb      	str	r3, [r7, #12]
}
 800552e:	bf00      	nop
 8005530:	bf00      	nop
 8005532:	e7fd      	b.n	8005530 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005534:	4b07      	ldr	r3, [pc, #28]	@ (8005554 <vTaskPlaceOnEventList+0x48>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	3318      	adds	r3, #24
 800553a:	4619      	mov	r1, r3
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f7fe fc54 	bl	8003dea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005542:	2101      	movs	r1, #1
 8005544:	6838      	ldr	r0, [r7, #0]
 8005546:	f000 fb91 	bl	8005c6c <prvAddCurrentTaskToDelayedList>
}
 800554a:	bf00      	nop
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	2000086c 	.word	0x2000086c

08005558 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d10b      	bne.n	8005582 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800556a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800556e:	f383 8811 	msr	BASEPRI, r3
 8005572:	f3bf 8f6f 	isb	sy
 8005576:	f3bf 8f4f 	dsb	sy
 800557a:	617b      	str	r3, [r7, #20]
}
 800557c:	bf00      	nop
 800557e:	bf00      	nop
 8005580:	e7fd      	b.n	800557e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005582:	4b0a      	ldr	r3, [pc, #40]	@ (80055ac <vTaskPlaceOnEventListRestricted+0x54>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	3318      	adds	r3, #24
 8005588:	4619      	mov	r1, r3
 800558a:	68f8      	ldr	r0, [r7, #12]
 800558c:	f7fe fc09 	bl	8003da2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d002      	beq.n	800559c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005596:	f04f 33ff 	mov.w	r3, #4294967295
 800559a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800559c:	6879      	ldr	r1, [r7, #4]
 800559e:	68b8      	ldr	r0, [r7, #8]
 80055a0:	f000 fb64 	bl	8005c6c <prvAddCurrentTaskToDelayedList>
	}
 80055a4:	bf00      	nop
 80055a6:	3718      	adds	r7, #24
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}
 80055ac:	2000086c 	.word	0x2000086c

080055b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b086      	sub	sp, #24
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	68db      	ldr	r3, [r3, #12]
 80055be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d10b      	bne.n	80055de <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80055c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ca:	f383 8811 	msr	BASEPRI, r3
 80055ce:	f3bf 8f6f 	isb	sy
 80055d2:	f3bf 8f4f 	dsb	sy
 80055d6:	60fb      	str	r3, [r7, #12]
}
 80055d8:	bf00      	nop
 80055da:	bf00      	nop
 80055dc:	e7fd      	b.n	80055da <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	3318      	adds	r3, #24
 80055e2:	4618      	mov	r0, r3
 80055e4:	f7fe fc3a 	bl	8003e5c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005660 <xTaskRemoveFromEventList+0xb0>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d11d      	bne.n	800562c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	3304      	adds	r3, #4
 80055f4:	4618      	mov	r0, r3
 80055f6:	f7fe fc31 	bl	8003e5c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055fe:	4b19      	ldr	r3, [pc, #100]	@ (8005664 <xTaskRemoveFromEventList+0xb4>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	429a      	cmp	r2, r3
 8005604:	d903      	bls.n	800560e <xTaskRemoveFromEventList+0x5e>
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800560a:	4a16      	ldr	r2, [pc, #88]	@ (8005664 <xTaskRemoveFromEventList+0xb4>)
 800560c:	6013      	str	r3, [r2, #0]
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005612:	4613      	mov	r3, r2
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	4413      	add	r3, r2
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	4a13      	ldr	r2, [pc, #76]	@ (8005668 <xTaskRemoveFromEventList+0xb8>)
 800561c:	441a      	add	r2, r3
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	3304      	adds	r3, #4
 8005622:	4619      	mov	r1, r3
 8005624:	4610      	mov	r0, r2
 8005626:	f7fe fbbc 	bl	8003da2 <vListInsertEnd>
 800562a:	e005      	b.n	8005638 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	3318      	adds	r3, #24
 8005630:	4619      	mov	r1, r3
 8005632:	480e      	ldr	r0, [pc, #56]	@ (800566c <xTaskRemoveFromEventList+0xbc>)
 8005634:	f7fe fbb5 	bl	8003da2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800563c:	4b0c      	ldr	r3, [pc, #48]	@ (8005670 <xTaskRemoveFromEventList+0xc0>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005642:	429a      	cmp	r2, r3
 8005644:	d905      	bls.n	8005652 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005646:	2301      	movs	r3, #1
 8005648:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800564a:	4b0a      	ldr	r3, [pc, #40]	@ (8005674 <xTaskRemoveFromEventList+0xc4>)
 800564c:	2201      	movs	r2, #1
 800564e:	601a      	str	r2, [r3, #0]
 8005650:	e001      	b.n	8005656 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005652:	2300      	movs	r3, #0
 8005654:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005656:	697b      	ldr	r3, [r7, #20]
}
 8005658:	4618      	mov	r0, r3
 800565a:	3718      	adds	r7, #24
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	20000d68 	.word	0x20000d68
 8005664:	20000d48 	.word	0x20000d48
 8005668:	20000870 	.word	0x20000870
 800566c:	20000d00 	.word	0x20000d00
 8005670:	2000086c 	.word	0x2000086c
 8005674:	20000d54 	.word	0x20000d54

08005678 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005680:	4b06      	ldr	r3, [pc, #24]	@ (800569c <vTaskInternalSetTimeOutState+0x24>)
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005688:	4b05      	ldr	r3, [pc, #20]	@ (80056a0 <vTaskInternalSetTimeOutState+0x28>)
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	605a      	str	r2, [r3, #4]
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr
 800569c:	20000d58 	.word	0x20000d58
 80056a0:	20000d44 	.word	0x20000d44

080056a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b088      	sub	sp, #32
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d10b      	bne.n	80056cc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80056b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056b8:	f383 8811 	msr	BASEPRI, r3
 80056bc:	f3bf 8f6f 	isb	sy
 80056c0:	f3bf 8f4f 	dsb	sy
 80056c4:	613b      	str	r3, [r7, #16]
}
 80056c6:	bf00      	nop
 80056c8:	bf00      	nop
 80056ca:	e7fd      	b.n	80056c8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d10b      	bne.n	80056ea <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80056d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d6:	f383 8811 	msr	BASEPRI, r3
 80056da:	f3bf 8f6f 	isb	sy
 80056de:	f3bf 8f4f 	dsb	sy
 80056e2:	60fb      	str	r3, [r7, #12]
}
 80056e4:	bf00      	nop
 80056e6:	bf00      	nop
 80056e8:	e7fd      	b.n	80056e6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80056ea:	f000 ff9d 	bl	8006628 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80056ee:	4b1d      	ldr	r3, [pc, #116]	@ (8005764 <xTaskCheckForTimeOut+0xc0>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	69ba      	ldr	r2, [r7, #24]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005706:	d102      	bne.n	800570e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005708:	2300      	movs	r3, #0
 800570a:	61fb      	str	r3, [r7, #28]
 800570c:	e023      	b.n	8005756 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	4b15      	ldr	r3, [pc, #84]	@ (8005768 <xTaskCheckForTimeOut+0xc4>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	429a      	cmp	r2, r3
 8005718:	d007      	beq.n	800572a <xTaskCheckForTimeOut+0x86>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	69ba      	ldr	r2, [r7, #24]
 8005720:	429a      	cmp	r2, r3
 8005722:	d302      	bcc.n	800572a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005724:	2301      	movs	r3, #1
 8005726:	61fb      	str	r3, [r7, #28]
 8005728:	e015      	b.n	8005756 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	429a      	cmp	r2, r3
 8005732:	d20b      	bcs.n	800574c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	1ad2      	subs	r2, r2, r3
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f7ff ff99 	bl	8005678 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005746:	2300      	movs	r3, #0
 8005748:	61fb      	str	r3, [r7, #28]
 800574a:	e004      	b.n	8005756 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	2200      	movs	r2, #0
 8005750:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005752:	2301      	movs	r3, #1
 8005754:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005756:	f000 ff99 	bl	800668c <vPortExitCritical>

	return xReturn;
 800575a:	69fb      	ldr	r3, [r7, #28]
}
 800575c:	4618      	mov	r0, r3
 800575e:	3720      	adds	r7, #32
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}
 8005764:	20000d44 	.word	0x20000d44
 8005768:	20000d58 	.word	0x20000d58

0800576c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800576c:	b480      	push	{r7}
 800576e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005770:	4b03      	ldr	r3, [pc, #12]	@ (8005780 <vTaskMissedYield+0x14>)
 8005772:	2201      	movs	r2, #1
 8005774:	601a      	str	r2, [r3, #0]
}
 8005776:	bf00      	nop
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr
 8005780:	20000d54 	.word	0x20000d54

08005784 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b082      	sub	sp, #8
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800578c:	f000 f852 	bl	8005834 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005790:	4b06      	ldr	r3, [pc, #24]	@ (80057ac <prvIdleTask+0x28>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2b01      	cmp	r3, #1
 8005796:	d9f9      	bls.n	800578c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005798:	4b05      	ldr	r3, [pc, #20]	@ (80057b0 <prvIdleTask+0x2c>)
 800579a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800579e:	601a      	str	r2, [r3, #0]
 80057a0:	f3bf 8f4f 	dsb	sy
 80057a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80057a8:	e7f0      	b.n	800578c <prvIdleTask+0x8>
 80057aa:	bf00      	nop
 80057ac:	20000870 	.word	0x20000870
 80057b0:	e000ed04 	.word	0xe000ed04

080057b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b082      	sub	sp, #8
 80057b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057ba:	2300      	movs	r3, #0
 80057bc:	607b      	str	r3, [r7, #4]
 80057be:	e00c      	b.n	80057da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	4613      	mov	r3, r2
 80057c4:	009b      	lsls	r3, r3, #2
 80057c6:	4413      	add	r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	4a12      	ldr	r2, [pc, #72]	@ (8005814 <prvInitialiseTaskLists+0x60>)
 80057cc:	4413      	add	r3, r2
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7fe faba 	bl	8003d48 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	3301      	adds	r3, #1
 80057d8:	607b      	str	r3, [r7, #4]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2b37      	cmp	r3, #55	@ 0x37
 80057de:	d9ef      	bls.n	80057c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80057e0:	480d      	ldr	r0, [pc, #52]	@ (8005818 <prvInitialiseTaskLists+0x64>)
 80057e2:	f7fe fab1 	bl	8003d48 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80057e6:	480d      	ldr	r0, [pc, #52]	@ (800581c <prvInitialiseTaskLists+0x68>)
 80057e8:	f7fe faae 	bl	8003d48 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80057ec:	480c      	ldr	r0, [pc, #48]	@ (8005820 <prvInitialiseTaskLists+0x6c>)
 80057ee:	f7fe faab 	bl	8003d48 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80057f2:	480c      	ldr	r0, [pc, #48]	@ (8005824 <prvInitialiseTaskLists+0x70>)
 80057f4:	f7fe faa8 	bl	8003d48 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80057f8:	480b      	ldr	r0, [pc, #44]	@ (8005828 <prvInitialiseTaskLists+0x74>)
 80057fa:	f7fe faa5 	bl	8003d48 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80057fe:	4b0b      	ldr	r3, [pc, #44]	@ (800582c <prvInitialiseTaskLists+0x78>)
 8005800:	4a05      	ldr	r2, [pc, #20]	@ (8005818 <prvInitialiseTaskLists+0x64>)
 8005802:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005804:	4b0a      	ldr	r3, [pc, #40]	@ (8005830 <prvInitialiseTaskLists+0x7c>)
 8005806:	4a05      	ldr	r2, [pc, #20]	@ (800581c <prvInitialiseTaskLists+0x68>)
 8005808:	601a      	str	r2, [r3, #0]
}
 800580a:	bf00      	nop
 800580c:	3708      	adds	r7, #8
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	20000870 	.word	0x20000870
 8005818:	20000cd0 	.word	0x20000cd0
 800581c:	20000ce4 	.word	0x20000ce4
 8005820:	20000d00 	.word	0x20000d00
 8005824:	20000d14 	.word	0x20000d14
 8005828:	20000d2c 	.word	0x20000d2c
 800582c:	20000cf8 	.word	0x20000cf8
 8005830:	20000cfc 	.word	0x20000cfc

08005834 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800583a:	e019      	b.n	8005870 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800583c:	f000 fef4 	bl	8006628 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005840:	4b10      	ldr	r3, [pc, #64]	@ (8005884 <prvCheckTasksWaitingTermination+0x50>)
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	3304      	adds	r3, #4
 800584c:	4618      	mov	r0, r3
 800584e:	f7fe fb05 	bl	8003e5c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005852:	4b0d      	ldr	r3, [pc, #52]	@ (8005888 <prvCheckTasksWaitingTermination+0x54>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	3b01      	subs	r3, #1
 8005858:	4a0b      	ldr	r2, [pc, #44]	@ (8005888 <prvCheckTasksWaitingTermination+0x54>)
 800585a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800585c:	4b0b      	ldr	r3, [pc, #44]	@ (800588c <prvCheckTasksWaitingTermination+0x58>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	3b01      	subs	r3, #1
 8005862:	4a0a      	ldr	r2, [pc, #40]	@ (800588c <prvCheckTasksWaitingTermination+0x58>)
 8005864:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005866:	f000 ff11 	bl	800668c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f000 f810 	bl	8005890 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005870:	4b06      	ldr	r3, [pc, #24]	@ (800588c <prvCheckTasksWaitingTermination+0x58>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1e1      	bne.n	800583c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005878:	bf00      	nop
 800587a:	bf00      	nop
 800587c:	3708      	adds	r7, #8
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	20000d14 	.word	0x20000d14
 8005888:	20000d40 	.word	0x20000d40
 800588c:	20000d28 	.word	0x20000d28

08005890 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d108      	bne.n	80058b4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058a6:	4618      	mov	r0, r3
 80058a8:	f001 f8ae 	bl	8006a08 <vPortFree>
				vPortFree( pxTCB );
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f001 f8ab 	bl	8006a08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80058b2:	e019      	b.n	80058e8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d103      	bne.n	80058c6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f001 f8a2 	bl	8006a08 <vPortFree>
	}
 80058c4:	e010      	b.n	80058e8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d00b      	beq.n	80058e8 <prvDeleteTCB+0x58>
	__asm volatile
 80058d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d4:	f383 8811 	msr	BASEPRI, r3
 80058d8:	f3bf 8f6f 	isb	sy
 80058dc:	f3bf 8f4f 	dsb	sy
 80058e0:	60fb      	str	r3, [r7, #12]
}
 80058e2:	bf00      	nop
 80058e4:	bf00      	nop
 80058e6:	e7fd      	b.n	80058e4 <prvDeleteTCB+0x54>
	}
 80058e8:	bf00      	nop
 80058ea:	3710      	adds	r7, #16
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005928 <prvResetNextTaskUnblockTime+0x38>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d104      	bne.n	800590a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005900:	4b0a      	ldr	r3, [pc, #40]	@ (800592c <prvResetNextTaskUnblockTime+0x3c>)
 8005902:	f04f 32ff 	mov.w	r2, #4294967295
 8005906:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005908:	e008      	b.n	800591c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800590a:	4b07      	ldr	r3, [pc, #28]	@ (8005928 <prvResetNextTaskUnblockTime+0x38>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	68db      	ldr	r3, [r3, #12]
 8005912:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	4a04      	ldr	r2, [pc, #16]	@ (800592c <prvResetNextTaskUnblockTime+0x3c>)
 800591a:	6013      	str	r3, [r2, #0]
}
 800591c:	bf00      	nop
 800591e:	370c      	adds	r7, #12
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr
 8005928:	20000cf8 	.word	0x20000cf8
 800592c:	20000d60 	.word	0x20000d60

08005930 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8005936:	4b05      	ldr	r3, [pc, #20]	@ (800594c <xTaskGetCurrentTaskHandle+0x1c>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800593c:	687b      	ldr	r3, [r7, #4]
	}
 800593e:	4618      	mov	r0, r3
 8005940:	370c      	adds	r7, #12
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	2000086c 	.word	0x2000086c

08005950 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005956:	4b0b      	ldr	r3, [pc, #44]	@ (8005984 <xTaskGetSchedulerState+0x34>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d102      	bne.n	8005964 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800595e:	2301      	movs	r3, #1
 8005960:	607b      	str	r3, [r7, #4]
 8005962:	e008      	b.n	8005976 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005964:	4b08      	ldr	r3, [pc, #32]	@ (8005988 <xTaskGetSchedulerState+0x38>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d102      	bne.n	8005972 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800596c:	2302      	movs	r3, #2
 800596e:	607b      	str	r3, [r7, #4]
 8005970:	e001      	b.n	8005976 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005972:	2300      	movs	r3, #0
 8005974:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005976:	687b      	ldr	r3, [r7, #4]
	}
 8005978:	4618      	mov	r0, r3
 800597a:	370c      	adds	r7, #12
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr
 8005984:	20000d4c 	.word	0x20000d4c
 8005988:	20000d68 	.word	0x20000d68

0800598c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005998:	2300      	movs	r3, #0
 800599a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d051      	beq.n	8005a46 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059a6:	4b2a      	ldr	r3, [pc, #168]	@ (8005a50 <xTaskPriorityInherit+0xc4>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d241      	bcs.n	8005a34 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	699b      	ldr	r3, [r3, #24]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	db06      	blt.n	80059c6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059b8:	4b25      	ldr	r3, [pc, #148]	@ (8005a50 <xTaskPriorityInherit+0xc4>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059be:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	6959      	ldr	r1, [r3, #20]
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ce:	4613      	mov	r3, r2
 80059d0:	009b      	lsls	r3, r3, #2
 80059d2:	4413      	add	r3, r2
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	4a1f      	ldr	r2, [pc, #124]	@ (8005a54 <xTaskPriorityInherit+0xc8>)
 80059d8:	4413      	add	r3, r2
 80059da:	4299      	cmp	r1, r3
 80059dc:	d122      	bne.n	8005a24 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	3304      	adds	r3, #4
 80059e2:	4618      	mov	r0, r3
 80059e4:	f7fe fa3a 	bl	8003e5c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80059e8:	4b19      	ldr	r3, [pc, #100]	@ (8005a50 <xTaskPriorityInherit+0xc4>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059f6:	4b18      	ldr	r3, [pc, #96]	@ (8005a58 <xTaskPriorityInherit+0xcc>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d903      	bls.n	8005a06 <xTaskPriorityInherit+0x7a>
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a02:	4a15      	ldr	r2, [pc, #84]	@ (8005a58 <xTaskPriorityInherit+0xcc>)
 8005a04:	6013      	str	r3, [r2, #0]
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	4413      	add	r3, r2
 8005a10:	009b      	lsls	r3, r3, #2
 8005a12:	4a10      	ldr	r2, [pc, #64]	@ (8005a54 <xTaskPriorityInherit+0xc8>)
 8005a14:	441a      	add	r2, r3
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	3304      	adds	r3, #4
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	4610      	mov	r0, r2
 8005a1e:	f7fe f9c0 	bl	8003da2 <vListInsertEnd>
 8005a22:	e004      	b.n	8005a2e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005a24:	4b0a      	ldr	r3, [pc, #40]	@ (8005a50 <xTaskPriorityInherit+0xc4>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	60fb      	str	r3, [r7, #12]
 8005a32:	e008      	b.n	8005a46 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005a38:	4b05      	ldr	r3, [pc, #20]	@ (8005a50 <xTaskPriorityInherit+0xc4>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d201      	bcs.n	8005a46 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005a42:	2301      	movs	r3, #1
 8005a44:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005a46:	68fb      	ldr	r3, [r7, #12]
	}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3710      	adds	r7, #16
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	2000086c 	.word	0x2000086c
 8005a54:	20000870 	.word	0x20000870
 8005a58:	20000d48 	.word	0x20000d48

08005a5c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b086      	sub	sp, #24
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d058      	beq.n	8005b24 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005a72:	4b2f      	ldr	r3, [pc, #188]	@ (8005b30 <xTaskPriorityDisinherit+0xd4>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d00b      	beq.n	8005a94 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a80:	f383 8811 	msr	BASEPRI, r3
 8005a84:	f3bf 8f6f 	isb	sy
 8005a88:	f3bf 8f4f 	dsb	sy
 8005a8c:	60fb      	str	r3, [r7, #12]
}
 8005a8e:	bf00      	nop
 8005a90:	bf00      	nop
 8005a92:	e7fd      	b.n	8005a90 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d10b      	bne.n	8005ab4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa0:	f383 8811 	msr	BASEPRI, r3
 8005aa4:	f3bf 8f6f 	isb	sy
 8005aa8:	f3bf 8f4f 	dsb	sy
 8005aac:	60bb      	str	r3, [r7, #8]
}
 8005aae:	bf00      	nop
 8005ab0:	bf00      	nop
 8005ab2:	e7fd      	b.n	8005ab0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ab8:	1e5a      	subs	r2, r3, #1
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d02c      	beq.n	8005b24 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d128      	bne.n	8005b24 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	3304      	adds	r3, #4
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f7fe f9c0 	bl	8003e5c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005af4:	4b0f      	ldr	r3, [pc, #60]	@ (8005b34 <xTaskPriorityDisinherit+0xd8>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d903      	bls.n	8005b04 <xTaskPriorityDisinherit+0xa8>
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b00:	4a0c      	ldr	r2, [pc, #48]	@ (8005b34 <xTaskPriorityDisinherit+0xd8>)
 8005b02:	6013      	str	r3, [r2, #0]
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b08:	4613      	mov	r3, r2
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	4413      	add	r3, r2
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	4a09      	ldr	r2, [pc, #36]	@ (8005b38 <xTaskPriorityDisinherit+0xdc>)
 8005b12:	441a      	add	r2, r3
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	3304      	adds	r3, #4
 8005b18:	4619      	mov	r1, r3
 8005b1a:	4610      	mov	r0, r2
 8005b1c:	f7fe f941 	bl	8003da2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005b20:	2301      	movs	r3, #1
 8005b22:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005b24:	697b      	ldr	r3, [r7, #20]
	}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3718      	adds	r7, #24
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	bf00      	nop
 8005b30:	2000086c 	.word	0x2000086c
 8005b34:	20000d48 	.word	0x20000d48
 8005b38:	20000870 	.word	0x20000870

08005b3c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b088      	sub	sp, #32
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d06c      	beq.n	8005c2e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005b54:	69bb      	ldr	r3, [r7, #24]
 8005b56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d10b      	bne.n	8005b74 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b60:	f383 8811 	msr	BASEPRI, r3
 8005b64:	f3bf 8f6f 	isb	sy
 8005b68:	f3bf 8f4f 	dsb	sy
 8005b6c:	60fb      	str	r3, [r7, #12]
}
 8005b6e:	bf00      	nop
 8005b70:	bf00      	nop
 8005b72:	e7fd      	b.n	8005b70 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b78:	683a      	ldr	r2, [r7, #0]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d902      	bls.n	8005b84 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	61fb      	str	r3, [r7, #28]
 8005b82:	e002      	b.n	8005b8a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005b84:	69bb      	ldr	r3, [r7, #24]
 8005b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b88:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b8e:	69fa      	ldr	r2, [r7, #28]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d04c      	beq.n	8005c2e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b98:	697a      	ldr	r2, [r7, #20]
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d147      	bne.n	8005c2e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005b9e:	4b26      	ldr	r3, [pc, #152]	@ (8005c38 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	69ba      	ldr	r2, [r7, #24]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d10b      	bne.n	8005bc0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bac:	f383 8811 	msr	BASEPRI, r3
 8005bb0:	f3bf 8f6f 	isb	sy
 8005bb4:	f3bf 8f4f 	dsb	sy
 8005bb8:	60bb      	str	r3, [r7, #8]
}
 8005bba:	bf00      	nop
 8005bbc:	bf00      	nop
 8005bbe:	e7fd      	b.n	8005bbc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	69fa      	ldr	r2, [r7, #28]
 8005bca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	699b      	ldr	r3, [r3, #24]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	db04      	blt.n	8005bde <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	6959      	ldr	r1, [r3, #20]
 8005be2:	693a      	ldr	r2, [r7, #16]
 8005be4:	4613      	mov	r3, r2
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	4413      	add	r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	4a13      	ldr	r2, [pc, #76]	@ (8005c3c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005bee:	4413      	add	r3, r2
 8005bf0:	4299      	cmp	r1, r3
 8005bf2:	d11c      	bne.n	8005c2e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	3304      	adds	r3, #4
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f7fe f92f 	bl	8003e5c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c02:	4b0f      	ldr	r3, [pc, #60]	@ (8005c40 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d903      	bls.n	8005c12 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c0e:	4a0c      	ldr	r2, [pc, #48]	@ (8005c40 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005c10:	6013      	str	r3, [r2, #0]
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c16:	4613      	mov	r3, r2
 8005c18:	009b      	lsls	r3, r3, #2
 8005c1a:	4413      	add	r3, r2
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	4a07      	ldr	r2, [pc, #28]	@ (8005c3c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005c20:	441a      	add	r2, r3
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	3304      	adds	r3, #4
 8005c26:	4619      	mov	r1, r3
 8005c28:	4610      	mov	r0, r2
 8005c2a:	f7fe f8ba 	bl	8003da2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c2e:	bf00      	nop
 8005c30:	3720      	adds	r7, #32
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	2000086c 	.word	0x2000086c
 8005c3c:	20000870 	.word	0x20000870
 8005c40:	20000d48 	.word	0x20000d48

08005c44 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005c44:	b480      	push	{r7}
 8005c46:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005c48:	4b07      	ldr	r3, [pc, #28]	@ (8005c68 <pvTaskIncrementMutexHeldCount+0x24>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d004      	beq.n	8005c5a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005c50:	4b05      	ldr	r3, [pc, #20]	@ (8005c68 <pvTaskIncrementMutexHeldCount+0x24>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005c56:	3201      	adds	r2, #1
 8005c58:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8005c5a:	4b03      	ldr	r3, [pc, #12]	@ (8005c68 <pvTaskIncrementMutexHeldCount+0x24>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
	}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr
 8005c68:	2000086c 	.word	0x2000086c

08005c6c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005c76:	4b21      	ldr	r3, [pc, #132]	@ (8005cfc <prvAddCurrentTaskToDelayedList+0x90>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c7c:	4b20      	ldr	r3, [pc, #128]	@ (8005d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	3304      	adds	r3, #4
 8005c82:	4618      	mov	r0, r3
 8005c84:	f7fe f8ea 	bl	8003e5c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c8e:	d10a      	bne.n	8005ca6 <prvAddCurrentTaskToDelayedList+0x3a>
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d007      	beq.n	8005ca6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c96:	4b1a      	ldr	r3, [pc, #104]	@ (8005d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	3304      	adds	r3, #4
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	4819      	ldr	r0, [pc, #100]	@ (8005d04 <prvAddCurrentTaskToDelayedList+0x98>)
 8005ca0:	f7fe f87f 	bl	8003da2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ca4:	e026      	b.n	8005cf4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ca6:	68fa      	ldr	r2, [r7, #12]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4413      	add	r3, r2
 8005cac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005cae:	4b14      	ldr	r3, [pc, #80]	@ (8005d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005cb6:	68ba      	ldr	r2, [r7, #8]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d209      	bcs.n	8005cd2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cbe:	4b12      	ldr	r3, [pc, #72]	@ (8005d08 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8005d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	3304      	adds	r3, #4
 8005cc8:	4619      	mov	r1, r3
 8005cca:	4610      	mov	r0, r2
 8005ccc:	f7fe f88d 	bl	8003dea <vListInsert>
}
 8005cd0:	e010      	b.n	8005cf4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8005d0c <prvAddCurrentTaskToDelayedList+0xa0>)
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8005d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	3304      	adds	r3, #4
 8005cdc:	4619      	mov	r1, r3
 8005cde:	4610      	mov	r0, r2
 8005ce0:	f7fe f883 	bl	8003dea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8005d10 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68ba      	ldr	r2, [r7, #8]
 8005cea:	429a      	cmp	r2, r3
 8005cec:	d202      	bcs.n	8005cf4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005cee:	4a08      	ldr	r2, [pc, #32]	@ (8005d10 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	6013      	str	r3, [r2, #0]
}
 8005cf4:	bf00      	nop
 8005cf6:	3710      	adds	r7, #16
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}
 8005cfc:	20000d44 	.word	0x20000d44
 8005d00:	2000086c 	.word	0x2000086c
 8005d04:	20000d2c 	.word	0x20000d2c
 8005d08:	20000cfc 	.word	0x20000cfc
 8005d0c:	20000cf8 	.word	0x20000cf8
 8005d10:	20000d60 	.word	0x20000d60

08005d14 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b08a      	sub	sp, #40	@ 0x28
 8005d18:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005d1e:	f000 fb13 	bl	8006348 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005d22:	4b1d      	ldr	r3, [pc, #116]	@ (8005d98 <xTimerCreateTimerTask+0x84>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d021      	beq.n	8005d6e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005d32:	1d3a      	adds	r2, r7, #4
 8005d34:	f107 0108 	add.w	r1, r7, #8
 8005d38:	f107 030c 	add.w	r3, r7, #12
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f7fd ffe9 	bl	8003d14 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005d42:	6879      	ldr	r1, [r7, #4]
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	9202      	str	r2, [sp, #8]
 8005d4a:	9301      	str	r3, [sp, #4]
 8005d4c:	2302      	movs	r3, #2
 8005d4e:	9300      	str	r3, [sp, #0]
 8005d50:	2300      	movs	r3, #0
 8005d52:	460a      	mov	r2, r1
 8005d54:	4911      	ldr	r1, [pc, #68]	@ (8005d9c <xTimerCreateTimerTask+0x88>)
 8005d56:	4812      	ldr	r0, [pc, #72]	@ (8005da0 <xTimerCreateTimerTask+0x8c>)
 8005d58:	f7fe ffc0 	bl	8004cdc <xTaskCreateStatic>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	4a11      	ldr	r2, [pc, #68]	@ (8005da4 <xTimerCreateTimerTask+0x90>)
 8005d60:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005d62:	4b10      	ldr	r3, [pc, #64]	@ (8005da4 <xTimerCreateTimerTask+0x90>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d001      	beq.n	8005d6e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d10b      	bne.n	8005d8c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d78:	f383 8811 	msr	BASEPRI, r3
 8005d7c:	f3bf 8f6f 	isb	sy
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	613b      	str	r3, [r7, #16]
}
 8005d86:	bf00      	nop
 8005d88:	bf00      	nop
 8005d8a:	e7fd      	b.n	8005d88 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005d8c:	697b      	ldr	r3, [r7, #20]
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3718      	adds	r7, #24
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	20000d9c 	.word	0x20000d9c
 8005d9c:	080075fc 	.word	0x080075fc
 8005da0:	08005ee1 	.word	0x08005ee1
 8005da4:	20000da0 	.word	0x20000da0

08005da8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b08a      	sub	sp, #40	@ 0x28
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	607a      	str	r2, [r7, #4]
 8005db4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005db6:	2300      	movs	r3, #0
 8005db8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d10b      	bne.n	8005dd8 <xTimerGenericCommand+0x30>
	__asm volatile
 8005dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc4:	f383 8811 	msr	BASEPRI, r3
 8005dc8:	f3bf 8f6f 	isb	sy
 8005dcc:	f3bf 8f4f 	dsb	sy
 8005dd0:	623b      	str	r3, [r7, #32]
}
 8005dd2:	bf00      	nop
 8005dd4:	bf00      	nop
 8005dd6:	e7fd      	b.n	8005dd4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005dd8:	4b19      	ldr	r3, [pc, #100]	@ (8005e40 <xTimerGenericCommand+0x98>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d02a      	beq.n	8005e36 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	2b05      	cmp	r3, #5
 8005df0:	dc18      	bgt.n	8005e24 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005df2:	f7ff fdad 	bl	8005950 <xTaskGetSchedulerState>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b02      	cmp	r3, #2
 8005dfa:	d109      	bne.n	8005e10 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005dfc:	4b10      	ldr	r3, [pc, #64]	@ (8005e40 <xTimerGenericCommand+0x98>)
 8005dfe:	6818      	ldr	r0, [r3, #0]
 8005e00:	f107 0110 	add.w	r1, r7, #16
 8005e04:	2300      	movs	r3, #0
 8005e06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e08:	f7fe fa50 	bl	80042ac <xQueueGenericSend>
 8005e0c:	6278      	str	r0, [r7, #36]	@ 0x24
 8005e0e:	e012      	b.n	8005e36 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005e10:	4b0b      	ldr	r3, [pc, #44]	@ (8005e40 <xTimerGenericCommand+0x98>)
 8005e12:	6818      	ldr	r0, [r3, #0]
 8005e14:	f107 0110 	add.w	r1, r7, #16
 8005e18:	2300      	movs	r3, #0
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f7fe fa46 	bl	80042ac <xQueueGenericSend>
 8005e20:	6278      	str	r0, [r7, #36]	@ 0x24
 8005e22:	e008      	b.n	8005e36 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005e24:	4b06      	ldr	r3, [pc, #24]	@ (8005e40 <xTimerGenericCommand+0x98>)
 8005e26:	6818      	ldr	r0, [r3, #0]
 8005e28:	f107 0110 	add.w	r1, r7, #16
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	683a      	ldr	r2, [r7, #0]
 8005e30:	f7fe fb3e 	bl	80044b0 <xQueueGenericSendFromISR>
 8005e34:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3728      	adds	r7, #40	@ 0x28
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	20000d9c 	.word	0x20000d9c

08005e44 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b088      	sub	sp, #32
 8005e48:	af02      	add	r7, sp, #8
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e4e:	4b23      	ldr	r3, [pc, #140]	@ (8005edc <prvProcessExpiredTimer+0x98>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	3304      	adds	r3, #4
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f7fd fffd 	bl	8003e5c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e68:	f003 0304 	and.w	r3, r3, #4
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d023      	beq.n	8005eb8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	699a      	ldr	r2, [r3, #24]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	18d1      	adds	r1, r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	683a      	ldr	r2, [r7, #0]
 8005e7c:	6978      	ldr	r0, [r7, #20]
 8005e7e:	f000 f8d5 	bl	800602c <prvInsertTimerInActiveList>
 8005e82:	4603      	mov	r3, r0
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d020      	beq.n	8005eca <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005e88:	2300      	movs	r3, #0
 8005e8a:	9300      	str	r3, [sp, #0]
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	2100      	movs	r1, #0
 8005e92:	6978      	ldr	r0, [r7, #20]
 8005e94:	f7ff ff88 	bl	8005da8 <xTimerGenericCommand>
 8005e98:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d114      	bne.n	8005eca <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea4:	f383 8811 	msr	BASEPRI, r3
 8005ea8:	f3bf 8f6f 	isb	sy
 8005eac:	f3bf 8f4f 	dsb	sy
 8005eb0:	60fb      	str	r3, [r7, #12]
}
 8005eb2:	bf00      	nop
 8005eb4:	bf00      	nop
 8005eb6:	e7fd      	b.n	8005eb4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ebe:	f023 0301 	bic.w	r3, r3, #1
 8005ec2:	b2da      	uxtb	r2, r3
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	6a1b      	ldr	r3, [r3, #32]
 8005ece:	6978      	ldr	r0, [r7, #20]
 8005ed0:	4798      	blx	r3
}
 8005ed2:	bf00      	nop
 8005ed4:	3718      	adds	r7, #24
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	20000d94 	.word	0x20000d94

08005ee0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005ee8:	f107 0308 	add.w	r3, r7, #8
 8005eec:	4618      	mov	r0, r3
 8005eee:	f000 f859 	bl	8005fa4 <prvGetNextExpireTime>
 8005ef2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	4619      	mov	r1, r3
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f000 f805 	bl	8005f08 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005efe:	f000 f8d7 	bl	80060b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005f02:	bf00      	nop
 8005f04:	e7f0      	b.n	8005ee8 <prvTimerTask+0x8>
	...

08005f08 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005f12:	f7ff f927 	bl	8005164 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f16:	f107 0308 	add.w	r3, r7, #8
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f000 f866 	bl	8005fec <prvSampleTimeNow>
 8005f20:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d130      	bne.n	8005f8a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d10a      	bne.n	8005f44 <prvProcessTimerOrBlockTask+0x3c>
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d806      	bhi.n	8005f44 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005f36:	f7ff f923 	bl	8005180 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005f3a:	68f9      	ldr	r1, [r7, #12]
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f7ff ff81 	bl	8005e44 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005f42:	e024      	b.n	8005f8e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d008      	beq.n	8005f5c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005f4a:	4b13      	ldr	r3, [pc, #76]	@ (8005f98 <prvProcessTimerOrBlockTask+0x90>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d101      	bne.n	8005f58 <prvProcessTimerOrBlockTask+0x50>
 8005f54:	2301      	movs	r3, #1
 8005f56:	e000      	b.n	8005f5a <prvProcessTimerOrBlockTask+0x52>
 8005f58:	2300      	movs	r3, #0
 8005f5a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8005f9c <prvProcessTimerOrBlockTask+0x94>)
 8005f5e:	6818      	ldr	r0, [r3, #0]
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	1ad3      	subs	r3, r2, r3
 8005f66:	683a      	ldr	r2, [r7, #0]
 8005f68:	4619      	mov	r1, r3
 8005f6a:	f7fe fe83 	bl	8004c74 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005f6e:	f7ff f907 	bl	8005180 <xTaskResumeAll>
 8005f72:	4603      	mov	r3, r0
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d10a      	bne.n	8005f8e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005f78:	4b09      	ldr	r3, [pc, #36]	@ (8005fa0 <prvProcessTimerOrBlockTask+0x98>)
 8005f7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f7e:	601a      	str	r2, [r3, #0]
 8005f80:	f3bf 8f4f 	dsb	sy
 8005f84:	f3bf 8f6f 	isb	sy
}
 8005f88:	e001      	b.n	8005f8e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005f8a:	f7ff f8f9 	bl	8005180 <xTaskResumeAll>
}
 8005f8e:	bf00      	nop
 8005f90:	3710      	adds	r7, #16
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	20000d98 	.word	0x20000d98
 8005f9c:	20000d9c 	.word	0x20000d9c
 8005fa0:	e000ed04 	.word	0xe000ed04

08005fa4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b085      	sub	sp, #20
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005fac:	4b0e      	ldr	r3, [pc, #56]	@ (8005fe8 <prvGetNextExpireTime+0x44>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d101      	bne.n	8005fba <prvGetNextExpireTime+0x16>
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	e000      	b.n	8005fbc <prvGetNextExpireTime+0x18>
 8005fba:	2200      	movs	r2, #0
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d105      	bne.n	8005fd4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005fc8:	4b07      	ldr	r3, [pc, #28]	@ (8005fe8 <prvGetNextExpireTime+0x44>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	68db      	ldr	r3, [r3, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	60fb      	str	r3, [r7, #12]
 8005fd2:	e001      	b.n	8005fd8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3714      	adds	r7, #20
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr
 8005fe6:	bf00      	nop
 8005fe8:	20000d94 	.word	0x20000d94

08005fec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005ff4:	f7ff f962 	bl	80052bc <xTaskGetTickCount>
 8005ff8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8006028 <prvSampleTimeNow+0x3c>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	429a      	cmp	r2, r3
 8006002:	d205      	bcs.n	8006010 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006004:	f000 f93a 	bl	800627c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	601a      	str	r2, [r3, #0]
 800600e:	e002      	b.n	8006016 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006016:	4a04      	ldr	r2, [pc, #16]	@ (8006028 <prvSampleTimeNow+0x3c>)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800601c:	68fb      	ldr	r3, [r7, #12]
}
 800601e:	4618      	mov	r0, r3
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
 8006026:	bf00      	nop
 8006028:	20000da4 	.word	0x20000da4

0800602c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b086      	sub	sp, #24
 8006030:	af00      	add	r7, sp, #0
 8006032:	60f8      	str	r0, [r7, #12]
 8006034:	60b9      	str	r1, [r7, #8]
 8006036:	607a      	str	r2, [r7, #4]
 8006038:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800603a:	2300      	movs	r3, #0
 800603c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	68ba      	ldr	r2, [r7, #8]
 8006042:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	68fa      	ldr	r2, [r7, #12]
 8006048:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800604a:	68ba      	ldr	r2, [r7, #8]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	429a      	cmp	r2, r3
 8006050:	d812      	bhi.n	8006078 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006052:	687a      	ldr	r2, [r7, #4]
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	1ad2      	subs	r2, r2, r3
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	699b      	ldr	r3, [r3, #24]
 800605c:	429a      	cmp	r2, r3
 800605e:	d302      	bcc.n	8006066 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006060:	2301      	movs	r3, #1
 8006062:	617b      	str	r3, [r7, #20]
 8006064:	e01b      	b.n	800609e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006066:	4b10      	ldr	r3, [pc, #64]	@ (80060a8 <prvInsertTimerInActiveList+0x7c>)
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	3304      	adds	r3, #4
 800606e:	4619      	mov	r1, r3
 8006070:	4610      	mov	r0, r2
 8006072:	f7fd feba 	bl	8003dea <vListInsert>
 8006076:	e012      	b.n	800609e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006078:	687a      	ldr	r2, [r7, #4]
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	429a      	cmp	r2, r3
 800607e:	d206      	bcs.n	800608e <prvInsertTimerInActiveList+0x62>
 8006080:	68ba      	ldr	r2, [r7, #8]
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	429a      	cmp	r2, r3
 8006086:	d302      	bcc.n	800608e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006088:	2301      	movs	r3, #1
 800608a:	617b      	str	r3, [r7, #20]
 800608c:	e007      	b.n	800609e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800608e:	4b07      	ldr	r3, [pc, #28]	@ (80060ac <prvInsertTimerInActiveList+0x80>)
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	3304      	adds	r3, #4
 8006096:	4619      	mov	r1, r3
 8006098:	4610      	mov	r0, r2
 800609a:	f7fd fea6 	bl	8003dea <vListInsert>
		}
	}

	return xProcessTimerNow;
 800609e:	697b      	ldr	r3, [r7, #20]
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3718      	adds	r7, #24
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}
 80060a8:	20000d98 	.word	0x20000d98
 80060ac:	20000d94 	.word	0x20000d94

080060b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b08e      	sub	sp, #56	@ 0x38
 80060b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80060b6:	e0ce      	b.n	8006256 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	da19      	bge.n	80060f2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80060be:	1d3b      	adds	r3, r7, #4
 80060c0:	3304      	adds	r3, #4
 80060c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80060c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d10b      	bne.n	80060e2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80060ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ce:	f383 8811 	msr	BASEPRI, r3
 80060d2:	f3bf 8f6f 	isb	sy
 80060d6:	f3bf 8f4f 	dsb	sy
 80060da:	61fb      	str	r3, [r7, #28]
}
 80060dc:	bf00      	nop
 80060de:	bf00      	nop
 80060e0:	e7fd      	b.n	80060de <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80060e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060e8:	6850      	ldr	r0, [r2, #4]
 80060ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060ec:	6892      	ldr	r2, [r2, #8]
 80060ee:	4611      	mov	r1, r2
 80060f0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f2c0 80ae 	blt.w	8006256 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80060fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006100:	695b      	ldr	r3, [r3, #20]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d004      	beq.n	8006110 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006108:	3304      	adds	r3, #4
 800610a:	4618      	mov	r0, r3
 800610c:	f7fd fea6 	bl	8003e5c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006110:	463b      	mov	r3, r7
 8006112:	4618      	mov	r0, r3
 8006114:	f7ff ff6a 	bl	8005fec <prvSampleTimeNow>
 8006118:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2b09      	cmp	r3, #9
 800611e:	f200 8097 	bhi.w	8006250 <prvProcessReceivedCommands+0x1a0>
 8006122:	a201      	add	r2, pc, #4	@ (adr r2, 8006128 <prvProcessReceivedCommands+0x78>)
 8006124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006128:	08006151 	.word	0x08006151
 800612c:	08006151 	.word	0x08006151
 8006130:	08006151 	.word	0x08006151
 8006134:	080061c7 	.word	0x080061c7
 8006138:	080061db 	.word	0x080061db
 800613c:	08006227 	.word	0x08006227
 8006140:	08006151 	.word	0x08006151
 8006144:	08006151 	.word	0x08006151
 8006148:	080061c7 	.word	0x080061c7
 800614c:	080061db 	.word	0x080061db
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006152:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006156:	f043 0301 	orr.w	r3, r3, #1
 800615a:	b2da      	uxtb	r2, r3
 800615c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800615e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006162:	68ba      	ldr	r2, [r7, #8]
 8006164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006166:	699b      	ldr	r3, [r3, #24]
 8006168:	18d1      	adds	r1, r2, r3
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800616e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006170:	f7ff ff5c 	bl	800602c <prvInsertTimerInActiveList>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d06c      	beq.n	8006254 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800617a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006180:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006184:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006188:	f003 0304 	and.w	r3, r3, #4
 800618c:	2b00      	cmp	r3, #0
 800618e:	d061      	beq.n	8006254 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006190:	68ba      	ldr	r2, [r7, #8]
 8006192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	441a      	add	r2, r3
 8006198:	2300      	movs	r3, #0
 800619a:	9300      	str	r3, [sp, #0]
 800619c:	2300      	movs	r3, #0
 800619e:	2100      	movs	r1, #0
 80061a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061a2:	f7ff fe01 	bl	8005da8 <xTimerGenericCommand>
 80061a6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80061a8:	6a3b      	ldr	r3, [r7, #32]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d152      	bne.n	8006254 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80061ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b2:	f383 8811 	msr	BASEPRI, r3
 80061b6:	f3bf 8f6f 	isb	sy
 80061ba:	f3bf 8f4f 	dsb	sy
 80061be:	61bb      	str	r3, [r7, #24]
}
 80061c0:	bf00      	nop
 80061c2:	bf00      	nop
 80061c4:	e7fd      	b.n	80061c2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80061c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061cc:	f023 0301 	bic.w	r3, r3, #1
 80061d0:	b2da      	uxtb	r2, r3
 80061d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80061d8:	e03d      	b.n	8006256 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80061da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061e0:	f043 0301 	orr.w	r3, r3, #1
 80061e4:	b2da      	uxtb	r2, r3
 80061e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80061ec:	68ba      	ldr	r2, [r7, #8]
 80061ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80061f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f4:	699b      	ldr	r3, [r3, #24]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d10b      	bne.n	8006212 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80061fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061fe:	f383 8811 	msr	BASEPRI, r3
 8006202:	f3bf 8f6f 	isb	sy
 8006206:	f3bf 8f4f 	dsb	sy
 800620a:	617b      	str	r3, [r7, #20]
}
 800620c:	bf00      	nop
 800620e:	bf00      	nop
 8006210:	e7fd      	b.n	800620e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006214:	699a      	ldr	r2, [r3, #24]
 8006216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006218:	18d1      	adds	r1, r2, r3
 800621a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800621c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800621e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006220:	f7ff ff04 	bl	800602c <prvInsertTimerInActiveList>
					break;
 8006224:	e017      	b.n	8006256 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006228:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800622c:	f003 0302 	and.w	r3, r3, #2
 8006230:	2b00      	cmp	r3, #0
 8006232:	d103      	bne.n	800623c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006234:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006236:	f000 fbe7 	bl	8006a08 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800623a:	e00c      	b.n	8006256 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800623c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800623e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006242:	f023 0301 	bic.w	r3, r3, #1
 8006246:	b2da      	uxtb	r2, r3
 8006248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800624a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800624e:	e002      	b.n	8006256 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006250:	bf00      	nop
 8006252:	e000      	b.n	8006256 <prvProcessReceivedCommands+0x1a6>
					break;
 8006254:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006256:	4b08      	ldr	r3, [pc, #32]	@ (8006278 <prvProcessReceivedCommands+0x1c8>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	1d39      	adds	r1, r7, #4
 800625c:	2200      	movs	r2, #0
 800625e:	4618      	mov	r0, r3
 8006260:	f7fe f9c4 	bl	80045ec <xQueueReceive>
 8006264:	4603      	mov	r3, r0
 8006266:	2b00      	cmp	r3, #0
 8006268:	f47f af26 	bne.w	80060b8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800626c:	bf00      	nop
 800626e:	bf00      	nop
 8006270:	3730      	adds	r7, #48	@ 0x30
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	20000d9c 	.word	0x20000d9c

0800627c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b088      	sub	sp, #32
 8006280:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006282:	e049      	b.n	8006318 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006284:	4b2e      	ldr	r3, [pc, #184]	@ (8006340 <prvSwitchTimerLists+0xc4>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800628e:	4b2c      	ldr	r3, [pc, #176]	@ (8006340 <prvSwitchTimerLists+0xc4>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	3304      	adds	r3, #4
 800629c:	4618      	mov	r0, r3
 800629e:	f7fd fddd 	bl	8003e5c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	6a1b      	ldr	r3, [r3, #32]
 80062a6:	68f8      	ldr	r0, [r7, #12]
 80062a8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80062b0:	f003 0304 	and.w	r3, r3, #4
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d02f      	beq.n	8006318 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	699b      	ldr	r3, [r3, #24]
 80062bc:	693a      	ldr	r2, [r7, #16]
 80062be:	4413      	add	r3, r2
 80062c0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80062c2:	68ba      	ldr	r2, [r7, #8]
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	429a      	cmp	r2, r3
 80062c8:	d90e      	bls.n	80062e8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	68ba      	ldr	r2, [r7, #8]
 80062ce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	68fa      	ldr	r2, [r7, #12]
 80062d4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80062d6:	4b1a      	ldr	r3, [pc, #104]	@ (8006340 <prvSwitchTimerLists+0xc4>)
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	3304      	adds	r3, #4
 80062de:	4619      	mov	r1, r3
 80062e0:	4610      	mov	r0, r2
 80062e2:	f7fd fd82 	bl	8003dea <vListInsert>
 80062e6:	e017      	b.n	8006318 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80062e8:	2300      	movs	r3, #0
 80062ea:	9300      	str	r3, [sp, #0]
 80062ec:	2300      	movs	r3, #0
 80062ee:	693a      	ldr	r2, [r7, #16]
 80062f0:	2100      	movs	r1, #0
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	f7ff fd58 	bl	8005da8 <xTimerGenericCommand>
 80062f8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d10b      	bne.n	8006318 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006304:	f383 8811 	msr	BASEPRI, r3
 8006308:	f3bf 8f6f 	isb	sy
 800630c:	f3bf 8f4f 	dsb	sy
 8006310:	603b      	str	r3, [r7, #0]
}
 8006312:	bf00      	nop
 8006314:	bf00      	nop
 8006316:	e7fd      	b.n	8006314 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006318:	4b09      	ldr	r3, [pc, #36]	@ (8006340 <prvSwitchTimerLists+0xc4>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d1b0      	bne.n	8006284 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006322:	4b07      	ldr	r3, [pc, #28]	@ (8006340 <prvSwitchTimerLists+0xc4>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006328:	4b06      	ldr	r3, [pc, #24]	@ (8006344 <prvSwitchTimerLists+0xc8>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a04      	ldr	r2, [pc, #16]	@ (8006340 <prvSwitchTimerLists+0xc4>)
 800632e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006330:	4a04      	ldr	r2, [pc, #16]	@ (8006344 <prvSwitchTimerLists+0xc8>)
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	6013      	str	r3, [r2, #0]
}
 8006336:	bf00      	nop
 8006338:	3718      	adds	r7, #24
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}
 800633e:	bf00      	nop
 8006340:	20000d94 	.word	0x20000d94
 8006344:	20000d98 	.word	0x20000d98

08006348 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b082      	sub	sp, #8
 800634c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800634e:	f000 f96b 	bl	8006628 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006352:	4b15      	ldr	r3, [pc, #84]	@ (80063a8 <prvCheckForValidListAndQueue+0x60>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d120      	bne.n	800639c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800635a:	4814      	ldr	r0, [pc, #80]	@ (80063ac <prvCheckForValidListAndQueue+0x64>)
 800635c:	f7fd fcf4 	bl	8003d48 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006360:	4813      	ldr	r0, [pc, #76]	@ (80063b0 <prvCheckForValidListAndQueue+0x68>)
 8006362:	f7fd fcf1 	bl	8003d48 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006366:	4b13      	ldr	r3, [pc, #76]	@ (80063b4 <prvCheckForValidListAndQueue+0x6c>)
 8006368:	4a10      	ldr	r2, [pc, #64]	@ (80063ac <prvCheckForValidListAndQueue+0x64>)
 800636a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800636c:	4b12      	ldr	r3, [pc, #72]	@ (80063b8 <prvCheckForValidListAndQueue+0x70>)
 800636e:	4a10      	ldr	r2, [pc, #64]	@ (80063b0 <prvCheckForValidListAndQueue+0x68>)
 8006370:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006372:	2300      	movs	r3, #0
 8006374:	9300      	str	r3, [sp, #0]
 8006376:	4b11      	ldr	r3, [pc, #68]	@ (80063bc <prvCheckForValidListAndQueue+0x74>)
 8006378:	4a11      	ldr	r2, [pc, #68]	@ (80063c0 <prvCheckForValidListAndQueue+0x78>)
 800637a:	2110      	movs	r1, #16
 800637c:	200a      	movs	r0, #10
 800637e:	f7fd fe01 	bl	8003f84 <xQueueGenericCreateStatic>
 8006382:	4603      	mov	r3, r0
 8006384:	4a08      	ldr	r2, [pc, #32]	@ (80063a8 <prvCheckForValidListAndQueue+0x60>)
 8006386:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006388:	4b07      	ldr	r3, [pc, #28]	@ (80063a8 <prvCheckForValidListAndQueue+0x60>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d005      	beq.n	800639c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006390:	4b05      	ldr	r3, [pc, #20]	@ (80063a8 <prvCheckForValidListAndQueue+0x60>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	490b      	ldr	r1, [pc, #44]	@ (80063c4 <prvCheckForValidListAndQueue+0x7c>)
 8006396:	4618      	mov	r0, r3
 8006398:	f7fe fc42 	bl	8004c20 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800639c:	f000 f976 	bl	800668c <vPortExitCritical>
}
 80063a0:	bf00      	nop
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	20000d9c 	.word	0x20000d9c
 80063ac:	20000d6c 	.word	0x20000d6c
 80063b0:	20000d80 	.word	0x20000d80
 80063b4:	20000d94 	.word	0x20000d94
 80063b8:	20000d98 	.word	0x20000d98
 80063bc:	20000e48 	.word	0x20000e48
 80063c0:	20000da8 	.word	0x20000da8
 80063c4:	08007604 	.word	0x08007604

080063c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80063c8:	b480      	push	{r7}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	60b9      	str	r1, [r7, #8]
 80063d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	3b04      	subs	r3, #4
 80063d8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80063e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	3b04      	subs	r3, #4
 80063e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	f023 0201 	bic.w	r2, r3, #1
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	3b04      	subs	r3, #4
 80063f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80063f8:	4a0c      	ldr	r2, [pc, #48]	@ (800642c <pxPortInitialiseStack+0x64>)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	3b14      	subs	r3, #20
 8006402:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	3b04      	subs	r3, #4
 800640e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f06f 0202 	mvn.w	r2, #2
 8006416:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	3b20      	subs	r3, #32
 800641c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800641e:	68fb      	ldr	r3, [r7, #12]
}
 8006420:	4618      	mov	r0, r3
 8006422:	3714      	adds	r7, #20
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr
 800642c:	08006431 	.word	0x08006431

08006430 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006430:	b480      	push	{r7}
 8006432:	b085      	sub	sp, #20
 8006434:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006436:	2300      	movs	r3, #0
 8006438:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800643a:	4b13      	ldr	r3, [pc, #76]	@ (8006488 <prvTaskExitError+0x58>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006442:	d00b      	beq.n	800645c <prvTaskExitError+0x2c>
	__asm volatile
 8006444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006448:	f383 8811 	msr	BASEPRI, r3
 800644c:	f3bf 8f6f 	isb	sy
 8006450:	f3bf 8f4f 	dsb	sy
 8006454:	60fb      	str	r3, [r7, #12]
}
 8006456:	bf00      	nop
 8006458:	bf00      	nop
 800645a:	e7fd      	b.n	8006458 <prvTaskExitError+0x28>
	__asm volatile
 800645c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006460:	f383 8811 	msr	BASEPRI, r3
 8006464:	f3bf 8f6f 	isb	sy
 8006468:	f3bf 8f4f 	dsb	sy
 800646c:	60bb      	str	r3, [r7, #8]
}
 800646e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006470:	bf00      	nop
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d0fc      	beq.n	8006472 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006478:	bf00      	nop
 800647a:	bf00      	nop
 800647c:	3714      	adds	r7, #20
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr
 8006486:	bf00      	nop
 8006488:	2000000c 	.word	0x2000000c
 800648c:	00000000 	.word	0x00000000

08006490 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006490:	4b07      	ldr	r3, [pc, #28]	@ (80064b0 <pxCurrentTCBConst2>)
 8006492:	6819      	ldr	r1, [r3, #0]
 8006494:	6808      	ldr	r0, [r1, #0]
 8006496:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800649a:	f380 8809 	msr	PSP, r0
 800649e:	f3bf 8f6f 	isb	sy
 80064a2:	f04f 0000 	mov.w	r0, #0
 80064a6:	f380 8811 	msr	BASEPRI, r0
 80064aa:	4770      	bx	lr
 80064ac:	f3af 8000 	nop.w

080064b0 <pxCurrentTCBConst2>:
 80064b0:	2000086c 	.word	0x2000086c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80064b4:	bf00      	nop
 80064b6:	bf00      	nop

080064b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80064b8:	4808      	ldr	r0, [pc, #32]	@ (80064dc <prvPortStartFirstTask+0x24>)
 80064ba:	6800      	ldr	r0, [r0, #0]
 80064bc:	6800      	ldr	r0, [r0, #0]
 80064be:	f380 8808 	msr	MSP, r0
 80064c2:	f04f 0000 	mov.w	r0, #0
 80064c6:	f380 8814 	msr	CONTROL, r0
 80064ca:	b662      	cpsie	i
 80064cc:	b661      	cpsie	f
 80064ce:	f3bf 8f4f 	dsb	sy
 80064d2:	f3bf 8f6f 	isb	sy
 80064d6:	df00      	svc	0
 80064d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80064da:	bf00      	nop
 80064dc:	e000ed08 	.word	0xe000ed08

080064e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b086      	sub	sp, #24
 80064e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80064e6:	4b47      	ldr	r3, [pc, #284]	@ (8006604 <xPortStartScheduler+0x124>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a47      	ldr	r2, [pc, #284]	@ (8006608 <xPortStartScheduler+0x128>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d10b      	bne.n	8006508 <xPortStartScheduler+0x28>
	__asm volatile
 80064f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f4:	f383 8811 	msr	BASEPRI, r3
 80064f8:	f3bf 8f6f 	isb	sy
 80064fc:	f3bf 8f4f 	dsb	sy
 8006500:	613b      	str	r3, [r7, #16]
}
 8006502:	bf00      	nop
 8006504:	bf00      	nop
 8006506:	e7fd      	b.n	8006504 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006508:	4b3e      	ldr	r3, [pc, #248]	@ (8006604 <xPortStartScheduler+0x124>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a3f      	ldr	r2, [pc, #252]	@ (800660c <xPortStartScheduler+0x12c>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d10b      	bne.n	800652a <xPortStartScheduler+0x4a>
	__asm volatile
 8006512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006516:	f383 8811 	msr	BASEPRI, r3
 800651a:	f3bf 8f6f 	isb	sy
 800651e:	f3bf 8f4f 	dsb	sy
 8006522:	60fb      	str	r3, [r7, #12]
}
 8006524:	bf00      	nop
 8006526:	bf00      	nop
 8006528:	e7fd      	b.n	8006526 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800652a:	4b39      	ldr	r3, [pc, #228]	@ (8006610 <xPortStartScheduler+0x130>)
 800652c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	781b      	ldrb	r3, [r3, #0]
 8006532:	b2db      	uxtb	r3, r3
 8006534:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	22ff      	movs	r2, #255	@ 0xff
 800653a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	781b      	ldrb	r3, [r3, #0]
 8006540:	b2db      	uxtb	r3, r3
 8006542:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006544:	78fb      	ldrb	r3, [r7, #3]
 8006546:	b2db      	uxtb	r3, r3
 8006548:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800654c:	b2da      	uxtb	r2, r3
 800654e:	4b31      	ldr	r3, [pc, #196]	@ (8006614 <xPortStartScheduler+0x134>)
 8006550:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006552:	4b31      	ldr	r3, [pc, #196]	@ (8006618 <xPortStartScheduler+0x138>)
 8006554:	2207      	movs	r2, #7
 8006556:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006558:	e009      	b.n	800656e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800655a:	4b2f      	ldr	r3, [pc, #188]	@ (8006618 <xPortStartScheduler+0x138>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	3b01      	subs	r3, #1
 8006560:	4a2d      	ldr	r2, [pc, #180]	@ (8006618 <xPortStartScheduler+0x138>)
 8006562:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006564:	78fb      	ldrb	r3, [r7, #3]
 8006566:	b2db      	uxtb	r3, r3
 8006568:	005b      	lsls	r3, r3, #1
 800656a:	b2db      	uxtb	r3, r3
 800656c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800656e:	78fb      	ldrb	r3, [r7, #3]
 8006570:	b2db      	uxtb	r3, r3
 8006572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006576:	2b80      	cmp	r3, #128	@ 0x80
 8006578:	d0ef      	beq.n	800655a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800657a:	4b27      	ldr	r3, [pc, #156]	@ (8006618 <xPortStartScheduler+0x138>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f1c3 0307 	rsb	r3, r3, #7
 8006582:	2b04      	cmp	r3, #4
 8006584:	d00b      	beq.n	800659e <xPortStartScheduler+0xbe>
	__asm volatile
 8006586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800658a:	f383 8811 	msr	BASEPRI, r3
 800658e:	f3bf 8f6f 	isb	sy
 8006592:	f3bf 8f4f 	dsb	sy
 8006596:	60bb      	str	r3, [r7, #8]
}
 8006598:	bf00      	nop
 800659a:	bf00      	nop
 800659c:	e7fd      	b.n	800659a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800659e:	4b1e      	ldr	r3, [pc, #120]	@ (8006618 <xPortStartScheduler+0x138>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	021b      	lsls	r3, r3, #8
 80065a4:	4a1c      	ldr	r2, [pc, #112]	@ (8006618 <xPortStartScheduler+0x138>)
 80065a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80065a8:	4b1b      	ldr	r3, [pc, #108]	@ (8006618 <xPortStartScheduler+0x138>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80065b0:	4a19      	ldr	r2, [pc, #100]	@ (8006618 <xPortStartScheduler+0x138>)
 80065b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	b2da      	uxtb	r2, r3
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80065bc:	4b17      	ldr	r3, [pc, #92]	@ (800661c <xPortStartScheduler+0x13c>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a16      	ldr	r2, [pc, #88]	@ (800661c <xPortStartScheduler+0x13c>)
 80065c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80065c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80065c8:	4b14      	ldr	r3, [pc, #80]	@ (800661c <xPortStartScheduler+0x13c>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a13      	ldr	r2, [pc, #76]	@ (800661c <xPortStartScheduler+0x13c>)
 80065ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80065d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80065d4:	f000 f8da 	bl	800678c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80065d8:	4b11      	ldr	r3, [pc, #68]	@ (8006620 <xPortStartScheduler+0x140>)
 80065da:	2200      	movs	r2, #0
 80065dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80065de:	f000 f8f9 	bl	80067d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80065e2:	4b10      	ldr	r3, [pc, #64]	@ (8006624 <xPortStartScheduler+0x144>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a0f      	ldr	r2, [pc, #60]	@ (8006624 <xPortStartScheduler+0x144>)
 80065e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80065ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80065ee:	f7ff ff63 	bl	80064b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80065f2:	f7fe ff2d 	bl	8005450 <vTaskSwitchContext>
	prvTaskExitError();
 80065f6:	f7ff ff1b 	bl	8006430 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3718      	adds	r7, #24
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}
 8006604:	e000ed00 	.word	0xe000ed00
 8006608:	410fc271 	.word	0x410fc271
 800660c:	410fc270 	.word	0x410fc270
 8006610:	e000e400 	.word	0xe000e400
 8006614:	20000e98 	.word	0x20000e98
 8006618:	20000e9c 	.word	0x20000e9c
 800661c:	e000ed20 	.word	0xe000ed20
 8006620:	2000000c 	.word	0x2000000c
 8006624:	e000ef34 	.word	0xe000ef34

08006628 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006628:	b480      	push	{r7}
 800662a:	b083      	sub	sp, #12
 800662c:	af00      	add	r7, sp, #0
	__asm volatile
 800662e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006632:	f383 8811 	msr	BASEPRI, r3
 8006636:	f3bf 8f6f 	isb	sy
 800663a:	f3bf 8f4f 	dsb	sy
 800663e:	607b      	str	r3, [r7, #4]
}
 8006640:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006642:	4b10      	ldr	r3, [pc, #64]	@ (8006684 <vPortEnterCritical+0x5c>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	3301      	adds	r3, #1
 8006648:	4a0e      	ldr	r2, [pc, #56]	@ (8006684 <vPortEnterCritical+0x5c>)
 800664a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800664c:	4b0d      	ldr	r3, [pc, #52]	@ (8006684 <vPortEnterCritical+0x5c>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2b01      	cmp	r3, #1
 8006652:	d110      	bne.n	8006676 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006654:	4b0c      	ldr	r3, [pc, #48]	@ (8006688 <vPortEnterCritical+0x60>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	b2db      	uxtb	r3, r3
 800665a:	2b00      	cmp	r3, #0
 800665c:	d00b      	beq.n	8006676 <vPortEnterCritical+0x4e>
	__asm volatile
 800665e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006662:	f383 8811 	msr	BASEPRI, r3
 8006666:	f3bf 8f6f 	isb	sy
 800666a:	f3bf 8f4f 	dsb	sy
 800666e:	603b      	str	r3, [r7, #0]
}
 8006670:	bf00      	nop
 8006672:	bf00      	nop
 8006674:	e7fd      	b.n	8006672 <vPortEnterCritical+0x4a>
	}
}
 8006676:	bf00      	nop
 8006678:	370c      	adds	r7, #12
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop
 8006684:	2000000c 	.word	0x2000000c
 8006688:	e000ed04 	.word	0xe000ed04

0800668c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800668c:	b480      	push	{r7}
 800668e:	b083      	sub	sp, #12
 8006690:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006692:	4b12      	ldr	r3, [pc, #72]	@ (80066dc <vPortExitCritical+0x50>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d10b      	bne.n	80066b2 <vPortExitCritical+0x26>
	__asm volatile
 800669a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800669e:	f383 8811 	msr	BASEPRI, r3
 80066a2:	f3bf 8f6f 	isb	sy
 80066a6:	f3bf 8f4f 	dsb	sy
 80066aa:	607b      	str	r3, [r7, #4]
}
 80066ac:	bf00      	nop
 80066ae:	bf00      	nop
 80066b0:	e7fd      	b.n	80066ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80066b2:	4b0a      	ldr	r3, [pc, #40]	@ (80066dc <vPortExitCritical+0x50>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	3b01      	subs	r3, #1
 80066b8:	4a08      	ldr	r2, [pc, #32]	@ (80066dc <vPortExitCritical+0x50>)
 80066ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80066bc:	4b07      	ldr	r3, [pc, #28]	@ (80066dc <vPortExitCritical+0x50>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d105      	bne.n	80066d0 <vPortExitCritical+0x44>
 80066c4:	2300      	movs	r3, #0
 80066c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	f383 8811 	msr	BASEPRI, r3
}
 80066ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80066d0:	bf00      	nop
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr
 80066dc:	2000000c 	.word	0x2000000c

080066e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80066e0:	f3ef 8009 	mrs	r0, PSP
 80066e4:	f3bf 8f6f 	isb	sy
 80066e8:	4b15      	ldr	r3, [pc, #84]	@ (8006740 <pxCurrentTCBConst>)
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	f01e 0f10 	tst.w	lr, #16
 80066f0:	bf08      	it	eq
 80066f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80066f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066fa:	6010      	str	r0, [r2, #0]
 80066fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006700:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006704:	f380 8811 	msr	BASEPRI, r0
 8006708:	f3bf 8f4f 	dsb	sy
 800670c:	f3bf 8f6f 	isb	sy
 8006710:	f7fe fe9e 	bl	8005450 <vTaskSwitchContext>
 8006714:	f04f 0000 	mov.w	r0, #0
 8006718:	f380 8811 	msr	BASEPRI, r0
 800671c:	bc09      	pop	{r0, r3}
 800671e:	6819      	ldr	r1, [r3, #0]
 8006720:	6808      	ldr	r0, [r1, #0]
 8006722:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006726:	f01e 0f10 	tst.w	lr, #16
 800672a:	bf08      	it	eq
 800672c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006730:	f380 8809 	msr	PSP, r0
 8006734:	f3bf 8f6f 	isb	sy
 8006738:	4770      	bx	lr
 800673a:	bf00      	nop
 800673c:	f3af 8000 	nop.w

08006740 <pxCurrentTCBConst>:
 8006740:	2000086c 	.word	0x2000086c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006744:	bf00      	nop
 8006746:	bf00      	nop

08006748 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b082      	sub	sp, #8
 800674c:	af00      	add	r7, sp, #0
	__asm volatile
 800674e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006752:	f383 8811 	msr	BASEPRI, r3
 8006756:	f3bf 8f6f 	isb	sy
 800675a:	f3bf 8f4f 	dsb	sy
 800675e:	607b      	str	r3, [r7, #4]
}
 8006760:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006762:	f7fe fdbb 	bl	80052dc <xTaskIncrementTick>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d003      	beq.n	8006774 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800676c:	4b06      	ldr	r3, [pc, #24]	@ (8006788 <xPortSysTickHandler+0x40>)
 800676e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006772:	601a      	str	r2, [r3, #0]
 8006774:	2300      	movs	r3, #0
 8006776:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	f383 8811 	msr	BASEPRI, r3
}
 800677e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006780:	bf00      	nop
 8006782:	3708      	adds	r7, #8
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}
 8006788:	e000ed04 	.word	0xe000ed04

0800678c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800678c:	b480      	push	{r7}
 800678e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006790:	4b0b      	ldr	r3, [pc, #44]	@ (80067c0 <vPortSetupTimerInterrupt+0x34>)
 8006792:	2200      	movs	r2, #0
 8006794:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006796:	4b0b      	ldr	r3, [pc, #44]	@ (80067c4 <vPortSetupTimerInterrupt+0x38>)
 8006798:	2200      	movs	r2, #0
 800679a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800679c:	4b0a      	ldr	r3, [pc, #40]	@ (80067c8 <vPortSetupTimerInterrupt+0x3c>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a0a      	ldr	r2, [pc, #40]	@ (80067cc <vPortSetupTimerInterrupt+0x40>)
 80067a2:	fba2 2303 	umull	r2, r3, r2, r3
 80067a6:	099b      	lsrs	r3, r3, #6
 80067a8:	4a09      	ldr	r2, [pc, #36]	@ (80067d0 <vPortSetupTimerInterrupt+0x44>)
 80067aa:	3b01      	subs	r3, #1
 80067ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80067ae:	4b04      	ldr	r3, [pc, #16]	@ (80067c0 <vPortSetupTimerInterrupt+0x34>)
 80067b0:	2207      	movs	r2, #7
 80067b2:	601a      	str	r2, [r3, #0]
}
 80067b4:	bf00      	nop
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	e000e010 	.word	0xe000e010
 80067c4:	e000e018 	.word	0xe000e018
 80067c8:	20000000 	.word	0x20000000
 80067cc:	10624dd3 	.word	0x10624dd3
 80067d0:	e000e014 	.word	0xe000e014

080067d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80067d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80067e4 <vPortEnableVFP+0x10>
 80067d8:	6801      	ldr	r1, [r0, #0]
 80067da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80067de:	6001      	str	r1, [r0, #0]
 80067e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80067e2:	bf00      	nop
 80067e4:	e000ed88 	.word	0xe000ed88

080067e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80067ee:	f3ef 8305 	mrs	r3, IPSR
 80067f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2b0f      	cmp	r3, #15
 80067f8:	d915      	bls.n	8006826 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80067fa:	4a18      	ldr	r2, [pc, #96]	@ (800685c <vPortValidateInterruptPriority+0x74>)
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	4413      	add	r3, r2
 8006800:	781b      	ldrb	r3, [r3, #0]
 8006802:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006804:	4b16      	ldr	r3, [pc, #88]	@ (8006860 <vPortValidateInterruptPriority+0x78>)
 8006806:	781b      	ldrb	r3, [r3, #0]
 8006808:	7afa      	ldrb	r2, [r7, #11]
 800680a:	429a      	cmp	r2, r3
 800680c:	d20b      	bcs.n	8006826 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800680e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006812:	f383 8811 	msr	BASEPRI, r3
 8006816:	f3bf 8f6f 	isb	sy
 800681a:	f3bf 8f4f 	dsb	sy
 800681e:	607b      	str	r3, [r7, #4]
}
 8006820:	bf00      	nop
 8006822:	bf00      	nop
 8006824:	e7fd      	b.n	8006822 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006826:	4b0f      	ldr	r3, [pc, #60]	@ (8006864 <vPortValidateInterruptPriority+0x7c>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800682e:	4b0e      	ldr	r3, [pc, #56]	@ (8006868 <vPortValidateInterruptPriority+0x80>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	429a      	cmp	r2, r3
 8006834:	d90b      	bls.n	800684e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800683a:	f383 8811 	msr	BASEPRI, r3
 800683e:	f3bf 8f6f 	isb	sy
 8006842:	f3bf 8f4f 	dsb	sy
 8006846:	603b      	str	r3, [r7, #0]
}
 8006848:	bf00      	nop
 800684a:	bf00      	nop
 800684c:	e7fd      	b.n	800684a <vPortValidateInterruptPriority+0x62>
	}
 800684e:	bf00      	nop
 8006850:	3714      	adds	r7, #20
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	e000e3f0 	.word	0xe000e3f0
 8006860:	20000e98 	.word	0x20000e98
 8006864:	e000ed0c 	.word	0xe000ed0c
 8006868:	20000e9c 	.word	0x20000e9c

0800686c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b08a      	sub	sp, #40	@ 0x28
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006874:	2300      	movs	r3, #0
 8006876:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006878:	f7fe fc74 	bl	8005164 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800687c:	4b5c      	ldr	r3, [pc, #368]	@ (80069f0 <pvPortMalloc+0x184>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d101      	bne.n	8006888 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006884:	f000 f924 	bl	8006ad0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006888:	4b5a      	ldr	r3, [pc, #360]	@ (80069f4 <pvPortMalloc+0x188>)
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4013      	ands	r3, r2
 8006890:	2b00      	cmp	r3, #0
 8006892:	f040 8095 	bne.w	80069c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d01e      	beq.n	80068da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800689c:	2208      	movs	r2, #8
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4413      	add	r3, r2
 80068a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f003 0307 	and.w	r3, r3, #7
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d015      	beq.n	80068da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f023 0307 	bic.w	r3, r3, #7
 80068b4:	3308      	adds	r3, #8
 80068b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f003 0307 	and.w	r3, r3, #7
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00b      	beq.n	80068da <pvPortMalloc+0x6e>
	__asm volatile
 80068c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c6:	f383 8811 	msr	BASEPRI, r3
 80068ca:	f3bf 8f6f 	isb	sy
 80068ce:	f3bf 8f4f 	dsb	sy
 80068d2:	617b      	str	r3, [r7, #20]
}
 80068d4:	bf00      	nop
 80068d6:	bf00      	nop
 80068d8:	e7fd      	b.n	80068d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d06f      	beq.n	80069c0 <pvPortMalloc+0x154>
 80068e0:	4b45      	ldr	r3, [pc, #276]	@ (80069f8 <pvPortMalloc+0x18c>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d86a      	bhi.n	80069c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80068ea:	4b44      	ldr	r3, [pc, #272]	@ (80069fc <pvPortMalloc+0x190>)
 80068ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80068ee:	4b43      	ldr	r3, [pc, #268]	@ (80069fc <pvPortMalloc+0x190>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068f4:	e004      	b.n	8006900 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80068f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80068fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	687a      	ldr	r2, [r7, #4]
 8006906:	429a      	cmp	r2, r3
 8006908:	d903      	bls.n	8006912 <pvPortMalloc+0xa6>
 800690a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1f1      	bne.n	80068f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006912:	4b37      	ldr	r3, [pc, #220]	@ (80069f0 <pvPortMalloc+0x184>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006918:	429a      	cmp	r2, r3
 800691a:	d051      	beq.n	80069c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800691c:	6a3b      	ldr	r3, [r7, #32]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	2208      	movs	r2, #8
 8006922:	4413      	add	r3, r2
 8006924:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	6a3b      	ldr	r3, [r7, #32]
 800692c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800692e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006930:	685a      	ldr	r2, [r3, #4]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	1ad2      	subs	r2, r2, r3
 8006936:	2308      	movs	r3, #8
 8006938:	005b      	lsls	r3, r3, #1
 800693a:	429a      	cmp	r2, r3
 800693c:	d920      	bls.n	8006980 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800693e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	4413      	add	r3, r2
 8006944:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006946:	69bb      	ldr	r3, [r7, #24]
 8006948:	f003 0307 	and.w	r3, r3, #7
 800694c:	2b00      	cmp	r3, #0
 800694e:	d00b      	beq.n	8006968 <pvPortMalloc+0xfc>
	__asm volatile
 8006950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006954:	f383 8811 	msr	BASEPRI, r3
 8006958:	f3bf 8f6f 	isb	sy
 800695c:	f3bf 8f4f 	dsb	sy
 8006960:	613b      	str	r3, [r7, #16]
}
 8006962:	bf00      	nop
 8006964:	bf00      	nop
 8006966:	e7fd      	b.n	8006964 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800696a:	685a      	ldr	r2, [r3, #4]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	1ad2      	subs	r2, r2, r3
 8006970:	69bb      	ldr	r3, [r7, #24]
 8006972:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800697a:	69b8      	ldr	r0, [r7, #24]
 800697c:	f000 f90a 	bl	8006b94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006980:	4b1d      	ldr	r3, [pc, #116]	@ (80069f8 <pvPortMalloc+0x18c>)
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	4a1b      	ldr	r2, [pc, #108]	@ (80069f8 <pvPortMalloc+0x18c>)
 800698c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800698e:	4b1a      	ldr	r3, [pc, #104]	@ (80069f8 <pvPortMalloc+0x18c>)
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	4b1b      	ldr	r3, [pc, #108]	@ (8006a00 <pvPortMalloc+0x194>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	429a      	cmp	r2, r3
 8006998:	d203      	bcs.n	80069a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800699a:	4b17      	ldr	r3, [pc, #92]	@ (80069f8 <pvPortMalloc+0x18c>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a18      	ldr	r2, [pc, #96]	@ (8006a00 <pvPortMalloc+0x194>)
 80069a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80069a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a4:	685a      	ldr	r2, [r3, #4]
 80069a6:	4b13      	ldr	r3, [pc, #76]	@ (80069f4 <pvPortMalloc+0x188>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	431a      	orrs	r2, r3
 80069ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80069b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b2:	2200      	movs	r2, #0
 80069b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80069b6:	4b13      	ldr	r3, [pc, #76]	@ (8006a04 <pvPortMalloc+0x198>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	3301      	adds	r3, #1
 80069bc:	4a11      	ldr	r2, [pc, #68]	@ (8006a04 <pvPortMalloc+0x198>)
 80069be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80069c0:	f7fe fbde 	bl	8005180 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	f003 0307 	and.w	r3, r3, #7
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d00b      	beq.n	80069e6 <pvPortMalloc+0x17a>
	__asm volatile
 80069ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d2:	f383 8811 	msr	BASEPRI, r3
 80069d6:	f3bf 8f6f 	isb	sy
 80069da:	f3bf 8f4f 	dsb	sy
 80069de:	60fb      	str	r3, [r7, #12]
}
 80069e0:	bf00      	nop
 80069e2:	bf00      	nop
 80069e4:	e7fd      	b.n	80069e2 <pvPortMalloc+0x176>
	return pvReturn;
 80069e6:	69fb      	ldr	r3, [r7, #28]
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3728      	adds	r7, #40	@ 0x28
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}
 80069f0:	20001a60 	.word	0x20001a60
 80069f4:	20001a74 	.word	0x20001a74
 80069f8:	20001a64 	.word	0x20001a64
 80069fc:	20001a58 	.word	0x20001a58
 8006a00:	20001a68 	.word	0x20001a68
 8006a04:	20001a6c 	.word	0x20001a6c

08006a08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b086      	sub	sp, #24
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d04f      	beq.n	8006aba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006a1a:	2308      	movs	r3, #8
 8006a1c:	425b      	negs	r3, r3
 8006a1e:	697a      	ldr	r2, [r7, #20]
 8006a20:	4413      	add	r3, r2
 8006a22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	685a      	ldr	r2, [r3, #4]
 8006a2c:	4b25      	ldr	r3, [pc, #148]	@ (8006ac4 <vPortFree+0xbc>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4013      	ands	r3, r2
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d10b      	bne.n	8006a4e <vPortFree+0x46>
	__asm volatile
 8006a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a3a:	f383 8811 	msr	BASEPRI, r3
 8006a3e:	f3bf 8f6f 	isb	sy
 8006a42:	f3bf 8f4f 	dsb	sy
 8006a46:	60fb      	str	r3, [r7, #12]
}
 8006a48:	bf00      	nop
 8006a4a:	bf00      	nop
 8006a4c:	e7fd      	b.n	8006a4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00b      	beq.n	8006a6e <vPortFree+0x66>
	__asm volatile
 8006a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a5a:	f383 8811 	msr	BASEPRI, r3
 8006a5e:	f3bf 8f6f 	isb	sy
 8006a62:	f3bf 8f4f 	dsb	sy
 8006a66:	60bb      	str	r3, [r7, #8]
}
 8006a68:	bf00      	nop
 8006a6a:	bf00      	nop
 8006a6c:	e7fd      	b.n	8006a6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	685a      	ldr	r2, [r3, #4]
 8006a72:	4b14      	ldr	r3, [pc, #80]	@ (8006ac4 <vPortFree+0xbc>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4013      	ands	r3, r2
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d01e      	beq.n	8006aba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d11a      	bne.n	8006aba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	685a      	ldr	r2, [r3, #4]
 8006a88:	4b0e      	ldr	r3, [pc, #56]	@ (8006ac4 <vPortFree+0xbc>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	43db      	mvns	r3, r3
 8006a8e:	401a      	ands	r2, r3
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006a94:	f7fe fb66 	bl	8005164 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	685a      	ldr	r2, [r3, #4]
 8006a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8006ac8 <vPortFree+0xc0>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4413      	add	r3, r2
 8006aa2:	4a09      	ldr	r2, [pc, #36]	@ (8006ac8 <vPortFree+0xc0>)
 8006aa4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006aa6:	6938      	ldr	r0, [r7, #16]
 8006aa8:	f000 f874 	bl	8006b94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006aac:	4b07      	ldr	r3, [pc, #28]	@ (8006acc <vPortFree+0xc4>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	4a06      	ldr	r2, [pc, #24]	@ (8006acc <vPortFree+0xc4>)
 8006ab4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006ab6:	f7fe fb63 	bl	8005180 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006aba:	bf00      	nop
 8006abc:	3718      	adds	r7, #24
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	20001a74 	.word	0x20001a74
 8006ac8:	20001a64 	.word	0x20001a64
 8006acc:	20001a70 	.word	0x20001a70

08006ad0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b085      	sub	sp, #20
 8006ad4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006ad6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8006ada:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006adc:	4b27      	ldr	r3, [pc, #156]	@ (8006b7c <prvHeapInit+0xac>)
 8006ade:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f003 0307 	and.w	r3, r3, #7
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d00c      	beq.n	8006b04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	3307      	adds	r3, #7
 8006aee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f023 0307 	bic.w	r3, r3, #7
 8006af6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006af8:	68ba      	ldr	r2, [r7, #8]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	1ad3      	subs	r3, r2, r3
 8006afe:	4a1f      	ldr	r2, [pc, #124]	@ (8006b7c <prvHeapInit+0xac>)
 8006b00:	4413      	add	r3, r2
 8006b02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006b08:	4a1d      	ldr	r2, [pc, #116]	@ (8006b80 <prvHeapInit+0xb0>)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006b0e:	4b1c      	ldr	r3, [pc, #112]	@ (8006b80 <prvHeapInit+0xb0>)
 8006b10:	2200      	movs	r2, #0
 8006b12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	68ba      	ldr	r2, [r7, #8]
 8006b18:	4413      	add	r3, r2
 8006b1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006b1c:	2208      	movs	r2, #8
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	1a9b      	subs	r3, r3, r2
 8006b22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f023 0307 	bic.w	r3, r3, #7
 8006b2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	4a15      	ldr	r2, [pc, #84]	@ (8006b84 <prvHeapInit+0xb4>)
 8006b30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006b32:	4b14      	ldr	r3, [pc, #80]	@ (8006b84 <prvHeapInit+0xb4>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2200      	movs	r2, #0
 8006b38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006b3a:	4b12      	ldr	r3, [pc, #72]	@ (8006b84 <prvHeapInit+0xb4>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	68fa      	ldr	r2, [r7, #12]
 8006b4a:	1ad2      	subs	r2, r2, r3
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006b50:	4b0c      	ldr	r3, [pc, #48]	@ (8006b84 <prvHeapInit+0xb4>)
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	4a0a      	ldr	r2, [pc, #40]	@ (8006b88 <prvHeapInit+0xb8>)
 8006b5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	4a09      	ldr	r2, [pc, #36]	@ (8006b8c <prvHeapInit+0xbc>)
 8006b66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006b68:	4b09      	ldr	r3, [pc, #36]	@ (8006b90 <prvHeapInit+0xc0>)
 8006b6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006b6e:	601a      	str	r2, [r3, #0]
}
 8006b70:	bf00      	nop
 8006b72:	3714      	adds	r7, #20
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr
 8006b7c:	20000ea0 	.word	0x20000ea0
 8006b80:	20001a58 	.word	0x20001a58
 8006b84:	20001a60 	.word	0x20001a60
 8006b88:	20001a68 	.word	0x20001a68
 8006b8c:	20001a64 	.word	0x20001a64
 8006b90:	20001a74 	.word	0x20001a74

08006b94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006b94:	b480      	push	{r7}
 8006b96:	b085      	sub	sp, #20
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006b9c:	4b28      	ldr	r3, [pc, #160]	@ (8006c40 <prvInsertBlockIntoFreeList+0xac>)
 8006b9e:	60fb      	str	r3, [r7, #12]
 8006ba0:	e002      	b.n	8006ba8 <prvInsertBlockIntoFreeList+0x14>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	60fb      	str	r3, [r7, #12]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d8f7      	bhi.n	8006ba2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	68ba      	ldr	r2, [r7, #8]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d108      	bne.n	8006bd6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	685a      	ldr	r2, [r3, #4]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	441a      	add	r2, r3
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	68ba      	ldr	r2, [r7, #8]
 8006be0:	441a      	add	r2, r3
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d118      	bne.n	8006c1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	4b15      	ldr	r3, [pc, #84]	@ (8006c44 <prvInsertBlockIntoFreeList+0xb0>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d00d      	beq.n	8006c12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	685a      	ldr	r2, [r3, #4]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	441a      	add	r2, r3
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	601a      	str	r2, [r3, #0]
 8006c10:	e008      	b.n	8006c24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006c12:	4b0c      	ldr	r3, [pc, #48]	@ (8006c44 <prvInsertBlockIntoFreeList+0xb0>)
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	601a      	str	r2, [r3, #0]
 8006c1a:	e003      	b.n	8006c24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006c24:	68fa      	ldr	r2, [r7, #12]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d002      	beq.n	8006c32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c32:	bf00      	nop
 8006c34:	3714      	adds	r7, #20
 8006c36:	46bd      	mov	sp, r7
 8006c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3c:	4770      	bx	lr
 8006c3e:	bf00      	nop
 8006c40:	20001a58 	.word	0x20001a58
 8006c44:	20001a60 	.word	0x20001a60

08006c48 <std>:
 8006c48:	2300      	movs	r3, #0
 8006c4a:	b510      	push	{r4, lr}
 8006c4c:	4604      	mov	r4, r0
 8006c4e:	e9c0 3300 	strd	r3, r3, [r0]
 8006c52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c56:	6083      	str	r3, [r0, #8]
 8006c58:	8181      	strh	r1, [r0, #12]
 8006c5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c5c:	81c2      	strh	r2, [r0, #14]
 8006c5e:	6183      	str	r3, [r0, #24]
 8006c60:	4619      	mov	r1, r3
 8006c62:	2208      	movs	r2, #8
 8006c64:	305c      	adds	r0, #92	@ 0x5c
 8006c66:	f000 f9e7 	bl	8007038 <memset>
 8006c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca0 <std+0x58>)
 8006c6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca4 <std+0x5c>)
 8006c70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c72:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca8 <std+0x60>)
 8006c74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c76:	4b0d      	ldr	r3, [pc, #52]	@ (8006cac <std+0x64>)
 8006c78:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006cb0 <std+0x68>)
 8006c7c:	6224      	str	r4, [r4, #32]
 8006c7e:	429c      	cmp	r4, r3
 8006c80:	d006      	beq.n	8006c90 <std+0x48>
 8006c82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c86:	4294      	cmp	r4, r2
 8006c88:	d002      	beq.n	8006c90 <std+0x48>
 8006c8a:	33d0      	adds	r3, #208	@ 0xd0
 8006c8c:	429c      	cmp	r4, r3
 8006c8e:	d105      	bne.n	8006c9c <std+0x54>
 8006c90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c98:	f000 ba46 	b.w	8007128 <__retarget_lock_init_recursive>
 8006c9c:	bd10      	pop	{r4, pc}
 8006c9e:	bf00      	nop
 8006ca0:	08006e89 	.word	0x08006e89
 8006ca4:	08006eab 	.word	0x08006eab
 8006ca8:	08006ee3 	.word	0x08006ee3
 8006cac:	08006f07 	.word	0x08006f07
 8006cb0:	20001a78 	.word	0x20001a78

08006cb4 <stdio_exit_handler>:
 8006cb4:	4a02      	ldr	r2, [pc, #8]	@ (8006cc0 <stdio_exit_handler+0xc>)
 8006cb6:	4903      	ldr	r1, [pc, #12]	@ (8006cc4 <stdio_exit_handler+0x10>)
 8006cb8:	4803      	ldr	r0, [pc, #12]	@ (8006cc8 <stdio_exit_handler+0x14>)
 8006cba:	f000 b869 	b.w	8006d90 <_fwalk_sglue>
 8006cbe:	bf00      	nop
 8006cc0:	20000010 	.word	0x20000010
 8006cc4:	08007445 	.word	0x08007445
 8006cc8:	20000020 	.word	0x20000020

08006ccc <cleanup_stdio>:
 8006ccc:	6841      	ldr	r1, [r0, #4]
 8006cce:	4b0c      	ldr	r3, [pc, #48]	@ (8006d00 <cleanup_stdio+0x34>)
 8006cd0:	4299      	cmp	r1, r3
 8006cd2:	b510      	push	{r4, lr}
 8006cd4:	4604      	mov	r4, r0
 8006cd6:	d001      	beq.n	8006cdc <cleanup_stdio+0x10>
 8006cd8:	f000 fbb4 	bl	8007444 <_fflush_r>
 8006cdc:	68a1      	ldr	r1, [r4, #8]
 8006cde:	4b09      	ldr	r3, [pc, #36]	@ (8006d04 <cleanup_stdio+0x38>)
 8006ce0:	4299      	cmp	r1, r3
 8006ce2:	d002      	beq.n	8006cea <cleanup_stdio+0x1e>
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f000 fbad 	bl	8007444 <_fflush_r>
 8006cea:	68e1      	ldr	r1, [r4, #12]
 8006cec:	4b06      	ldr	r3, [pc, #24]	@ (8006d08 <cleanup_stdio+0x3c>)
 8006cee:	4299      	cmp	r1, r3
 8006cf0:	d004      	beq.n	8006cfc <cleanup_stdio+0x30>
 8006cf2:	4620      	mov	r0, r4
 8006cf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cf8:	f000 bba4 	b.w	8007444 <_fflush_r>
 8006cfc:	bd10      	pop	{r4, pc}
 8006cfe:	bf00      	nop
 8006d00:	20001a78 	.word	0x20001a78
 8006d04:	20001ae0 	.word	0x20001ae0
 8006d08:	20001b48 	.word	0x20001b48

08006d0c <global_stdio_init.part.0>:
 8006d0c:	b510      	push	{r4, lr}
 8006d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8006d3c <global_stdio_init.part.0+0x30>)
 8006d10:	4c0b      	ldr	r4, [pc, #44]	@ (8006d40 <global_stdio_init.part.0+0x34>)
 8006d12:	4a0c      	ldr	r2, [pc, #48]	@ (8006d44 <global_stdio_init.part.0+0x38>)
 8006d14:	601a      	str	r2, [r3, #0]
 8006d16:	4620      	mov	r0, r4
 8006d18:	2200      	movs	r2, #0
 8006d1a:	2104      	movs	r1, #4
 8006d1c:	f7ff ff94 	bl	8006c48 <std>
 8006d20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006d24:	2201      	movs	r2, #1
 8006d26:	2109      	movs	r1, #9
 8006d28:	f7ff ff8e 	bl	8006c48 <std>
 8006d2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006d30:	2202      	movs	r2, #2
 8006d32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d36:	2112      	movs	r1, #18
 8006d38:	f7ff bf86 	b.w	8006c48 <std>
 8006d3c:	20001bb0 	.word	0x20001bb0
 8006d40:	20001a78 	.word	0x20001a78
 8006d44:	08006cb5 	.word	0x08006cb5

08006d48 <__sfp_lock_acquire>:
 8006d48:	4801      	ldr	r0, [pc, #4]	@ (8006d50 <__sfp_lock_acquire+0x8>)
 8006d4a:	f000 b9ee 	b.w	800712a <__retarget_lock_acquire_recursive>
 8006d4e:	bf00      	nop
 8006d50:	20001bb9 	.word	0x20001bb9

08006d54 <__sfp_lock_release>:
 8006d54:	4801      	ldr	r0, [pc, #4]	@ (8006d5c <__sfp_lock_release+0x8>)
 8006d56:	f000 b9e9 	b.w	800712c <__retarget_lock_release_recursive>
 8006d5a:	bf00      	nop
 8006d5c:	20001bb9 	.word	0x20001bb9

08006d60 <__sinit>:
 8006d60:	b510      	push	{r4, lr}
 8006d62:	4604      	mov	r4, r0
 8006d64:	f7ff fff0 	bl	8006d48 <__sfp_lock_acquire>
 8006d68:	6a23      	ldr	r3, [r4, #32]
 8006d6a:	b11b      	cbz	r3, 8006d74 <__sinit+0x14>
 8006d6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d70:	f7ff bff0 	b.w	8006d54 <__sfp_lock_release>
 8006d74:	4b04      	ldr	r3, [pc, #16]	@ (8006d88 <__sinit+0x28>)
 8006d76:	6223      	str	r3, [r4, #32]
 8006d78:	4b04      	ldr	r3, [pc, #16]	@ (8006d8c <__sinit+0x2c>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d1f5      	bne.n	8006d6c <__sinit+0xc>
 8006d80:	f7ff ffc4 	bl	8006d0c <global_stdio_init.part.0>
 8006d84:	e7f2      	b.n	8006d6c <__sinit+0xc>
 8006d86:	bf00      	nop
 8006d88:	08006ccd 	.word	0x08006ccd
 8006d8c:	20001bb0 	.word	0x20001bb0

08006d90 <_fwalk_sglue>:
 8006d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d94:	4607      	mov	r7, r0
 8006d96:	4688      	mov	r8, r1
 8006d98:	4614      	mov	r4, r2
 8006d9a:	2600      	movs	r6, #0
 8006d9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006da0:	f1b9 0901 	subs.w	r9, r9, #1
 8006da4:	d505      	bpl.n	8006db2 <_fwalk_sglue+0x22>
 8006da6:	6824      	ldr	r4, [r4, #0]
 8006da8:	2c00      	cmp	r4, #0
 8006daa:	d1f7      	bne.n	8006d9c <_fwalk_sglue+0xc>
 8006dac:	4630      	mov	r0, r6
 8006dae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006db2:	89ab      	ldrh	r3, [r5, #12]
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d907      	bls.n	8006dc8 <_fwalk_sglue+0x38>
 8006db8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	d003      	beq.n	8006dc8 <_fwalk_sglue+0x38>
 8006dc0:	4629      	mov	r1, r5
 8006dc2:	4638      	mov	r0, r7
 8006dc4:	47c0      	blx	r8
 8006dc6:	4306      	orrs	r6, r0
 8006dc8:	3568      	adds	r5, #104	@ 0x68
 8006dca:	e7e9      	b.n	8006da0 <_fwalk_sglue+0x10>

08006dcc <_puts_r>:
 8006dcc:	6a03      	ldr	r3, [r0, #32]
 8006dce:	b570      	push	{r4, r5, r6, lr}
 8006dd0:	6884      	ldr	r4, [r0, #8]
 8006dd2:	4605      	mov	r5, r0
 8006dd4:	460e      	mov	r6, r1
 8006dd6:	b90b      	cbnz	r3, 8006ddc <_puts_r+0x10>
 8006dd8:	f7ff ffc2 	bl	8006d60 <__sinit>
 8006ddc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006dde:	07db      	lsls	r3, r3, #31
 8006de0:	d405      	bmi.n	8006dee <_puts_r+0x22>
 8006de2:	89a3      	ldrh	r3, [r4, #12]
 8006de4:	0598      	lsls	r0, r3, #22
 8006de6:	d402      	bmi.n	8006dee <_puts_r+0x22>
 8006de8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006dea:	f000 f99e 	bl	800712a <__retarget_lock_acquire_recursive>
 8006dee:	89a3      	ldrh	r3, [r4, #12]
 8006df0:	0719      	lsls	r1, r3, #28
 8006df2:	d502      	bpl.n	8006dfa <_puts_r+0x2e>
 8006df4:	6923      	ldr	r3, [r4, #16]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d135      	bne.n	8006e66 <_puts_r+0x9a>
 8006dfa:	4621      	mov	r1, r4
 8006dfc:	4628      	mov	r0, r5
 8006dfe:	f000 f8c5 	bl	8006f8c <__swsetup_r>
 8006e02:	b380      	cbz	r0, 8006e66 <_puts_r+0x9a>
 8006e04:	f04f 35ff 	mov.w	r5, #4294967295
 8006e08:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e0a:	07da      	lsls	r2, r3, #31
 8006e0c:	d405      	bmi.n	8006e1a <_puts_r+0x4e>
 8006e0e:	89a3      	ldrh	r3, [r4, #12]
 8006e10:	059b      	lsls	r3, r3, #22
 8006e12:	d402      	bmi.n	8006e1a <_puts_r+0x4e>
 8006e14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e16:	f000 f989 	bl	800712c <__retarget_lock_release_recursive>
 8006e1a:	4628      	mov	r0, r5
 8006e1c:	bd70      	pop	{r4, r5, r6, pc}
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	da04      	bge.n	8006e2c <_puts_r+0x60>
 8006e22:	69a2      	ldr	r2, [r4, #24]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	dc17      	bgt.n	8006e58 <_puts_r+0x8c>
 8006e28:	290a      	cmp	r1, #10
 8006e2a:	d015      	beq.n	8006e58 <_puts_r+0x8c>
 8006e2c:	6823      	ldr	r3, [r4, #0]
 8006e2e:	1c5a      	adds	r2, r3, #1
 8006e30:	6022      	str	r2, [r4, #0]
 8006e32:	7019      	strb	r1, [r3, #0]
 8006e34:	68a3      	ldr	r3, [r4, #8]
 8006e36:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006e3a:	3b01      	subs	r3, #1
 8006e3c:	60a3      	str	r3, [r4, #8]
 8006e3e:	2900      	cmp	r1, #0
 8006e40:	d1ed      	bne.n	8006e1e <_puts_r+0x52>
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	da11      	bge.n	8006e6a <_puts_r+0x9e>
 8006e46:	4622      	mov	r2, r4
 8006e48:	210a      	movs	r1, #10
 8006e4a:	4628      	mov	r0, r5
 8006e4c:	f000 f85f 	bl	8006f0e <__swbuf_r>
 8006e50:	3001      	adds	r0, #1
 8006e52:	d0d7      	beq.n	8006e04 <_puts_r+0x38>
 8006e54:	250a      	movs	r5, #10
 8006e56:	e7d7      	b.n	8006e08 <_puts_r+0x3c>
 8006e58:	4622      	mov	r2, r4
 8006e5a:	4628      	mov	r0, r5
 8006e5c:	f000 f857 	bl	8006f0e <__swbuf_r>
 8006e60:	3001      	adds	r0, #1
 8006e62:	d1e7      	bne.n	8006e34 <_puts_r+0x68>
 8006e64:	e7ce      	b.n	8006e04 <_puts_r+0x38>
 8006e66:	3e01      	subs	r6, #1
 8006e68:	e7e4      	b.n	8006e34 <_puts_r+0x68>
 8006e6a:	6823      	ldr	r3, [r4, #0]
 8006e6c:	1c5a      	adds	r2, r3, #1
 8006e6e:	6022      	str	r2, [r4, #0]
 8006e70:	220a      	movs	r2, #10
 8006e72:	701a      	strb	r2, [r3, #0]
 8006e74:	e7ee      	b.n	8006e54 <_puts_r+0x88>
	...

08006e78 <puts>:
 8006e78:	4b02      	ldr	r3, [pc, #8]	@ (8006e84 <puts+0xc>)
 8006e7a:	4601      	mov	r1, r0
 8006e7c:	6818      	ldr	r0, [r3, #0]
 8006e7e:	f7ff bfa5 	b.w	8006dcc <_puts_r>
 8006e82:	bf00      	nop
 8006e84:	2000001c 	.word	0x2000001c

08006e88 <__sread>:
 8006e88:	b510      	push	{r4, lr}
 8006e8a:	460c      	mov	r4, r1
 8006e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e90:	f000 f8fc 	bl	800708c <_read_r>
 8006e94:	2800      	cmp	r0, #0
 8006e96:	bfab      	itete	ge
 8006e98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006e9a:	89a3      	ldrhlt	r3, [r4, #12]
 8006e9c:	181b      	addge	r3, r3, r0
 8006e9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006ea2:	bfac      	ite	ge
 8006ea4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006ea6:	81a3      	strhlt	r3, [r4, #12]
 8006ea8:	bd10      	pop	{r4, pc}

08006eaa <__swrite>:
 8006eaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006eae:	461f      	mov	r7, r3
 8006eb0:	898b      	ldrh	r3, [r1, #12]
 8006eb2:	05db      	lsls	r3, r3, #23
 8006eb4:	4605      	mov	r5, r0
 8006eb6:	460c      	mov	r4, r1
 8006eb8:	4616      	mov	r6, r2
 8006eba:	d505      	bpl.n	8006ec8 <__swrite+0x1e>
 8006ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ec0:	2302      	movs	r3, #2
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f000 f8d0 	bl	8007068 <_lseek_r>
 8006ec8:	89a3      	ldrh	r3, [r4, #12]
 8006eca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ece:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ed2:	81a3      	strh	r3, [r4, #12]
 8006ed4:	4632      	mov	r2, r6
 8006ed6:	463b      	mov	r3, r7
 8006ed8:	4628      	mov	r0, r5
 8006eda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ede:	f000 b8e7 	b.w	80070b0 <_write_r>

08006ee2 <__sseek>:
 8006ee2:	b510      	push	{r4, lr}
 8006ee4:	460c      	mov	r4, r1
 8006ee6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eea:	f000 f8bd 	bl	8007068 <_lseek_r>
 8006eee:	1c43      	adds	r3, r0, #1
 8006ef0:	89a3      	ldrh	r3, [r4, #12]
 8006ef2:	bf15      	itete	ne
 8006ef4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006ef6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006efa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006efe:	81a3      	strheq	r3, [r4, #12]
 8006f00:	bf18      	it	ne
 8006f02:	81a3      	strhne	r3, [r4, #12]
 8006f04:	bd10      	pop	{r4, pc}

08006f06 <__sclose>:
 8006f06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f0a:	f000 b89d 	b.w	8007048 <_close_r>

08006f0e <__swbuf_r>:
 8006f0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f10:	460e      	mov	r6, r1
 8006f12:	4614      	mov	r4, r2
 8006f14:	4605      	mov	r5, r0
 8006f16:	b118      	cbz	r0, 8006f20 <__swbuf_r+0x12>
 8006f18:	6a03      	ldr	r3, [r0, #32]
 8006f1a:	b90b      	cbnz	r3, 8006f20 <__swbuf_r+0x12>
 8006f1c:	f7ff ff20 	bl	8006d60 <__sinit>
 8006f20:	69a3      	ldr	r3, [r4, #24]
 8006f22:	60a3      	str	r3, [r4, #8]
 8006f24:	89a3      	ldrh	r3, [r4, #12]
 8006f26:	071a      	lsls	r2, r3, #28
 8006f28:	d501      	bpl.n	8006f2e <__swbuf_r+0x20>
 8006f2a:	6923      	ldr	r3, [r4, #16]
 8006f2c:	b943      	cbnz	r3, 8006f40 <__swbuf_r+0x32>
 8006f2e:	4621      	mov	r1, r4
 8006f30:	4628      	mov	r0, r5
 8006f32:	f000 f82b 	bl	8006f8c <__swsetup_r>
 8006f36:	b118      	cbz	r0, 8006f40 <__swbuf_r+0x32>
 8006f38:	f04f 37ff 	mov.w	r7, #4294967295
 8006f3c:	4638      	mov	r0, r7
 8006f3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f40:	6823      	ldr	r3, [r4, #0]
 8006f42:	6922      	ldr	r2, [r4, #16]
 8006f44:	1a98      	subs	r0, r3, r2
 8006f46:	6963      	ldr	r3, [r4, #20]
 8006f48:	b2f6      	uxtb	r6, r6
 8006f4a:	4283      	cmp	r3, r0
 8006f4c:	4637      	mov	r7, r6
 8006f4e:	dc05      	bgt.n	8006f5c <__swbuf_r+0x4e>
 8006f50:	4621      	mov	r1, r4
 8006f52:	4628      	mov	r0, r5
 8006f54:	f000 fa76 	bl	8007444 <_fflush_r>
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	d1ed      	bne.n	8006f38 <__swbuf_r+0x2a>
 8006f5c:	68a3      	ldr	r3, [r4, #8]
 8006f5e:	3b01      	subs	r3, #1
 8006f60:	60a3      	str	r3, [r4, #8]
 8006f62:	6823      	ldr	r3, [r4, #0]
 8006f64:	1c5a      	adds	r2, r3, #1
 8006f66:	6022      	str	r2, [r4, #0]
 8006f68:	701e      	strb	r6, [r3, #0]
 8006f6a:	6962      	ldr	r2, [r4, #20]
 8006f6c:	1c43      	adds	r3, r0, #1
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	d004      	beq.n	8006f7c <__swbuf_r+0x6e>
 8006f72:	89a3      	ldrh	r3, [r4, #12]
 8006f74:	07db      	lsls	r3, r3, #31
 8006f76:	d5e1      	bpl.n	8006f3c <__swbuf_r+0x2e>
 8006f78:	2e0a      	cmp	r6, #10
 8006f7a:	d1df      	bne.n	8006f3c <__swbuf_r+0x2e>
 8006f7c:	4621      	mov	r1, r4
 8006f7e:	4628      	mov	r0, r5
 8006f80:	f000 fa60 	bl	8007444 <_fflush_r>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	d0d9      	beq.n	8006f3c <__swbuf_r+0x2e>
 8006f88:	e7d6      	b.n	8006f38 <__swbuf_r+0x2a>
	...

08006f8c <__swsetup_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	4b29      	ldr	r3, [pc, #164]	@ (8007034 <__swsetup_r+0xa8>)
 8006f90:	4605      	mov	r5, r0
 8006f92:	6818      	ldr	r0, [r3, #0]
 8006f94:	460c      	mov	r4, r1
 8006f96:	b118      	cbz	r0, 8006fa0 <__swsetup_r+0x14>
 8006f98:	6a03      	ldr	r3, [r0, #32]
 8006f9a:	b90b      	cbnz	r3, 8006fa0 <__swsetup_r+0x14>
 8006f9c:	f7ff fee0 	bl	8006d60 <__sinit>
 8006fa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fa4:	0719      	lsls	r1, r3, #28
 8006fa6:	d422      	bmi.n	8006fee <__swsetup_r+0x62>
 8006fa8:	06da      	lsls	r2, r3, #27
 8006faa:	d407      	bmi.n	8006fbc <__swsetup_r+0x30>
 8006fac:	2209      	movs	r2, #9
 8006fae:	602a      	str	r2, [r5, #0]
 8006fb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fb4:	81a3      	strh	r3, [r4, #12]
 8006fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8006fba:	e033      	b.n	8007024 <__swsetup_r+0x98>
 8006fbc:	0758      	lsls	r0, r3, #29
 8006fbe:	d512      	bpl.n	8006fe6 <__swsetup_r+0x5a>
 8006fc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fc2:	b141      	cbz	r1, 8006fd6 <__swsetup_r+0x4a>
 8006fc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006fc8:	4299      	cmp	r1, r3
 8006fca:	d002      	beq.n	8006fd2 <__swsetup_r+0x46>
 8006fcc:	4628      	mov	r0, r5
 8006fce:	f000 f8bd 	bl	800714c <_free_r>
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fd6:	89a3      	ldrh	r3, [r4, #12]
 8006fd8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006fdc:	81a3      	strh	r3, [r4, #12]
 8006fde:	2300      	movs	r3, #0
 8006fe0:	6063      	str	r3, [r4, #4]
 8006fe2:	6923      	ldr	r3, [r4, #16]
 8006fe4:	6023      	str	r3, [r4, #0]
 8006fe6:	89a3      	ldrh	r3, [r4, #12]
 8006fe8:	f043 0308 	orr.w	r3, r3, #8
 8006fec:	81a3      	strh	r3, [r4, #12]
 8006fee:	6923      	ldr	r3, [r4, #16]
 8006ff0:	b94b      	cbnz	r3, 8007006 <__swsetup_r+0x7a>
 8006ff2:	89a3      	ldrh	r3, [r4, #12]
 8006ff4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006ff8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ffc:	d003      	beq.n	8007006 <__swsetup_r+0x7a>
 8006ffe:	4621      	mov	r1, r4
 8007000:	4628      	mov	r0, r5
 8007002:	f000 fa6d 	bl	80074e0 <__smakebuf_r>
 8007006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800700a:	f013 0201 	ands.w	r2, r3, #1
 800700e:	d00a      	beq.n	8007026 <__swsetup_r+0x9a>
 8007010:	2200      	movs	r2, #0
 8007012:	60a2      	str	r2, [r4, #8]
 8007014:	6962      	ldr	r2, [r4, #20]
 8007016:	4252      	negs	r2, r2
 8007018:	61a2      	str	r2, [r4, #24]
 800701a:	6922      	ldr	r2, [r4, #16]
 800701c:	b942      	cbnz	r2, 8007030 <__swsetup_r+0xa4>
 800701e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007022:	d1c5      	bne.n	8006fb0 <__swsetup_r+0x24>
 8007024:	bd38      	pop	{r3, r4, r5, pc}
 8007026:	0799      	lsls	r1, r3, #30
 8007028:	bf58      	it	pl
 800702a:	6962      	ldrpl	r2, [r4, #20]
 800702c:	60a2      	str	r2, [r4, #8]
 800702e:	e7f4      	b.n	800701a <__swsetup_r+0x8e>
 8007030:	2000      	movs	r0, #0
 8007032:	e7f7      	b.n	8007024 <__swsetup_r+0x98>
 8007034:	2000001c 	.word	0x2000001c

08007038 <memset>:
 8007038:	4402      	add	r2, r0
 800703a:	4603      	mov	r3, r0
 800703c:	4293      	cmp	r3, r2
 800703e:	d100      	bne.n	8007042 <memset+0xa>
 8007040:	4770      	bx	lr
 8007042:	f803 1b01 	strb.w	r1, [r3], #1
 8007046:	e7f9      	b.n	800703c <memset+0x4>

08007048 <_close_r>:
 8007048:	b538      	push	{r3, r4, r5, lr}
 800704a:	4d06      	ldr	r5, [pc, #24]	@ (8007064 <_close_r+0x1c>)
 800704c:	2300      	movs	r3, #0
 800704e:	4604      	mov	r4, r0
 8007050:	4608      	mov	r0, r1
 8007052:	602b      	str	r3, [r5, #0]
 8007054:	f7f9 fd36 	bl	8000ac4 <_close>
 8007058:	1c43      	adds	r3, r0, #1
 800705a:	d102      	bne.n	8007062 <_close_r+0x1a>
 800705c:	682b      	ldr	r3, [r5, #0]
 800705e:	b103      	cbz	r3, 8007062 <_close_r+0x1a>
 8007060:	6023      	str	r3, [r4, #0]
 8007062:	bd38      	pop	{r3, r4, r5, pc}
 8007064:	20001bb4 	.word	0x20001bb4

08007068 <_lseek_r>:
 8007068:	b538      	push	{r3, r4, r5, lr}
 800706a:	4d07      	ldr	r5, [pc, #28]	@ (8007088 <_lseek_r+0x20>)
 800706c:	4604      	mov	r4, r0
 800706e:	4608      	mov	r0, r1
 8007070:	4611      	mov	r1, r2
 8007072:	2200      	movs	r2, #0
 8007074:	602a      	str	r2, [r5, #0]
 8007076:	461a      	mov	r2, r3
 8007078:	f7f9 fd4b 	bl	8000b12 <_lseek>
 800707c:	1c43      	adds	r3, r0, #1
 800707e:	d102      	bne.n	8007086 <_lseek_r+0x1e>
 8007080:	682b      	ldr	r3, [r5, #0]
 8007082:	b103      	cbz	r3, 8007086 <_lseek_r+0x1e>
 8007084:	6023      	str	r3, [r4, #0]
 8007086:	bd38      	pop	{r3, r4, r5, pc}
 8007088:	20001bb4 	.word	0x20001bb4

0800708c <_read_r>:
 800708c:	b538      	push	{r3, r4, r5, lr}
 800708e:	4d07      	ldr	r5, [pc, #28]	@ (80070ac <_read_r+0x20>)
 8007090:	4604      	mov	r4, r0
 8007092:	4608      	mov	r0, r1
 8007094:	4611      	mov	r1, r2
 8007096:	2200      	movs	r2, #0
 8007098:	602a      	str	r2, [r5, #0]
 800709a:	461a      	mov	r2, r3
 800709c:	f7f9 fcf5 	bl	8000a8a <_read>
 80070a0:	1c43      	adds	r3, r0, #1
 80070a2:	d102      	bne.n	80070aa <_read_r+0x1e>
 80070a4:	682b      	ldr	r3, [r5, #0]
 80070a6:	b103      	cbz	r3, 80070aa <_read_r+0x1e>
 80070a8:	6023      	str	r3, [r4, #0]
 80070aa:	bd38      	pop	{r3, r4, r5, pc}
 80070ac:	20001bb4 	.word	0x20001bb4

080070b0 <_write_r>:
 80070b0:	b538      	push	{r3, r4, r5, lr}
 80070b2:	4d07      	ldr	r5, [pc, #28]	@ (80070d0 <_write_r+0x20>)
 80070b4:	4604      	mov	r4, r0
 80070b6:	4608      	mov	r0, r1
 80070b8:	4611      	mov	r1, r2
 80070ba:	2200      	movs	r2, #0
 80070bc:	602a      	str	r2, [r5, #0]
 80070be:	461a      	mov	r2, r3
 80070c0:	f7f9 fcb9 	bl	8000a36 <_write>
 80070c4:	1c43      	adds	r3, r0, #1
 80070c6:	d102      	bne.n	80070ce <_write_r+0x1e>
 80070c8:	682b      	ldr	r3, [r5, #0]
 80070ca:	b103      	cbz	r3, 80070ce <_write_r+0x1e>
 80070cc:	6023      	str	r3, [r4, #0]
 80070ce:	bd38      	pop	{r3, r4, r5, pc}
 80070d0:	20001bb4 	.word	0x20001bb4

080070d4 <__errno>:
 80070d4:	4b01      	ldr	r3, [pc, #4]	@ (80070dc <__errno+0x8>)
 80070d6:	6818      	ldr	r0, [r3, #0]
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	2000001c 	.word	0x2000001c

080070e0 <__libc_init_array>:
 80070e0:	b570      	push	{r4, r5, r6, lr}
 80070e2:	4d0d      	ldr	r5, [pc, #52]	@ (8007118 <__libc_init_array+0x38>)
 80070e4:	4c0d      	ldr	r4, [pc, #52]	@ (800711c <__libc_init_array+0x3c>)
 80070e6:	1b64      	subs	r4, r4, r5
 80070e8:	10a4      	asrs	r4, r4, #2
 80070ea:	2600      	movs	r6, #0
 80070ec:	42a6      	cmp	r6, r4
 80070ee:	d109      	bne.n	8007104 <__libc_init_array+0x24>
 80070f0:	4d0b      	ldr	r5, [pc, #44]	@ (8007120 <__libc_init_array+0x40>)
 80070f2:	4c0c      	ldr	r4, [pc, #48]	@ (8007124 <__libc_init_array+0x44>)
 80070f4:	f000 fa62 	bl	80075bc <_init>
 80070f8:	1b64      	subs	r4, r4, r5
 80070fa:	10a4      	asrs	r4, r4, #2
 80070fc:	2600      	movs	r6, #0
 80070fe:	42a6      	cmp	r6, r4
 8007100:	d105      	bne.n	800710e <__libc_init_array+0x2e>
 8007102:	bd70      	pop	{r4, r5, r6, pc}
 8007104:	f855 3b04 	ldr.w	r3, [r5], #4
 8007108:	4798      	blx	r3
 800710a:	3601      	adds	r6, #1
 800710c:	e7ee      	b.n	80070ec <__libc_init_array+0xc>
 800710e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007112:	4798      	blx	r3
 8007114:	3601      	adds	r6, #1
 8007116:	e7f2      	b.n	80070fe <__libc_init_array+0x1e>
 8007118:	080076a4 	.word	0x080076a4
 800711c:	080076a4 	.word	0x080076a4
 8007120:	080076a4 	.word	0x080076a4
 8007124:	080076a8 	.word	0x080076a8

08007128 <__retarget_lock_init_recursive>:
 8007128:	4770      	bx	lr

0800712a <__retarget_lock_acquire_recursive>:
 800712a:	4770      	bx	lr

0800712c <__retarget_lock_release_recursive>:
 800712c:	4770      	bx	lr

0800712e <memcpy>:
 800712e:	440a      	add	r2, r1
 8007130:	4291      	cmp	r1, r2
 8007132:	f100 33ff 	add.w	r3, r0, #4294967295
 8007136:	d100      	bne.n	800713a <memcpy+0xc>
 8007138:	4770      	bx	lr
 800713a:	b510      	push	{r4, lr}
 800713c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007140:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007144:	4291      	cmp	r1, r2
 8007146:	d1f9      	bne.n	800713c <memcpy+0xe>
 8007148:	bd10      	pop	{r4, pc}
	...

0800714c <_free_r>:
 800714c:	b538      	push	{r3, r4, r5, lr}
 800714e:	4605      	mov	r5, r0
 8007150:	2900      	cmp	r1, #0
 8007152:	d041      	beq.n	80071d8 <_free_r+0x8c>
 8007154:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007158:	1f0c      	subs	r4, r1, #4
 800715a:	2b00      	cmp	r3, #0
 800715c:	bfb8      	it	lt
 800715e:	18e4      	addlt	r4, r4, r3
 8007160:	f000 f8e0 	bl	8007324 <__malloc_lock>
 8007164:	4a1d      	ldr	r2, [pc, #116]	@ (80071dc <_free_r+0x90>)
 8007166:	6813      	ldr	r3, [r2, #0]
 8007168:	b933      	cbnz	r3, 8007178 <_free_r+0x2c>
 800716a:	6063      	str	r3, [r4, #4]
 800716c:	6014      	str	r4, [r2, #0]
 800716e:	4628      	mov	r0, r5
 8007170:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007174:	f000 b8dc 	b.w	8007330 <__malloc_unlock>
 8007178:	42a3      	cmp	r3, r4
 800717a:	d908      	bls.n	800718e <_free_r+0x42>
 800717c:	6820      	ldr	r0, [r4, #0]
 800717e:	1821      	adds	r1, r4, r0
 8007180:	428b      	cmp	r3, r1
 8007182:	bf01      	itttt	eq
 8007184:	6819      	ldreq	r1, [r3, #0]
 8007186:	685b      	ldreq	r3, [r3, #4]
 8007188:	1809      	addeq	r1, r1, r0
 800718a:	6021      	streq	r1, [r4, #0]
 800718c:	e7ed      	b.n	800716a <_free_r+0x1e>
 800718e:	461a      	mov	r2, r3
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	b10b      	cbz	r3, 8007198 <_free_r+0x4c>
 8007194:	42a3      	cmp	r3, r4
 8007196:	d9fa      	bls.n	800718e <_free_r+0x42>
 8007198:	6811      	ldr	r1, [r2, #0]
 800719a:	1850      	adds	r0, r2, r1
 800719c:	42a0      	cmp	r0, r4
 800719e:	d10b      	bne.n	80071b8 <_free_r+0x6c>
 80071a0:	6820      	ldr	r0, [r4, #0]
 80071a2:	4401      	add	r1, r0
 80071a4:	1850      	adds	r0, r2, r1
 80071a6:	4283      	cmp	r3, r0
 80071a8:	6011      	str	r1, [r2, #0]
 80071aa:	d1e0      	bne.n	800716e <_free_r+0x22>
 80071ac:	6818      	ldr	r0, [r3, #0]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	6053      	str	r3, [r2, #4]
 80071b2:	4408      	add	r0, r1
 80071b4:	6010      	str	r0, [r2, #0]
 80071b6:	e7da      	b.n	800716e <_free_r+0x22>
 80071b8:	d902      	bls.n	80071c0 <_free_r+0x74>
 80071ba:	230c      	movs	r3, #12
 80071bc:	602b      	str	r3, [r5, #0]
 80071be:	e7d6      	b.n	800716e <_free_r+0x22>
 80071c0:	6820      	ldr	r0, [r4, #0]
 80071c2:	1821      	adds	r1, r4, r0
 80071c4:	428b      	cmp	r3, r1
 80071c6:	bf04      	itt	eq
 80071c8:	6819      	ldreq	r1, [r3, #0]
 80071ca:	685b      	ldreq	r3, [r3, #4]
 80071cc:	6063      	str	r3, [r4, #4]
 80071ce:	bf04      	itt	eq
 80071d0:	1809      	addeq	r1, r1, r0
 80071d2:	6021      	streq	r1, [r4, #0]
 80071d4:	6054      	str	r4, [r2, #4]
 80071d6:	e7ca      	b.n	800716e <_free_r+0x22>
 80071d8:	bd38      	pop	{r3, r4, r5, pc}
 80071da:	bf00      	nop
 80071dc:	20001bc0 	.word	0x20001bc0

080071e0 <sbrk_aligned>:
 80071e0:	b570      	push	{r4, r5, r6, lr}
 80071e2:	4e0f      	ldr	r6, [pc, #60]	@ (8007220 <sbrk_aligned+0x40>)
 80071e4:	460c      	mov	r4, r1
 80071e6:	6831      	ldr	r1, [r6, #0]
 80071e8:	4605      	mov	r5, r0
 80071ea:	b911      	cbnz	r1, 80071f2 <sbrk_aligned+0x12>
 80071ec:	f000 f9d6 	bl	800759c <_sbrk_r>
 80071f0:	6030      	str	r0, [r6, #0]
 80071f2:	4621      	mov	r1, r4
 80071f4:	4628      	mov	r0, r5
 80071f6:	f000 f9d1 	bl	800759c <_sbrk_r>
 80071fa:	1c43      	adds	r3, r0, #1
 80071fc:	d103      	bne.n	8007206 <sbrk_aligned+0x26>
 80071fe:	f04f 34ff 	mov.w	r4, #4294967295
 8007202:	4620      	mov	r0, r4
 8007204:	bd70      	pop	{r4, r5, r6, pc}
 8007206:	1cc4      	adds	r4, r0, #3
 8007208:	f024 0403 	bic.w	r4, r4, #3
 800720c:	42a0      	cmp	r0, r4
 800720e:	d0f8      	beq.n	8007202 <sbrk_aligned+0x22>
 8007210:	1a21      	subs	r1, r4, r0
 8007212:	4628      	mov	r0, r5
 8007214:	f000 f9c2 	bl	800759c <_sbrk_r>
 8007218:	3001      	adds	r0, #1
 800721a:	d1f2      	bne.n	8007202 <sbrk_aligned+0x22>
 800721c:	e7ef      	b.n	80071fe <sbrk_aligned+0x1e>
 800721e:	bf00      	nop
 8007220:	20001bbc 	.word	0x20001bbc

08007224 <_malloc_r>:
 8007224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007228:	1ccd      	adds	r5, r1, #3
 800722a:	f025 0503 	bic.w	r5, r5, #3
 800722e:	3508      	adds	r5, #8
 8007230:	2d0c      	cmp	r5, #12
 8007232:	bf38      	it	cc
 8007234:	250c      	movcc	r5, #12
 8007236:	2d00      	cmp	r5, #0
 8007238:	4606      	mov	r6, r0
 800723a:	db01      	blt.n	8007240 <_malloc_r+0x1c>
 800723c:	42a9      	cmp	r1, r5
 800723e:	d904      	bls.n	800724a <_malloc_r+0x26>
 8007240:	230c      	movs	r3, #12
 8007242:	6033      	str	r3, [r6, #0]
 8007244:	2000      	movs	r0, #0
 8007246:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800724a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007320 <_malloc_r+0xfc>
 800724e:	f000 f869 	bl	8007324 <__malloc_lock>
 8007252:	f8d8 3000 	ldr.w	r3, [r8]
 8007256:	461c      	mov	r4, r3
 8007258:	bb44      	cbnz	r4, 80072ac <_malloc_r+0x88>
 800725a:	4629      	mov	r1, r5
 800725c:	4630      	mov	r0, r6
 800725e:	f7ff ffbf 	bl	80071e0 <sbrk_aligned>
 8007262:	1c43      	adds	r3, r0, #1
 8007264:	4604      	mov	r4, r0
 8007266:	d158      	bne.n	800731a <_malloc_r+0xf6>
 8007268:	f8d8 4000 	ldr.w	r4, [r8]
 800726c:	4627      	mov	r7, r4
 800726e:	2f00      	cmp	r7, #0
 8007270:	d143      	bne.n	80072fa <_malloc_r+0xd6>
 8007272:	2c00      	cmp	r4, #0
 8007274:	d04b      	beq.n	800730e <_malloc_r+0xea>
 8007276:	6823      	ldr	r3, [r4, #0]
 8007278:	4639      	mov	r1, r7
 800727a:	4630      	mov	r0, r6
 800727c:	eb04 0903 	add.w	r9, r4, r3
 8007280:	f000 f98c 	bl	800759c <_sbrk_r>
 8007284:	4581      	cmp	r9, r0
 8007286:	d142      	bne.n	800730e <_malloc_r+0xea>
 8007288:	6821      	ldr	r1, [r4, #0]
 800728a:	1a6d      	subs	r5, r5, r1
 800728c:	4629      	mov	r1, r5
 800728e:	4630      	mov	r0, r6
 8007290:	f7ff ffa6 	bl	80071e0 <sbrk_aligned>
 8007294:	3001      	adds	r0, #1
 8007296:	d03a      	beq.n	800730e <_malloc_r+0xea>
 8007298:	6823      	ldr	r3, [r4, #0]
 800729a:	442b      	add	r3, r5
 800729c:	6023      	str	r3, [r4, #0]
 800729e:	f8d8 3000 	ldr.w	r3, [r8]
 80072a2:	685a      	ldr	r2, [r3, #4]
 80072a4:	bb62      	cbnz	r2, 8007300 <_malloc_r+0xdc>
 80072a6:	f8c8 7000 	str.w	r7, [r8]
 80072aa:	e00f      	b.n	80072cc <_malloc_r+0xa8>
 80072ac:	6822      	ldr	r2, [r4, #0]
 80072ae:	1b52      	subs	r2, r2, r5
 80072b0:	d420      	bmi.n	80072f4 <_malloc_r+0xd0>
 80072b2:	2a0b      	cmp	r2, #11
 80072b4:	d917      	bls.n	80072e6 <_malloc_r+0xc2>
 80072b6:	1961      	adds	r1, r4, r5
 80072b8:	42a3      	cmp	r3, r4
 80072ba:	6025      	str	r5, [r4, #0]
 80072bc:	bf18      	it	ne
 80072be:	6059      	strne	r1, [r3, #4]
 80072c0:	6863      	ldr	r3, [r4, #4]
 80072c2:	bf08      	it	eq
 80072c4:	f8c8 1000 	streq.w	r1, [r8]
 80072c8:	5162      	str	r2, [r4, r5]
 80072ca:	604b      	str	r3, [r1, #4]
 80072cc:	4630      	mov	r0, r6
 80072ce:	f000 f82f 	bl	8007330 <__malloc_unlock>
 80072d2:	f104 000b 	add.w	r0, r4, #11
 80072d6:	1d23      	adds	r3, r4, #4
 80072d8:	f020 0007 	bic.w	r0, r0, #7
 80072dc:	1ac2      	subs	r2, r0, r3
 80072de:	bf1c      	itt	ne
 80072e0:	1a1b      	subne	r3, r3, r0
 80072e2:	50a3      	strne	r3, [r4, r2]
 80072e4:	e7af      	b.n	8007246 <_malloc_r+0x22>
 80072e6:	6862      	ldr	r2, [r4, #4]
 80072e8:	42a3      	cmp	r3, r4
 80072ea:	bf0c      	ite	eq
 80072ec:	f8c8 2000 	streq.w	r2, [r8]
 80072f0:	605a      	strne	r2, [r3, #4]
 80072f2:	e7eb      	b.n	80072cc <_malloc_r+0xa8>
 80072f4:	4623      	mov	r3, r4
 80072f6:	6864      	ldr	r4, [r4, #4]
 80072f8:	e7ae      	b.n	8007258 <_malloc_r+0x34>
 80072fa:	463c      	mov	r4, r7
 80072fc:	687f      	ldr	r7, [r7, #4]
 80072fe:	e7b6      	b.n	800726e <_malloc_r+0x4a>
 8007300:	461a      	mov	r2, r3
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	42a3      	cmp	r3, r4
 8007306:	d1fb      	bne.n	8007300 <_malloc_r+0xdc>
 8007308:	2300      	movs	r3, #0
 800730a:	6053      	str	r3, [r2, #4]
 800730c:	e7de      	b.n	80072cc <_malloc_r+0xa8>
 800730e:	230c      	movs	r3, #12
 8007310:	6033      	str	r3, [r6, #0]
 8007312:	4630      	mov	r0, r6
 8007314:	f000 f80c 	bl	8007330 <__malloc_unlock>
 8007318:	e794      	b.n	8007244 <_malloc_r+0x20>
 800731a:	6005      	str	r5, [r0, #0]
 800731c:	e7d6      	b.n	80072cc <_malloc_r+0xa8>
 800731e:	bf00      	nop
 8007320:	20001bc0 	.word	0x20001bc0

08007324 <__malloc_lock>:
 8007324:	4801      	ldr	r0, [pc, #4]	@ (800732c <__malloc_lock+0x8>)
 8007326:	f7ff bf00 	b.w	800712a <__retarget_lock_acquire_recursive>
 800732a:	bf00      	nop
 800732c:	20001bb8 	.word	0x20001bb8

08007330 <__malloc_unlock>:
 8007330:	4801      	ldr	r0, [pc, #4]	@ (8007338 <__malloc_unlock+0x8>)
 8007332:	f7ff befb 	b.w	800712c <__retarget_lock_release_recursive>
 8007336:	bf00      	nop
 8007338:	20001bb8 	.word	0x20001bb8

0800733c <__sflush_r>:
 800733c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007344:	0716      	lsls	r6, r2, #28
 8007346:	4605      	mov	r5, r0
 8007348:	460c      	mov	r4, r1
 800734a:	d454      	bmi.n	80073f6 <__sflush_r+0xba>
 800734c:	684b      	ldr	r3, [r1, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	dc02      	bgt.n	8007358 <__sflush_r+0x1c>
 8007352:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007354:	2b00      	cmp	r3, #0
 8007356:	dd48      	ble.n	80073ea <__sflush_r+0xae>
 8007358:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800735a:	2e00      	cmp	r6, #0
 800735c:	d045      	beq.n	80073ea <__sflush_r+0xae>
 800735e:	2300      	movs	r3, #0
 8007360:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007364:	682f      	ldr	r7, [r5, #0]
 8007366:	6a21      	ldr	r1, [r4, #32]
 8007368:	602b      	str	r3, [r5, #0]
 800736a:	d030      	beq.n	80073ce <__sflush_r+0x92>
 800736c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800736e:	89a3      	ldrh	r3, [r4, #12]
 8007370:	0759      	lsls	r1, r3, #29
 8007372:	d505      	bpl.n	8007380 <__sflush_r+0x44>
 8007374:	6863      	ldr	r3, [r4, #4]
 8007376:	1ad2      	subs	r2, r2, r3
 8007378:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800737a:	b10b      	cbz	r3, 8007380 <__sflush_r+0x44>
 800737c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800737e:	1ad2      	subs	r2, r2, r3
 8007380:	2300      	movs	r3, #0
 8007382:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007384:	6a21      	ldr	r1, [r4, #32]
 8007386:	4628      	mov	r0, r5
 8007388:	47b0      	blx	r6
 800738a:	1c43      	adds	r3, r0, #1
 800738c:	89a3      	ldrh	r3, [r4, #12]
 800738e:	d106      	bne.n	800739e <__sflush_r+0x62>
 8007390:	6829      	ldr	r1, [r5, #0]
 8007392:	291d      	cmp	r1, #29
 8007394:	d82b      	bhi.n	80073ee <__sflush_r+0xb2>
 8007396:	4a2a      	ldr	r2, [pc, #168]	@ (8007440 <__sflush_r+0x104>)
 8007398:	410a      	asrs	r2, r1
 800739a:	07d6      	lsls	r6, r2, #31
 800739c:	d427      	bmi.n	80073ee <__sflush_r+0xb2>
 800739e:	2200      	movs	r2, #0
 80073a0:	6062      	str	r2, [r4, #4]
 80073a2:	04d9      	lsls	r1, r3, #19
 80073a4:	6922      	ldr	r2, [r4, #16]
 80073a6:	6022      	str	r2, [r4, #0]
 80073a8:	d504      	bpl.n	80073b4 <__sflush_r+0x78>
 80073aa:	1c42      	adds	r2, r0, #1
 80073ac:	d101      	bne.n	80073b2 <__sflush_r+0x76>
 80073ae:	682b      	ldr	r3, [r5, #0]
 80073b0:	b903      	cbnz	r3, 80073b4 <__sflush_r+0x78>
 80073b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80073b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073b6:	602f      	str	r7, [r5, #0]
 80073b8:	b1b9      	cbz	r1, 80073ea <__sflush_r+0xae>
 80073ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073be:	4299      	cmp	r1, r3
 80073c0:	d002      	beq.n	80073c8 <__sflush_r+0x8c>
 80073c2:	4628      	mov	r0, r5
 80073c4:	f7ff fec2 	bl	800714c <_free_r>
 80073c8:	2300      	movs	r3, #0
 80073ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80073cc:	e00d      	b.n	80073ea <__sflush_r+0xae>
 80073ce:	2301      	movs	r3, #1
 80073d0:	4628      	mov	r0, r5
 80073d2:	47b0      	blx	r6
 80073d4:	4602      	mov	r2, r0
 80073d6:	1c50      	adds	r0, r2, #1
 80073d8:	d1c9      	bne.n	800736e <__sflush_r+0x32>
 80073da:	682b      	ldr	r3, [r5, #0]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d0c6      	beq.n	800736e <__sflush_r+0x32>
 80073e0:	2b1d      	cmp	r3, #29
 80073e2:	d001      	beq.n	80073e8 <__sflush_r+0xac>
 80073e4:	2b16      	cmp	r3, #22
 80073e6:	d11e      	bne.n	8007426 <__sflush_r+0xea>
 80073e8:	602f      	str	r7, [r5, #0]
 80073ea:	2000      	movs	r0, #0
 80073ec:	e022      	b.n	8007434 <__sflush_r+0xf8>
 80073ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073f2:	b21b      	sxth	r3, r3
 80073f4:	e01b      	b.n	800742e <__sflush_r+0xf2>
 80073f6:	690f      	ldr	r7, [r1, #16]
 80073f8:	2f00      	cmp	r7, #0
 80073fa:	d0f6      	beq.n	80073ea <__sflush_r+0xae>
 80073fc:	0793      	lsls	r3, r2, #30
 80073fe:	680e      	ldr	r6, [r1, #0]
 8007400:	bf08      	it	eq
 8007402:	694b      	ldreq	r3, [r1, #20]
 8007404:	600f      	str	r7, [r1, #0]
 8007406:	bf18      	it	ne
 8007408:	2300      	movne	r3, #0
 800740a:	eba6 0807 	sub.w	r8, r6, r7
 800740e:	608b      	str	r3, [r1, #8]
 8007410:	f1b8 0f00 	cmp.w	r8, #0
 8007414:	dde9      	ble.n	80073ea <__sflush_r+0xae>
 8007416:	6a21      	ldr	r1, [r4, #32]
 8007418:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800741a:	4643      	mov	r3, r8
 800741c:	463a      	mov	r2, r7
 800741e:	4628      	mov	r0, r5
 8007420:	47b0      	blx	r6
 8007422:	2800      	cmp	r0, #0
 8007424:	dc08      	bgt.n	8007438 <__sflush_r+0xfc>
 8007426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800742a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800742e:	81a3      	strh	r3, [r4, #12]
 8007430:	f04f 30ff 	mov.w	r0, #4294967295
 8007434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007438:	4407      	add	r7, r0
 800743a:	eba8 0800 	sub.w	r8, r8, r0
 800743e:	e7e7      	b.n	8007410 <__sflush_r+0xd4>
 8007440:	dfbffffe 	.word	0xdfbffffe

08007444 <_fflush_r>:
 8007444:	b538      	push	{r3, r4, r5, lr}
 8007446:	690b      	ldr	r3, [r1, #16]
 8007448:	4605      	mov	r5, r0
 800744a:	460c      	mov	r4, r1
 800744c:	b913      	cbnz	r3, 8007454 <_fflush_r+0x10>
 800744e:	2500      	movs	r5, #0
 8007450:	4628      	mov	r0, r5
 8007452:	bd38      	pop	{r3, r4, r5, pc}
 8007454:	b118      	cbz	r0, 800745e <_fflush_r+0x1a>
 8007456:	6a03      	ldr	r3, [r0, #32]
 8007458:	b90b      	cbnz	r3, 800745e <_fflush_r+0x1a>
 800745a:	f7ff fc81 	bl	8006d60 <__sinit>
 800745e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d0f3      	beq.n	800744e <_fflush_r+0xa>
 8007466:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007468:	07d0      	lsls	r0, r2, #31
 800746a:	d404      	bmi.n	8007476 <_fflush_r+0x32>
 800746c:	0599      	lsls	r1, r3, #22
 800746e:	d402      	bmi.n	8007476 <_fflush_r+0x32>
 8007470:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007472:	f7ff fe5a 	bl	800712a <__retarget_lock_acquire_recursive>
 8007476:	4628      	mov	r0, r5
 8007478:	4621      	mov	r1, r4
 800747a:	f7ff ff5f 	bl	800733c <__sflush_r>
 800747e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007480:	07da      	lsls	r2, r3, #31
 8007482:	4605      	mov	r5, r0
 8007484:	d4e4      	bmi.n	8007450 <_fflush_r+0xc>
 8007486:	89a3      	ldrh	r3, [r4, #12]
 8007488:	059b      	lsls	r3, r3, #22
 800748a:	d4e1      	bmi.n	8007450 <_fflush_r+0xc>
 800748c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800748e:	f7ff fe4d 	bl	800712c <__retarget_lock_release_recursive>
 8007492:	e7dd      	b.n	8007450 <_fflush_r+0xc>

08007494 <__swhatbuf_r>:
 8007494:	b570      	push	{r4, r5, r6, lr}
 8007496:	460c      	mov	r4, r1
 8007498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800749c:	2900      	cmp	r1, #0
 800749e:	b096      	sub	sp, #88	@ 0x58
 80074a0:	4615      	mov	r5, r2
 80074a2:	461e      	mov	r6, r3
 80074a4:	da0d      	bge.n	80074c2 <__swhatbuf_r+0x2e>
 80074a6:	89a3      	ldrh	r3, [r4, #12]
 80074a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80074ac:	f04f 0100 	mov.w	r1, #0
 80074b0:	bf14      	ite	ne
 80074b2:	2340      	movne	r3, #64	@ 0x40
 80074b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80074b8:	2000      	movs	r0, #0
 80074ba:	6031      	str	r1, [r6, #0]
 80074bc:	602b      	str	r3, [r5, #0]
 80074be:	b016      	add	sp, #88	@ 0x58
 80074c0:	bd70      	pop	{r4, r5, r6, pc}
 80074c2:	466a      	mov	r2, sp
 80074c4:	f000 f848 	bl	8007558 <_fstat_r>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	dbec      	blt.n	80074a6 <__swhatbuf_r+0x12>
 80074cc:	9901      	ldr	r1, [sp, #4]
 80074ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80074d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80074d6:	4259      	negs	r1, r3
 80074d8:	4159      	adcs	r1, r3
 80074da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80074de:	e7eb      	b.n	80074b8 <__swhatbuf_r+0x24>

080074e0 <__smakebuf_r>:
 80074e0:	898b      	ldrh	r3, [r1, #12]
 80074e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074e4:	079d      	lsls	r5, r3, #30
 80074e6:	4606      	mov	r6, r0
 80074e8:	460c      	mov	r4, r1
 80074ea:	d507      	bpl.n	80074fc <__smakebuf_r+0x1c>
 80074ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80074f0:	6023      	str	r3, [r4, #0]
 80074f2:	6123      	str	r3, [r4, #16]
 80074f4:	2301      	movs	r3, #1
 80074f6:	6163      	str	r3, [r4, #20]
 80074f8:	b003      	add	sp, #12
 80074fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074fc:	ab01      	add	r3, sp, #4
 80074fe:	466a      	mov	r2, sp
 8007500:	f7ff ffc8 	bl	8007494 <__swhatbuf_r>
 8007504:	9f00      	ldr	r7, [sp, #0]
 8007506:	4605      	mov	r5, r0
 8007508:	4639      	mov	r1, r7
 800750a:	4630      	mov	r0, r6
 800750c:	f7ff fe8a 	bl	8007224 <_malloc_r>
 8007510:	b948      	cbnz	r0, 8007526 <__smakebuf_r+0x46>
 8007512:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007516:	059a      	lsls	r2, r3, #22
 8007518:	d4ee      	bmi.n	80074f8 <__smakebuf_r+0x18>
 800751a:	f023 0303 	bic.w	r3, r3, #3
 800751e:	f043 0302 	orr.w	r3, r3, #2
 8007522:	81a3      	strh	r3, [r4, #12]
 8007524:	e7e2      	b.n	80074ec <__smakebuf_r+0xc>
 8007526:	89a3      	ldrh	r3, [r4, #12]
 8007528:	6020      	str	r0, [r4, #0]
 800752a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800752e:	81a3      	strh	r3, [r4, #12]
 8007530:	9b01      	ldr	r3, [sp, #4]
 8007532:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007536:	b15b      	cbz	r3, 8007550 <__smakebuf_r+0x70>
 8007538:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800753c:	4630      	mov	r0, r6
 800753e:	f000 f81d 	bl	800757c <_isatty_r>
 8007542:	b128      	cbz	r0, 8007550 <__smakebuf_r+0x70>
 8007544:	89a3      	ldrh	r3, [r4, #12]
 8007546:	f023 0303 	bic.w	r3, r3, #3
 800754a:	f043 0301 	orr.w	r3, r3, #1
 800754e:	81a3      	strh	r3, [r4, #12]
 8007550:	89a3      	ldrh	r3, [r4, #12]
 8007552:	431d      	orrs	r5, r3
 8007554:	81a5      	strh	r5, [r4, #12]
 8007556:	e7cf      	b.n	80074f8 <__smakebuf_r+0x18>

08007558 <_fstat_r>:
 8007558:	b538      	push	{r3, r4, r5, lr}
 800755a:	4d07      	ldr	r5, [pc, #28]	@ (8007578 <_fstat_r+0x20>)
 800755c:	2300      	movs	r3, #0
 800755e:	4604      	mov	r4, r0
 8007560:	4608      	mov	r0, r1
 8007562:	4611      	mov	r1, r2
 8007564:	602b      	str	r3, [r5, #0]
 8007566:	f7f9 fab9 	bl	8000adc <_fstat>
 800756a:	1c43      	adds	r3, r0, #1
 800756c:	d102      	bne.n	8007574 <_fstat_r+0x1c>
 800756e:	682b      	ldr	r3, [r5, #0]
 8007570:	b103      	cbz	r3, 8007574 <_fstat_r+0x1c>
 8007572:	6023      	str	r3, [r4, #0]
 8007574:	bd38      	pop	{r3, r4, r5, pc}
 8007576:	bf00      	nop
 8007578:	20001bb4 	.word	0x20001bb4

0800757c <_isatty_r>:
 800757c:	b538      	push	{r3, r4, r5, lr}
 800757e:	4d06      	ldr	r5, [pc, #24]	@ (8007598 <_isatty_r+0x1c>)
 8007580:	2300      	movs	r3, #0
 8007582:	4604      	mov	r4, r0
 8007584:	4608      	mov	r0, r1
 8007586:	602b      	str	r3, [r5, #0]
 8007588:	f7f9 fab8 	bl	8000afc <_isatty>
 800758c:	1c43      	adds	r3, r0, #1
 800758e:	d102      	bne.n	8007596 <_isatty_r+0x1a>
 8007590:	682b      	ldr	r3, [r5, #0]
 8007592:	b103      	cbz	r3, 8007596 <_isatty_r+0x1a>
 8007594:	6023      	str	r3, [r4, #0]
 8007596:	bd38      	pop	{r3, r4, r5, pc}
 8007598:	20001bb4 	.word	0x20001bb4

0800759c <_sbrk_r>:
 800759c:	b538      	push	{r3, r4, r5, lr}
 800759e:	4d06      	ldr	r5, [pc, #24]	@ (80075b8 <_sbrk_r+0x1c>)
 80075a0:	2300      	movs	r3, #0
 80075a2:	4604      	mov	r4, r0
 80075a4:	4608      	mov	r0, r1
 80075a6:	602b      	str	r3, [r5, #0]
 80075a8:	f7f9 fac0 	bl	8000b2c <_sbrk>
 80075ac:	1c43      	adds	r3, r0, #1
 80075ae:	d102      	bne.n	80075b6 <_sbrk_r+0x1a>
 80075b0:	682b      	ldr	r3, [r5, #0]
 80075b2:	b103      	cbz	r3, 80075b6 <_sbrk_r+0x1a>
 80075b4:	6023      	str	r3, [r4, #0]
 80075b6:	bd38      	pop	{r3, r4, r5, pc}
 80075b8:	20001bb4 	.word	0x20001bb4

080075bc <_init>:
 80075bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075be:	bf00      	nop
 80075c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075c2:	bc08      	pop	{r3}
 80075c4:	469e      	mov	lr, r3
 80075c6:	4770      	bx	lr

080075c8 <_fini>:
 80075c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ca:	bf00      	nop
 80075cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075ce:	bc08      	pop	{r3}
 80075d0:	469e      	mov	lr, r3
 80075d2:	4770      	bx	lr
