--
--	Conversion of ProjektBIL.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu May 07 13:21:46 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_2 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_1210 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_14 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_1207 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_7 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1206 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \PWMA:PWMUDB:km_run\ : bit;
SIGNAL \PWMA:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_46 : bit;
SIGNAL \PWMA:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWMA:PWMUDB:control_7\ : bit;
SIGNAL \PWMA:PWMUDB:control_6\ : bit;
SIGNAL \PWMA:PWMUDB:control_5\ : bit;
SIGNAL \PWMA:PWMUDB:control_4\ : bit;
SIGNAL \PWMA:PWMUDB:control_3\ : bit;
SIGNAL \PWMA:PWMUDB:control_2\ : bit;
SIGNAL \PWMA:PWMUDB:control_1\ : bit;
SIGNAL \PWMA:PWMUDB:control_0\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMA:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMA:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMA:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMA:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMA:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMA:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMA:PWMUDB:trig_last\ : bit;
SIGNAL \PWMA:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMA:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMA:PWMUDB:trig_out\ : bit;
SIGNAL \PWMA:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMA:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWMA:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMA:PWMUDB:final_enable\ : bit;
SIGNAL \PWMA:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMA:PWMUDB:tc_i\ : bit;
SIGNAL \PWMA:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMA:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMA:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMA:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMA:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMA:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMA:PWMUDB:min_kill\ : bit;
SIGNAL \PWMA:PWMUDB:final_kill\ : bit;
SIGNAL \PWMA:PWMUDB:km_tc\ : bit;
SIGNAL \PWMA:PWMUDB:db_tc\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMA:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMA:PWMUDB:reset\ : bit;
SIGNAL \PWMA:PWMUDB:status_6\ : bit;
SIGNAL \PWMA:PWMUDB:status_5\ : bit;
SIGNAL \PWMA:PWMUDB:status_4\ : bit;
SIGNAL \PWMA:PWMUDB:status_3\ : bit;
SIGNAL \PWMA:PWMUDB:status_2\ : bit;
SIGNAL \PWMA:PWMUDB:status_1\ : bit;
SIGNAL \PWMA:PWMUDB:status_0\ : bit;
SIGNAL \PWMA:Net_55\ : bit;
SIGNAL \PWMA:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMA:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMA:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMA:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMA:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMA:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMA:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMA:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMA:PWMUDB:final_capture\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMA:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMA:PWMUDB:compare1\ : bit;
SIGNAL \PWMA:PWMUDB:compare2\ : bit;
SIGNAL \PWMA:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMA:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMA:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMA:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWMA:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMA:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMA:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMA:Net_101\ : bit;
SIGNAL \PWMA:Net_96\ : bit;
SIGNAL Net_1119 : bit;
SIGNAL Net_1120 : bit;
SIGNAL \PWMA:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PWMA:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PWMA:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PWMA:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_100 : bit;
SIGNAL Net_1121 : bit;
SIGNAL Net_1118 : bit;
SIGNAL \PWMA:Net_113\ : bit;
SIGNAL \PWMA:Net_107\ : bit;
SIGNAL \PWMA:Net_114\ : bit;
SIGNAL tmpOE__Pin_PWMA_net_0 : bit;
SIGNAL tmpFB_0__Pin_PWMA_net_0 : bit;
SIGNAL tmpIO_0__Pin_PWMA_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_PWMA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_PWMA_net_0 : bit;
SIGNAL tmpOE__Ain2_net_0 : bit;
SIGNAL tmpFB_0__Ain2_net_0 : bit;
SIGNAL tmpIO_0__Ain2_net_0 : bit;
TERMINAL tmpSIOVREF__Ain2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Ain2_net_0 : bit;
SIGNAL tmpOE__Ain1_net_0 : bit;
SIGNAL tmpFB_0__Ain1_net_0 : bit;
SIGNAL tmpIO_0__Ain1_net_0 : bit;
TERMINAL tmpSIOVREF__Ain1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Ain1_net_0 : bit;
SIGNAL \PWMB:PWMUDB:km_run\ : bit;
SIGNAL \PWMB:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1130 : bit;
SIGNAL \PWMB:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWMB:PWMUDB:control_7\ : bit;
SIGNAL \PWMB:PWMUDB:control_6\ : bit;
SIGNAL \PWMB:PWMUDB:control_5\ : bit;
SIGNAL \PWMB:PWMUDB:control_4\ : bit;
SIGNAL \PWMB:PWMUDB:control_3\ : bit;
SIGNAL \PWMB:PWMUDB:control_2\ : bit;
SIGNAL \PWMB:PWMUDB:control_1\ : bit;
SIGNAL \PWMB:PWMUDB:control_0\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMB:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMB:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMB:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMB:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMB:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMB:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMB:PWMUDB:trig_last\ : bit;
SIGNAL \PWMB:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMB:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMB:PWMUDB:trig_out\ : bit;
SIGNAL \PWMB:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMB:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWMB:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMB:PWMUDB:final_enable\ : bit;
SIGNAL \PWMB:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMB:PWMUDB:tc_i\ : bit;
SIGNAL \PWMB:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMB:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMB:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMB:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMB:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMB:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMB:PWMUDB:min_kill\ : bit;
SIGNAL \PWMB:PWMUDB:final_kill\ : bit;
SIGNAL \PWMB:PWMUDB:km_tc\ : bit;
SIGNAL \PWMB:PWMUDB:db_tc\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMB:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMB:PWMUDB:reset\ : bit;
SIGNAL \PWMB:PWMUDB:status_6\ : bit;
SIGNAL \PWMB:PWMUDB:status_5\ : bit;
SIGNAL \PWMB:PWMUDB:status_4\ : bit;
SIGNAL \PWMB:PWMUDB:status_3\ : bit;
SIGNAL \PWMB:PWMUDB:status_2\ : bit;
SIGNAL \PWMB:PWMUDB:status_1\ : bit;
SIGNAL \PWMB:PWMUDB:status_0\ : bit;
SIGNAL \PWMB:Net_55\ : bit;
SIGNAL \PWMB:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMB:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMB:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMB:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMB:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMB:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMB:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMB:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMB:PWMUDB:final_capture\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMB:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMB:PWMUDB:compare1\ : bit;
SIGNAL \PWMB:PWMUDB:compare2\ : bit;
SIGNAL \PWMB:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMB:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMB:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMB:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWMB:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMB:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMB:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMB:Net_101\ : bit;
SIGNAL \PWMB:Net_96\ : bit;
SIGNAL Net_1195 : bit;
SIGNAL Net_1196 : bit;
SIGNAL \PWMB:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PWMB:PWMUDB:MODIN6_1\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PWMB:PWMUDB:MODIN6_0\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PWMB:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1140 : bit;
SIGNAL Net_1197 : bit;
SIGNAL Net_1194 : bit;
SIGNAL \PWMB:Net_113\ : bit;
SIGNAL \PWMB:Net_107\ : bit;
SIGNAL \PWMB:Net_114\ : bit;
SIGNAL tmpOE__Pin_PWMB_net_0 : bit;
SIGNAL tmpFB_0__Pin_PWMB_net_0 : bit;
SIGNAL tmpIO_0__Pin_PWMB_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_PWMB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_PWMB_net_0 : bit;
SIGNAL tmpOE__Bin1_net_0 : bit;
SIGNAL tmpFB_0__Bin1_net_0 : bit;
SIGNAL tmpIO_0__Bin1_net_0 : bit;
TERMINAL tmpSIOVREF__Bin1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Bin1_net_0 : bit;
SIGNAL tmpOE__Bin2_net_0 : bit;
SIGNAL tmpFB_0__Bin2_net_0 : bit;
SIGNAL tmpIO_0__Bin2_net_0 : bit;
TERMINAL tmpSIOVREF__Bin2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Bin2_net_0 : bit;
SIGNAL tmpOE__stby_net_0 : bit;
SIGNAL tmpFB_0__stby_net_0 : bit;
SIGNAL tmpIO_0__stby_net_0 : bit;
TERMINAL tmpSIOVREF__stby_net_0 : bit;
SIGNAL tmpINTERRUPT_0__stby_net_0 : bit;
SIGNAL \PWM_4:PWMUDB:km_run\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1258 : bit;
SIGNAL \PWM_4:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_4:PWMUDB:control_7\ : bit;
SIGNAL \PWM_4:PWMUDB:control_6\ : bit;
SIGNAL \PWM_4:PWMUDB:control_5\ : bit;
SIGNAL \PWM_4:PWMUDB:control_4\ : bit;
SIGNAL \PWM_4:PWMUDB:control_3\ : bit;
SIGNAL \PWM_4:PWMUDB:control_2\ : bit;
SIGNAL \PWM_4:PWMUDB:control_1\ : bit;
SIGNAL \PWM_4:PWMUDB:control_0\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_4:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_4:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_4:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_4:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_4:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_4:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_4:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_4:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_4:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_4:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_4:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_4:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_4:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_4:PWMUDB:reset\ : bit;
SIGNAL \PWM_4:PWMUDB:status_6\ : bit;
SIGNAL \PWM_4:PWMUDB:status_5\ : bit;
SIGNAL \PWM_4:PWMUDB:status_4\ : bit;
SIGNAL \PWM_4:PWMUDB:status_3\ : bit;
SIGNAL \PWM_4:PWMUDB:status_2\ : bit;
SIGNAL \PWM_4:PWMUDB:status_1\ : bit;
SIGNAL \PWM_4:PWMUDB:status_0\ : bit;
SIGNAL \PWM_4:Net_55\ : bit;
SIGNAL \PWM_4:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_4:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_4:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_4:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_4:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_4:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_4:PWMUDB:nc2\ : bit;
SIGNAL \PWM_4:PWMUDB:nc3\ : bit;
SIGNAL \PWM_4:PWMUDB:nc1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:nc4\ : bit;
SIGNAL \PWM_4:PWMUDB:nc5\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:nc6\ : bit;
SIGNAL \PWM_4:PWMUDB:nc7\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_4:PWMUDB:compare1\ : bit;
SIGNAL \PWM_4:PWMUDB:compare2\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_4:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_4:Net_101\ : bit;
SIGNAL \PWM_4:Net_96\ : bit;
SIGNAL Net_1370 : bit;
SIGNAL Net_1371 : bit;
SIGNAL \PWM_4:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODIN7_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODIN7_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \PWM_4:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1225 : bit;
SIGNAL Net_1372 : bit;
SIGNAL Net_488 : bit;
SIGNAL \PWM_4:Net_113\ : bit;
SIGNAL \PWM_4:Net_107\ : bit;
SIGNAL \PWM_4:Net_114\ : bit;
SIGNAL tmpOE__Pin_PWM4_net_0 : bit;
SIGNAL tmpFB_0__Pin_PWM4_net_0 : bit;
SIGNAL tmpIO_0__Pin_PWM4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_PWM4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_PWM4_net_0 : bit;
SIGNAL tmpOE__Pin_PWM2_net_0 : bit;
SIGNAL Net_1351 : bit;
SIGNAL tmpFB_0__Pin_PWM2_net_0 : bit;
SIGNAL tmpIO_0__Pin_PWM2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_PWM2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_PWM2_net_0 : bit;
SIGNAL Net_1341 : bit;
SIGNAL \PWM_2:PWMUDB:km_run\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_2:PWMUDB:control_7\ : bit;
SIGNAL \PWM_2:PWMUDB:control_6\ : bit;
SIGNAL \PWM_2:PWMUDB:control_5\ : bit;
SIGNAL \PWM_2:PWMUDB:control_4\ : bit;
SIGNAL \PWM_2:PWMUDB:control_3\ : bit;
SIGNAL \PWM_2:PWMUDB:control_2\ : bit;
SIGNAL \PWM_2:PWMUDB:control_1\ : bit;
SIGNAL \PWM_2:PWMUDB:control_0\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_2:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_2:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_2:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_2:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_2:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_1\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_0\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_2:PWMUDB:reset\ : bit;
SIGNAL \PWM_2:PWMUDB:status_6\ : bit;
SIGNAL \PWM_2:PWMUDB:status_5\ : bit;
SIGNAL \PWM_2:PWMUDB:status_4\ : bit;
SIGNAL \PWM_2:PWMUDB:status_3\ : bit;
SIGNAL \PWM_2:PWMUDB:status_2\ : bit;
SIGNAL \PWM_2:PWMUDB:status_1\ : bit;
SIGNAL \PWM_2:PWMUDB:status_0\ : bit;
SIGNAL \PWM_2:Net_55\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_2:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_2:PWMUDB:nc2\ : bit;
SIGNAL \PWM_2:PWMUDB:nc3\ : bit;
SIGNAL \PWM_2:PWMUDB:nc1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:nc4\ : bit;
SIGNAL \PWM_2:PWMUDB:nc5\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:nc6\ : bit;
SIGNAL \PWM_2:PWMUDB:nc7\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:compare1\ : bit;
SIGNAL \PWM_2:PWMUDB:compare2\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_2:Net_101\ : bit;
SIGNAL \PWM_2:Net_96\ : bit;
SIGNAL Net_1383 : bit;
SIGNAL Net_1384 : bit;
SIGNAL \PWM_2:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:b_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODIN8_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODIN8_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_31\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_30\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_29\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_28\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_27\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_26\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_25\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_24\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_23\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_22\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_21\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_20\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_19\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_18\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_17\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_16\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_15\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_14\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_13\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_12\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_11\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_10\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_9\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_8\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_7\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_6\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_5\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_4\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_3\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_9_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1385 : bit;
SIGNAL Net_1382 : bit;
SIGNAL \PWM_2:Net_113\ : bit;
SIGNAL \PWM_2:Net_107\ : bit;
SIGNAL \PWM_2:Net_114\ : bit;
SIGNAL \PWM_6:PWMUDB:km_run\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1284 : bit;
SIGNAL \PWM_6:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_6:PWMUDB:control_7\ : bit;
SIGNAL \PWM_6:PWMUDB:control_6\ : bit;
SIGNAL \PWM_6:PWMUDB:control_5\ : bit;
SIGNAL \PWM_6:PWMUDB:control_4\ : bit;
SIGNAL \PWM_6:PWMUDB:control_3\ : bit;
SIGNAL \PWM_6:PWMUDB:control_2\ : bit;
SIGNAL \PWM_6:PWMUDB:control_1\ : bit;
SIGNAL \PWM_6:PWMUDB:control_0\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_6:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_6:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_6:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_6:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_6:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_6:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_6:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_6:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_6:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_6:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_6:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_6:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_6:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_1\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_0\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_6:PWMUDB:reset\ : bit;
SIGNAL \PWM_6:PWMUDB:status_6\ : bit;
SIGNAL \PWM_6:PWMUDB:status_5\ : bit;
SIGNAL \PWM_6:PWMUDB:status_4\ : bit;
SIGNAL \PWM_6:PWMUDB:status_3\ : bit;
SIGNAL \PWM_6:PWMUDB:status_2\ : bit;
SIGNAL \PWM_6:PWMUDB:status_1\ : bit;
SIGNAL \PWM_6:PWMUDB:status_0\ : bit;
SIGNAL \PWM_6:Net_55\ : bit;
SIGNAL \PWM_6:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_6:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_6:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_6:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_6:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_6:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_6:PWMUDB:nc2\ : bit;
SIGNAL \PWM_6:PWMUDB:nc3\ : bit;
SIGNAL \PWM_6:PWMUDB:nc1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:nc4\ : bit;
SIGNAL \PWM_6:PWMUDB:nc5\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:nc6\ : bit;
SIGNAL \PWM_6:PWMUDB:nc7\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_6:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_6:PWMUDB:compare1\ : bit;
SIGNAL \PWM_6:PWMUDB:compare2\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_6:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_6:Net_101\ : bit;
SIGNAL \PWM_6:Net_96\ : bit;
SIGNAL Net_1394 : bit;
SIGNAL Net_1395 : bit;
SIGNAL \PWM_6:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:b_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODIN9_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:a_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODIN9_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:b_0\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_31\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_30\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_29\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_28\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_27\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_26\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_25\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_24\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_23\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_22\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_21\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_20\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_19\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_18\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_17\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_16\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_15\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_14\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_13\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_12\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_11\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_10\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_9\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_8\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_7\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_6\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_5\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_4\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_3\ : bit;
SIGNAL \PWM_6:PWMUDB:add_vi_vv_MODGEN_10_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:s_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1253 : bit;
SIGNAL Net_1396 : bit;
SIGNAL Net_556 : bit;
SIGNAL \PWM_6:Net_113\ : bit;
SIGNAL \PWM_6:Net_107\ : bit;
SIGNAL \PWM_6:Net_114\ : bit;
SIGNAL tmpOE__Pin_PWM6_net_0 : bit;
SIGNAL tmpFB_0__Pin_PWM6_net_0 : bit;
SIGNAL tmpIO_0__Pin_PWM6_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_PWM6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_PWM6_net_0 : bit;
SIGNAL \PWM_3:PWMUDB:km_run\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1405 : bit;
SIGNAL \PWM_3:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_3:PWMUDB:control_7\ : bit;
SIGNAL \PWM_3:PWMUDB:control_6\ : bit;
SIGNAL \PWM_3:PWMUDB:control_5\ : bit;
SIGNAL \PWM_3:PWMUDB:control_4\ : bit;
SIGNAL \PWM_3:PWMUDB:control_3\ : bit;
SIGNAL \PWM_3:PWMUDB:control_2\ : bit;
SIGNAL \PWM_3:PWMUDB:control_1\ : bit;
SIGNAL \PWM_3:PWMUDB:control_0\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_3:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_3:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_3:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_3:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_3:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_3:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_3:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_3:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_1\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_0\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_3:PWMUDB:reset\ : bit;
SIGNAL \PWM_3:PWMUDB:status_6\ : bit;
SIGNAL \PWM_3:PWMUDB:status_5\ : bit;
SIGNAL \PWM_3:PWMUDB:status_4\ : bit;
SIGNAL \PWM_3:PWMUDB:status_3\ : bit;
SIGNAL \PWM_3:PWMUDB:status_2\ : bit;
SIGNAL \PWM_3:PWMUDB:status_1\ : bit;
SIGNAL \PWM_3:PWMUDB:status_0\ : bit;
SIGNAL \PWM_3:Net_55\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_3:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_3:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_3:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_3:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_3:PWMUDB:nc2\ : bit;
SIGNAL \PWM_3:PWMUDB:nc3\ : bit;
SIGNAL \PWM_3:PWMUDB:nc1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:nc4\ : bit;
SIGNAL \PWM_3:PWMUDB:nc5\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:nc6\ : bit;
SIGNAL \PWM_3:PWMUDB:nc7\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:compare1\ : bit;
SIGNAL \PWM_3:PWMUDB:compare2\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_3:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_3:Net_101\ : bit;
SIGNAL \PWM_3:Net_96\ : bit;
SIGNAL Net_1406 : bit;
SIGNAL Net_1407 : bit;
SIGNAL \PWM_3:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:b_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODIN10_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODIN10_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_31\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_30\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_29\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_28\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_27\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_26\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_25\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_24\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_23\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_22\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_21\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_20\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_19\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_18\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_17\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_16\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_15\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_14\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_13\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_12\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_11\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_10\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_9\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_8\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_7\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_6\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_5\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_4\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_3\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_11_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1365 : bit;
SIGNAL Net_1408 : bit;
SIGNAL Net_354 : bit;
SIGNAL \PWM_3:Net_113\ : bit;
SIGNAL \PWM_3:Net_107\ : bit;
SIGNAL \PWM_3:Net_114\ : bit;
SIGNAL tmpOE__Pin_PWM3_net_0 : bit;
SIGNAL tmpFB_0__Pin_PWM3_net_0 : bit;
SIGNAL tmpIO_0__Pin_PWM3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_PWM3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_PWM3_net_0 : bit;
SIGNAL tmpOE__Echo_net_0 : bit;
SIGNAL Net_281 : bit;
SIGNAL tmpIO_0__Echo_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_net_0 : bit;
SIGNAL tmpOE__Trig_net_0 : bit;
SIGNAL Net_287 : bit;
SIGNAL tmpFB_0__Trig_net_0 : bit;
SIGNAL tmpIO_0__Trig_net_0 : bit;
TERMINAL tmpSIOVREF__Trig_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trig_net_0 : bit;
SIGNAL Net_277 : bit;
SIGNAL \Timer_1:Net_260\ : bit;
SIGNAL \Timer_1:Net_266\ : bit;
SIGNAL \Timer_1:Net_51\ : bit;
SIGNAL \Timer_1:Net_261\ : bit;
SIGNAL \Timer_1:Net_57\ : bit;
SIGNAL Net_1417 : bit;
SIGNAL Net_1421 : bit;
SIGNAL \Timer_1:Net_102\ : bit;
SIGNAL \Control_Reg_1:clk\ : bit;
SIGNAL \Control_Reg_1:rst\ : bit;
SIGNAL \Control_Reg_1:control_out_0\ : bit;
SIGNAL Net_1422 : bit;
SIGNAL \Control_Reg_1:control_out_1\ : bit;
SIGNAL Net_1423 : bit;
SIGNAL \Control_Reg_1:control_out_2\ : bit;
SIGNAL Net_1424 : bit;
SIGNAL \Control_Reg_1:control_out_3\ : bit;
SIGNAL Net_1425 : bit;
SIGNAL \Control_Reg_1:control_out_4\ : bit;
SIGNAL Net_1426 : bit;
SIGNAL \Control_Reg_1:control_out_5\ : bit;
SIGNAL Net_1427 : bit;
SIGNAL \Control_Reg_1:control_out_6\ : bit;
SIGNAL Net_1428 : bit;
SIGNAL \Control_Reg_1:control_out_7\ : bit;
SIGNAL \Control_Reg_1:control_7\ : bit;
SIGNAL \Control_Reg_1:control_6\ : bit;
SIGNAL \Control_Reg_1:control_5\ : bit;
SIGNAL \Control_Reg_1:control_4\ : bit;
SIGNAL \Control_Reg_1:control_3\ : bit;
SIGNAL \Control_Reg_1:control_2\ : bit;
SIGNAL \Control_Reg_1:control_1\ : bit;
SIGNAL \Control_Reg_1:control_0\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1207D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PWMA:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMA:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMA:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMA:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMA:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMA:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMA:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMA:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMA:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMB:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMB:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMB:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMB:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMB:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMB:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMB:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMB:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_4:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_6:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_2 <= (not \UART_1:BUART:txn\);

zero <=  ('0') ;

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_1207D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_7 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_7 and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_7)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_7 and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_7 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not Net_7 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_7 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not Net_7 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_7));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

\PWMA:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMA:PWMUDB:tc_i\);

\PWMA:PWMUDB:dith_count_1\\D\ <= ((not \PWMA:PWMUDB:dith_count_1\ and \PWMA:PWMUDB:tc_i\ and \PWMA:PWMUDB:dith_count_0\)
	OR (not \PWMA:PWMUDB:dith_count_0\ and \PWMA:PWMUDB:dith_count_1\)
	OR (not \PWMA:PWMUDB:tc_i\ and \PWMA:PWMUDB:dith_count_1\));

\PWMA:PWMUDB:dith_count_0\\D\ <= ((not \PWMA:PWMUDB:dith_count_0\ and \PWMA:PWMUDB:tc_i\)
	OR (not \PWMA:PWMUDB:tc_i\ and \PWMA:PWMUDB:dith_count_0\));

\PWMA:PWMUDB:cmp1_status\ <= ((not \PWMA:PWMUDB:prevCompare1\ and \PWMA:PWMUDB:cmp1_less\));

\PWMA:PWMUDB:status_2\ <= ((\PWMA:PWMUDB:runmode_enable\ and \PWMA:PWMUDB:tc_i\));

\PWMA:PWMUDB:pwm_i\ <= ((\PWMA:PWMUDB:runmode_enable\ and \PWMA:PWMUDB:cmp1_less\));

\PWMB:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMB:PWMUDB:tc_i\);

\PWMB:PWMUDB:dith_count_1\\D\ <= ((not \PWMB:PWMUDB:dith_count_1\ and \PWMB:PWMUDB:tc_i\ and \PWMB:PWMUDB:dith_count_0\)
	OR (not \PWMB:PWMUDB:dith_count_0\ and \PWMB:PWMUDB:dith_count_1\)
	OR (not \PWMB:PWMUDB:tc_i\ and \PWMB:PWMUDB:dith_count_1\));

\PWMB:PWMUDB:dith_count_0\\D\ <= ((not \PWMB:PWMUDB:dith_count_0\ and \PWMB:PWMUDB:tc_i\)
	OR (not \PWMB:PWMUDB:tc_i\ and \PWMB:PWMUDB:dith_count_0\));

\PWMB:PWMUDB:cmp1_status\ <= ((not \PWMB:PWMUDB:prevCompare1\ and \PWMB:PWMUDB:cmp1_less\));

\PWMB:PWMUDB:status_2\ <= ((\PWMB:PWMUDB:runmode_enable\ and \PWMB:PWMUDB:tc_i\));

\PWMB:PWMUDB:pwm_i\ <= ((\PWMB:PWMUDB:runmode_enable\ and \PWMB:PWMUDB:cmp1_less\));

\PWM_4:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_4:PWMUDB:tc_i\);

\PWM_4:PWMUDB:dith_count_1\\D\ <= ((not \PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:tc_i\ and \PWM_4:PWMUDB:dith_count_0\)
	OR (not \PWM_4:PWMUDB:dith_count_0\ and \PWM_4:PWMUDB:dith_count_1\)
	OR (not \PWM_4:PWMUDB:tc_i\ and \PWM_4:PWMUDB:dith_count_1\));

\PWM_4:PWMUDB:dith_count_0\\D\ <= ((not \PWM_4:PWMUDB:dith_count_0\ and \PWM_4:PWMUDB:tc_i\)
	OR (not \PWM_4:PWMUDB:tc_i\ and \PWM_4:PWMUDB:dith_count_0\));

\PWM_4:PWMUDB:cmp1_status\ <= ((not \PWM_4:PWMUDB:prevCompare1\ and \PWM_4:PWMUDB:cmp1_less\));

\PWM_4:PWMUDB:status_2\ <= ((\PWM_4:PWMUDB:runmode_enable\ and \PWM_4:PWMUDB:tc_i\));

\PWM_4:PWMUDB:pwm_i\ <= ((\PWM_4:PWMUDB:runmode_enable\ and \PWM_4:PWMUDB:cmp1_less\));

\PWM_2:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_2:PWMUDB:tc_i\);

\PWM_2:PWMUDB:dith_count_1\\D\ <= ((not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_0\)
	OR (not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_1\));

\PWM_2:PWMUDB:dith_count_0\\D\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:tc_i\)
	OR (not \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_0\));

\PWM_2:PWMUDB:cmp1_status\ <= ((not \PWM_2:PWMUDB:prevCompare1\ and \PWM_2:PWMUDB:cmp1_less\));

\PWM_2:PWMUDB:status_2\ <= ((\PWM_2:PWMUDB:runmode_enable\ and \PWM_2:PWMUDB:tc_i\));

\PWM_2:PWMUDB:pwm_i\ <= ((\PWM_2:PWMUDB:runmode_enable\ and \PWM_2:PWMUDB:cmp1_less\));

\PWM_6:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_6:PWMUDB:tc_i\);

\PWM_6:PWMUDB:dith_count_1\\D\ <= ((not \PWM_6:PWMUDB:dith_count_1\ and \PWM_6:PWMUDB:tc_i\ and \PWM_6:PWMUDB:dith_count_0\)
	OR (not \PWM_6:PWMUDB:dith_count_0\ and \PWM_6:PWMUDB:dith_count_1\)
	OR (not \PWM_6:PWMUDB:tc_i\ and \PWM_6:PWMUDB:dith_count_1\));

\PWM_6:PWMUDB:dith_count_0\\D\ <= ((not \PWM_6:PWMUDB:dith_count_0\ and \PWM_6:PWMUDB:tc_i\)
	OR (not \PWM_6:PWMUDB:tc_i\ and \PWM_6:PWMUDB:dith_count_0\));

\PWM_6:PWMUDB:cmp1_status\ <= ((not \PWM_6:PWMUDB:prevCompare1\ and \PWM_6:PWMUDB:cmp1_less\));

\PWM_6:PWMUDB:status_2\ <= ((\PWM_6:PWMUDB:runmode_enable\ and \PWM_6:PWMUDB:tc_i\));

\PWM_6:PWMUDB:pwm_i\ <= ((\PWM_6:PWMUDB:runmode_enable\ and \PWM_6:PWMUDB:cmp1_less\));

\PWM_3:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_3:PWMUDB:tc_i\);

\PWM_3:PWMUDB:dith_count_1\\D\ <= ((not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:tc_i\ and \PWM_3:PWMUDB:dith_count_0\)
	OR (not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:tc_i\ and \PWM_3:PWMUDB:dith_count_1\));

\PWM_3:PWMUDB:dith_count_0\\D\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:tc_i\)
	OR (not \PWM_3:PWMUDB:tc_i\ and \PWM_3:PWMUDB:dith_count_0\));

\PWM_3:PWMUDB:cmp1_status\ <= ((not \PWM_3:PWMUDB:prevCompare1\ and \PWM_3:PWMUDB:cmp1_less\));

\PWM_3:PWMUDB:status_2\ <= ((\PWM_3:PWMUDB:runmode_enable\ and \PWM_3:PWMUDB:tc_i\));

\PWM_3:PWMUDB:pwm_i\ <= ((\PWM_3:PWMUDB:runmode_enable\ and \PWM_3:PWMUDB:cmp1_less\));

\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>one,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_14);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_7,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
isr_uart_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_14);
\PWMA:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_46,
		enable=>one,
		clock_out=>\PWMA:PWMUDB:ClockOutFromEnBlock\);
\PWMA:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMA:PWMUDB:control_7\, \PWMA:PWMUDB:control_6\, \PWMA:PWMUDB:control_5\, \PWMA:PWMUDB:control_4\,
			\PWMA:PWMUDB:control_3\, \PWMA:PWMUDB:control_2\, \PWMA:PWMUDB:control_1\, \PWMA:PWMUDB:control_0\));
\PWMA:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWMA:PWMUDB:status_5\, zero, \PWMA:PWMUDB:status_3\,
			\PWMA:PWMUDB:status_2\, \PWMA:PWMUDB:status_1\, \PWMA:PWMUDB:status_0\),
		interrupt=>\PWMA:Net_55\);
\PWMA:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMA:PWMUDB:tc_i\, \PWMA:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWMA:PWMUDB:cmp1_eq\,
		cl0=>\PWMA:PWMUDB:cmp1_less\,
		z0=>\PWMA:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMA:PWMUDB:cmp2_eq\,
		cl1=>\PWMA:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMA:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMA:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMA:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_PWM:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"79b4c71c-104e-43f8-90b8-7c9e68b8a99c",
		source_clock_id=>"",
		divisor=>0,
		period=>"20000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_46,
		dig_domain_out=>open);
Pin_PWMA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_100,
		fb=>(tmpFB_0__Pin_PWMA_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_PWMA_net_0),
		siovref=>(tmpSIOVREF__Pin_PWMA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_PWMA_net_0);
Ain2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7433394a-6c17-4de4-ab33-099ab3e5daaf",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Ain2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Ain2_net_0),
		siovref=>(tmpSIOVREF__Ain2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Ain2_net_0);
Ain1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"81e4c8da-8373-42c7-b9f6-f6ccb158fe9a",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Ain1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Ain1_net_0),
		siovref=>(tmpSIOVREF__Ain1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Ain1_net_0);
\PWMB:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1130,
		enable=>one,
		clock_out=>\PWMB:PWMUDB:ClockOutFromEnBlock\);
\PWMB:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMB:PWMUDB:control_7\, \PWMB:PWMUDB:control_6\, \PWMB:PWMUDB:control_5\, \PWMB:PWMUDB:control_4\,
			\PWMB:PWMUDB:control_3\, \PWMB:PWMUDB:control_2\, \PWMB:PWMUDB:control_1\, \PWMB:PWMUDB:control_0\));
\PWMB:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWMB:PWMUDB:status_5\, zero, \PWMB:PWMUDB:status_3\,
			\PWMB:PWMUDB:status_2\, \PWMB:PWMUDB:status_1\, \PWMB:PWMUDB:status_0\),
		interrupt=>\PWMB:Net_55\);
\PWMB:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMB:PWMUDB:tc_i\, \PWMB:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWMB:PWMUDB:cmp1_eq\,
		cl0=>\PWMB:PWMUDB:cmp1_less\,
		z0=>\PWMB:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMB:PWMUDB:cmp2_eq\,
		cl1=>\PWMB:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMB:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMB:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMB:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_PWM_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c29a5827-3cf2-4e75-b507-8e3d99e8105a",
		source_clock_id=>"",
		divisor=>0,
		period=>"20000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1130,
		dig_domain_out=>open);
Pin_PWMB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a34d73a3-acf9-479b-9347-94532f7489bc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1140,
		fb=>(tmpFB_0__Pin_PWMB_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_PWMB_net_0),
		siovref=>(tmpSIOVREF__Pin_PWMB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_PWMB_net_0);
Bin1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bb9cf865-c683-4544-81c7-a83ca676e788",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Bin1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Bin1_net_0),
		siovref=>(tmpSIOVREF__Bin1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Bin1_net_0);
Bin2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"36f6dc42-0305-436f-9b6a-6e30bb94cb79",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Bin2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Bin2_net_0),
		siovref=>(tmpSIOVREF__Bin2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Bin2_net_0);
stby:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9eec95fe-5276-4b7d-880b-06fbb97b5210",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__stby_net_0),
		analog=>(open),
		io=>(tmpIO_0__stby_net_0),
		siovref=>(tmpSIOVREF__stby_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__stby_net_0);
\PWM_4:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1258,
		enable=>one,
		clock_out=>\PWM_4:PWMUDB:ClockOutFromEnBlock\);
\PWM_4:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_4:PWMUDB:control_7\, \PWM_4:PWMUDB:control_6\, \PWM_4:PWMUDB:control_5\, \PWM_4:PWMUDB:control_4\,
			\PWM_4:PWMUDB:control_3\, \PWM_4:PWMUDB:control_2\, \PWM_4:PWMUDB:control_1\, \PWM_4:PWMUDB:control_0\));
\PWM_4:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_4:PWMUDB:status_5\, zero, \PWM_4:PWMUDB:status_3\,
			\PWM_4:PWMUDB:status_2\, \PWM_4:PWMUDB:status_1\, \PWM_4:PWMUDB:status_0\),
		interrupt=>\PWM_4:Net_55\);
\PWM_4:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_4:PWMUDB:tc_i\, \PWM_4:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_4:PWMUDB:nc2\,
		cl0=>\PWM_4:PWMUDB:nc3\,
		z0=>\PWM_4:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_4:PWMUDB:nc4\,
		cl1=>\PWM_4:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_4:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_4:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_4:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_4:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_4:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_4:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_4:PWMUDB:sP16:pwmdp:cap_1\, \PWM_4:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_4:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_4:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_4:PWMUDB:tc_i\, \PWM_4:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_4:PWMUDB:cmp1_eq\,
		cl0=>\PWM_4:PWMUDB:cmp1_less\,
		z0=>\PWM_4:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_4:PWMUDB:cmp2_eq\,
		cl1=>\PWM_4:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_4:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_4:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_4:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_4:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_4:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_4:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_4:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_4:PWMUDB:sP16:pwmdp:cap_1\, \PWM_4:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_4:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_4:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_PWM4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"772c3f22-da89-4dfe-a937-fd6b52862525",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1225,
		fb=>(tmpFB_0__Pin_PWM4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_PWM4_net_0),
		siovref=>(tmpSIOVREF__Pin_PWM4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_PWM4_net_0);
Clock_PWM_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a5239818-bd1c-4ce4-8486-7ca1df75fcc1",
		source_clock_id=>"",
		divisor=>0,
		period=>"20000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1258,
		dig_domain_out=>open);
Pin_PWM2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ff7c9b41-dba2-4b54-a201-13da3b4f3424",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1351,
		fb=>(tmpFB_0__Pin_PWM2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_PWM2_net_0),
		siovref=>(tmpSIOVREF__Pin_PWM2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_PWM2_net_0);
Clock_PWM_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c16250c4-9dce-4766-8ef4-b9e4e0b1dd72",
		source_clock_id=>"",
		divisor=>0,
		period=>"20000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1341,
		dig_domain_out=>open);
\PWM_2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1341,
		enable=>one,
		clock_out=>\PWM_2:PWMUDB:ClockOutFromEnBlock\);
\PWM_2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_2:PWMUDB:control_7\, \PWM_2:PWMUDB:control_6\, \PWM_2:PWMUDB:control_5\, \PWM_2:PWMUDB:control_4\,
			\PWM_2:PWMUDB:control_3\, \PWM_2:PWMUDB:control_2\, \PWM_2:PWMUDB:control_1\, \PWM_2:PWMUDB:control_0\));
\PWM_2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_2:PWMUDB:status_5\, zero, \PWM_2:PWMUDB:status_3\,
			\PWM_2:PWMUDB:status_2\, \PWM_2:PWMUDB:status_1\, \PWM_2:PWMUDB:status_0\),
		interrupt=>\PWM_2:Net_55\);
\PWM_2:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_2:PWMUDB:tc_i\, \PWM_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_2:PWMUDB:nc2\,
		cl0=>\PWM_2:PWMUDB:nc3\,
		z0=>\PWM_2:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_2:PWMUDB:nc4\,
		cl1=>\PWM_2:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_2:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_2:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_2:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_2:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_2:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_2:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_2:PWMUDB:sP16:pwmdp:cap_1\, \PWM_2:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_2:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_2:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_2:PWMUDB:tc_i\, \PWM_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_2:PWMUDB:cmp1_eq\,
		cl0=>\PWM_2:PWMUDB:cmp1_less\,
		z0=>\PWM_2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_2:PWMUDB:cmp2_eq\,
		cl1=>\PWM_2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_2:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_2:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_2:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_2:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_2:PWMUDB:sP16:pwmdp:cap_1\, \PWM_2:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_2:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_6:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1284,
		enable=>one,
		clock_out=>\PWM_6:PWMUDB:ClockOutFromEnBlock\);
\PWM_6:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_6:PWMUDB:control_7\, \PWM_6:PWMUDB:control_6\, \PWM_6:PWMUDB:control_5\, \PWM_6:PWMUDB:control_4\,
			\PWM_6:PWMUDB:control_3\, \PWM_6:PWMUDB:control_2\, \PWM_6:PWMUDB:control_1\, \PWM_6:PWMUDB:control_0\));
\PWM_6:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_6:PWMUDB:status_5\, zero, \PWM_6:PWMUDB:status_3\,
			\PWM_6:PWMUDB:status_2\, \PWM_6:PWMUDB:status_1\, \PWM_6:PWMUDB:status_0\),
		interrupt=>\PWM_6:Net_55\);
\PWM_6:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_6:PWMUDB:tc_i\, \PWM_6:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_6:PWMUDB:nc2\,
		cl0=>\PWM_6:PWMUDB:nc3\,
		z0=>\PWM_6:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_6:PWMUDB:nc4\,
		cl1=>\PWM_6:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_6:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_6:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_6:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_6:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_6:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_6:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_6:PWMUDB:sP16:pwmdp:cap_1\, \PWM_6:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_6:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_6:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_6:PWMUDB:tc_i\, \PWM_6:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_6:PWMUDB:cmp1_eq\,
		cl0=>\PWM_6:PWMUDB:cmp1_less\,
		z0=>\PWM_6:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_6:PWMUDB:cmp2_eq\,
		cl1=>\PWM_6:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_6:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_6:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_6:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_6:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_6:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_6:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_6:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_6:PWMUDB:sP16:pwmdp:cap_1\, \PWM_6:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_6:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_6:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_PWM6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"604a69bd-2cce-4391-89a5-4bd28fae61fc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1253,
		fb=>(tmpFB_0__Pin_PWM6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_PWM6_net_0),
		siovref=>(tmpSIOVREF__Pin_PWM6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_PWM6_net_0);
Clock_PWM_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"07dca7a3-1a7f-40d2-9d2a-0d760c2436a8",
		source_clock_id=>"",
		divisor=>0,
		period=>"20000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1284,
		dig_domain_out=>open);
\PWM_3:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1405,
		enable=>one,
		clock_out=>\PWM_3:PWMUDB:ClockOutFromEnBlock\);
\PWM_3:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_3:PWMUDB:control_7\, \PWM_3:PWMUDB:control_6\, \PWM_3:PWMUDB:control_5\, \PWM_3:PWMUDB:control_4\,
			\PWM_3:PWMUDB:control_3\, \PWM_3:PWMUDB:control_2\, \PWM_3:PWMUDB:control_1\, \PWM_3:PWMUDB:control_0\));
\PWM_3:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_3:PWMUDB:status_5\, zero, \PWM_3:PWMUDB:status_3\,
			\PWM_3:PWMUDB:status_2\, \PWM_3:PWMUDB:status_1\, \PWM_3:PWMUDB:status_0\),
		interrupt=>\PWM_3:Net_55\);
\PWM_3:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_3:PWMUDB:tc_i\, \PWM_3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_3:PWMUDB:nc2\,
		cl0=>\PWM_3:PWMUDB:nc3\,
		z0=>\PWM_3:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_3:PWMUDB:nc4\,
		cl1=>\PWM_3:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_3:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_3:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_3:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_3:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_3:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_3:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_3:PWMUDB:sP16:pwmdp:cap_1\, \PWM_3:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_3:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_3:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_3:PWMUDB:tc_i\, \PWM_3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_3:PWMUDB:cmp1_eq\,
		cl0=>\PWM_3:PWMUDB:cmp1_less\,
		z0=>\PWM_3:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_3:PWMUDB:cmp2_eq\,
		cl1=>\PWM_3:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_3:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_3:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_3:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_3:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_3:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_3:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_3:PWMUDB:sP16:pwmdp:cap_1\, \PWM_3:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_3:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_3:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_PWM3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"46f748b3-e501-4f40-aa89-336357e319d2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1365,
		fb=>(tmpFB_0__Pin_PWM3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_PWM3_net_0),
		siovref=>(tmpSIOVREF__Pin_PWM3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_PWM3_net_0);
Clock_PWM_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a9e7a905-62bc-4a8f-b01e-5ec63c23f27f",
		source_clock_id=>"",
		divisor=>0,
		period=>"20000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1405,
		dig_domain_out=>open);
Echo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6f3b4952-a05a-40f4-8d41-8abea5dd4654",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_281,
		analog=>(open),
		io=>(tmpIO_0__Echo_net_0),
		siovref=>(tmpSIOVREF__Echo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_net_0);
Trig:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"80e79dd5-3e9a-42f5-b4f3-483507014abd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_287,
		fb=>(tmpFB_0__Trig_net_0),
		analog=>(open),
		io=>(tmpIO_0__Trig_net_0),
		siovref=>(tmpSIOVREF__Trig_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trig_net_0);
\Timer_1:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_277,
		kill=>zero,
		enable=>Net_281,
		capture=>zero,
		timer_reset=>Net_287,
		tc=>\Timer_1:Net_51\,
		compare=>\Timer_1:Net_261\,
		interrupt=>\Timer_1:Net_57\);
\Control_Reg_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_1:control_7\, \Control_Reg_1:control_6\, \Control_Reg_1:control_5\, \Control_Reg_1:control_4\,
			\Control_Reg_1:control_3\, \Control_Reg_1:control_2\, \Control_Reg_1:control_1\, Net_287));
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fd11f12a-cd6e-452e-9e12-cc50349c2e6b",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_277,
		dig_domain_out=>open);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_1207:cy_dff
	PORT MAP(d=>Net_1207D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_1207);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\PWMA:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:min_kill_reg\);
\PWMA:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:prevCapture\);
\PWMA:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:trig_last\);
\PWMA:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMA:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:runmode_enable\);
\PWMA:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMA:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:sc_kill_tmp\);
\PWMA:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:ltch_kill_reg\);
\PWMA:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMA:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:dith_count_1\);
\PWMA:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMA:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:dith_count_0\);
\PWMA:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMA:PWMUDB:cmp1_less\,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:prevCompare1\);
\PWMA:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMA:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:status_0\);
\PWMA:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:status_1\);
\PWMA:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:status_5\);
\PWMA:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWMA:PWMUDB:pwm_i\,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_100);
\PWMA:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:pwm1_i_reg\);
\PWMA:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:pwm2_i_reg\);
\PWMA:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMA:PWMUDB:status_2\,
		clk=>\PWMA:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMA:PWMUDB:tc_i_reg\);
\PWMB:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:min_kill_reg\);
\PWMB:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:prevCapture\);
\PWMB:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:trig_last\);
\PWMB:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMB:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:runmode_enable\);
\PWMB:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMB:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:sc_kill_tmp\);
\PWMB:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:ltch_kill_reg\);
\PWMB:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMB:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:dith_count_1\);
\PWMB:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMB:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:dith_count_0\);
\PWMB:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMB:PWMUDB:cmp1_less\,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:prevCompare1\);
\PWMB:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMB:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:status_0\);
\PWMB:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:status_1\);
\PWMB:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:status_5\);
\PWMB:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWMB:PWMUDB:pwm_i\,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1140);
\PWMB:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:pwm1_i_reg\);
\PWMB:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:pwm2_i_reg\);
\PWMB:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMB:PWMUDB:status_2\,
		clk=>\PWMB:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMB:PWMUDB:tc_i_reg\);
\PWM_4:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:min_kill_reg\);
\PWM_4:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:prevCapture\);
\PWM_4:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:trig_last\);
\PWM_4:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_4:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:runmode_enable\);
\PWM_4:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_4:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:sc_kill_tmp\);
\PWM_4:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:ltch_kill_reg\);
\PWM_4:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_4:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:dith_count_1\);
\PWM_4:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_4:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:dith_count_0\);
\PWM_4:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_4:PWMUDB:cmp1_less\,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:prevCompare1\);
\PWM_4:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_4:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:status_0\);
\PWM_4:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:status_1\);
\PWM_4:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:status_5\);
\PWM_4:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_4:PWMUDB:pwm_i\,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1225);
\PWM_4:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:pwm1_i_reg\);
\PWM_4:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:pwm2_i_reg\);
\PWM_4:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_4:PWMUDB:status_2\,
		clk=>\PWM_4:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_4:PWMUDB:tc_i_reg\);
\PWM_2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:min_kill_reg\);
\PWM_2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:prevCapture\);
\PWM_2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:trig_last\);
\PWM_2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:runmode_enable\);
\PWM_2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:sc_kill_tmp\);
\PWM_2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:ltch_kill_reg\);
\PWM_2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:dith_count_1\);
\PWM_2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:dith_count_0\);
\PWM_2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:cmp1_less\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:prevCompare1\);
\PWM_2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:status_0\);
\PWM_2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:status_1\);
\PWM_2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:status_5\);
\PWM_2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:pwm_i\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1351);
\PWM_2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:pwm1_i_reg\);
\PWM_2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:pwm2_i_reg\);
\PWM_2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:status_2\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:tc_i_reg\);
\PWM_6:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:min_kill_reg\);
\PWM_6:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:prevCapture\);
\PWM_6:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:trig_last\);
\PWM_6:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_6:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:runmode_enable\);
\PWM_6:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_6:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:sc_kill_tmp\);
\PWM_6:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:ltch_kill_reg\);
\PWM_6:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_6:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:dith_count_1\);
\PWM_6:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_6:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:dith_count_0\);
\PWM_6:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_6:PWMUDB:cmp1_less\,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:prevCompare1\);
\PWM_6:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_6:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:status_0\);
\PWM_6:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:status_1\);
\PWM_6:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:status_5\);
\PWM_6:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_6:PWMUDB:pwm_i\,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1253);
\PWM_6:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:pwm1_i_reg\);
\PWM_6:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:pwm2_i_reg\);
\PWM_6:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_6:PWMUDB:status_2\,
		clk=>\PWM_6:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_6:PWMUDB:tc_i_reg\);
\PWM_3:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:min_kill_reg\);
\PWM_3:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:prevCapture\);
\PWM_3:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:trig_last\);
\PWM_3:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:runmode_enable\);
\PWM_3:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:sc_kill_tmp\);
\PWM_3:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:ltch_kill_reg\);
\PWM_3:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:dith_count_1\);
\PWM_3:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:dith_count_0\);
\PWM_3:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:cmp1_less\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:prevCompare1\);
\PWM_3:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:status_0\);
\PWM_3:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:status_1\);
\PWM_3:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:status_5\);
\PWM_3:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:pwm_i\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1365);
\PWM_3:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:pwm1_i_reg\);
\PWM_3:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:pwm2_i_reg\);
\PWM_3:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:status_2\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:tc_i_reg\);

END R_T_L;
