
;; Function main (main, funcdef_no=30, decl_uid=6647, cgraph_uid=31, symbol_order=30) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 9 (  1.3)


main

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={14d,10u} r1={9d,2u} r2={8d,1u} r3={7d} r7={1d,6u} r12={12d} r13={1d,12u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={8d,2u} r101={6d} r102={1d,6u} r103={1d,5u} r104={6d} r105={6d} r106={6d} r113={2d,3u,1e} r115={2d,3u,1e} r116={1d,2u} r117={2d,2u} r119={2d,1u} r121={1d,2u} r122={1d,2u} r123={2d,1u} r127={2d,4u} r128={2d,1u} r129={2d,6u,4e} r131={1d,2u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r156={1d,1u} r158={1d,1u} 
;;    total ref usage 642{553d,83u,6e} in 51{45 regular + 6 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522
;;  reg->defs[] map:	0[0,13] 1[14,22] 2[23,30] 3[31,37] 7[38,38] 12[39,50] 13[51,51] 14[52,58] 15[59,64] 16[65,71] 17[72,78] 18[79,85] 19[86,92] 20[93,99] 21[100,106] 22[107,113] 23[114,120] 24[121,127] 25[128,134] 26[135,141] 27[142,148] 28[149,155] 29[156,162] 30[163,169] 31[170,176] 48[177,182] 49[183,188] 50[189,194] 51[195,200] 52[201,206] 53[207,212] 54[213,218] 55[219,224] 56[225,230] 57[231,236] 58[237,242] 59[243,248] 60[249,254] 61[255,260] 62[261,266] 63[267,272] 64[273,278] 65[279,284] 66[285,290] 67[291,296] 68[297,302] 69[303,308] 70[309,314] 71[315,320] 72[321,326] 73[327,332] 74[333,338] 75[339,344] 76[345,350] 77[351,356] 78[357,362] 79[363,368] 80[369,374] 81[375,380] 82[381,386] 83[387,392] 84[393,398] 85[399,404] 86[405,410] 87[411,416] 88[417,422] 89[423,428] 90[429,434] 91[435,440] 92[441,446] 93[447,452] 94[453,458] 95[459,464] 96[465,470] 97[471,476] 98[477,482] 99[483,488] 100[489,496] 101[497,502] 102[503,503] 103[504,504] 104[505,510] 105[511,516] 106[517,522] 113[523,524] 115[525,526] 116[527,527] 117[528,529] 119[530,531] 121[532,532] 122[533,533] 123[534,535] 127[536,537] 128[538,539] 129[540,541] 131[542,542] 135[543,543] 136[544,544] 137[545,545] 138[546,546] 145[547,547] 146[548,548] 147[549,549] 148[550,550] 156[551,551] 158[552,552] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d13(0){ }d22(1){ }d30(2){ }d37(3){ }d38(7){ }d51(13){ }d58(14){ }d71(16){ }d78(17){ }d85(18){ }d92(19){ }d99(20){ }d106(21){ }d113(22){ }d120(23){ }d127(24){ }d134(25){ }d141(26){ }d148(27){ }d155(28){ }d162(29){ }d169(30){ }d176(31){ }d503(102){ }d504(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[13],1[22],2[30],3[37],7[38],13[51],14[58],16[71],17[78],18[85],19[92],20[99],21[106],22[113],23[120],24[127],25[134],26[141],27[148],28[155],29[162],30[169],31[176],102[503],103[504]
;; rd  kill	(161) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13],1[14,15,16,17,18,19,20,21,22],2[23,24,25,26,27,28,29,30],3[31,32,33,34,35,36,37],7[38],13[51],14[52,53,54,55,56,57,58],16[65,66,67,68,69,70,71],17[72,73,74,75,76,77,78],18[79,80,81,82,83,84,85],19[86,87,88,89,90,91,92],20[93,94,95,96,97,98,99],21[100,101,102,103,104,105,106],22[107,108,109,110,111,112,113],23[114,115,116,117,118,119,120],24[121,122,123,124,125,126,127],25[128,129,130,131,132,133,134],26[135,136,137,138,139,140,141],27[142,143,144,145,146,147,148],28[149,150,151,152,153,154,155],29[156,157,158,159,160,161,162],30[163,164,165,166,167,168,169],31[170,171,172,173,174,175,176],102[503],103[504]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[38],13[51],102[503],103[504]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ d38(bb 0 insn -1) }u-1(13){ d51(bb 0 insn -1) }u-1(102){ d503(bb 0 insn -1) }u-1(103){ d504(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 119 121 122 127 131 136 146 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 117 119 121 122 127 131 136 146 156
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[38],13[51],102[503],103[504]
;; rd  gen 	(10) 0[9],117[529],119[531],121[532],122[533],127[537],131[542],136[544],146[548],156[551]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13],14[52,53,54,55,56,57,58],117[528,529],119[530,531],121[532],122[533],127[536,537],131[542],136[544],146[548],156[551]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 121 122 127 131 136 146 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 121 122 127 131 136 146 156
;; rd  out 	(13) 7[38],13[51],102[503],103[504],117[529],119[531],121[532],122[533],127[537],131[542],136[544],146[548],156[551]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 13 { d51(bb 0 insn -1) }
;;   reg 102 { d503(bb 0 insn -1) }
;;   reg 103 { d504(bb 0 insn -1) }

( 5 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ d38(bb 0 insn -1) }u-1(13){ d51(bb 0 insn -1) }u-1(102){ d503(bb 0 insn -1) }u-1(103){ d504(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 121 122 127 131 136 146 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 127 131 136
;; lr  def 	 113 119 123 128 129 135 137 138 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 121 122 127 131 136 146 156
;; live  gen 	 113 119 123 128 129 135 137 138 148
;; live  kill	
;; rd  in  	(19) 0[5],7[38],13[51],100[491],102[503],103[504],117[528,529],119[530,531],121[532],122[533],127[536,537],131[542],136[544],146[548],156[551],158[552]
;; rd  gen 	(9) 113[523],119[530],123[535],128[539],129[541],135[543],137[545],138[546],148[550]
;; rd  kill	(14) 113[523,524],119[530,531],123[534,535],128[538,539],129[540,541],135[543],137[545],138[546],148[550]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 119 121 122 123 127 128 129 131 136 146 148 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 119 121 122 123 127 128 129 131 136 146 148 156
;; rd  out 	(20) 7[38],13[51],102[503],103[504],113[523],117[528,529],119[530],121[532],122[533],123[535],127[536,537],128[539],129[541],131[542],136[544],146[548],148[550],156[551]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 13 { d51(bb 0 insn -1) }
;;   reg 102 { d503(bb 0 insn -1) }
;;   reg 103 { d504(bb 0 insn -1) }

( 4 3 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ d38(bb 0 insn -1) }u-1(13){ d51(bb 0 insn -1) }u-1(102){ d503(bb 0 insn -1) }u-1(103){ d504(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 119 121 122 123 127 128 129 131 136 146 148 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 123 127 128 129 146 148 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 115 116 123 128 129 145 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 119 121 122 123 127 128 129 131 136 146 148 156
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 115 116 123 128 129 145 147
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(29) 0[7],7[38],13[51],100[493],102[503],103[504],113[523],115[525],116[527],117[528,529],119[530],121[532],122[533],123[534,535],127[536,537],128[538,539],129[540,541],131[542],136[544],145[547],146[548],147[549],148[550],156[551]
;; rd  gen 	(9) 0[7],100[493],115[525],116[527],123[534],128[538],129[540],145[547],147[549]
;; rd  kill	(40) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13],14[52,53,54,55,56,57,58],100[489,490,491,492,493,494,495,496],115[525,526],116[527],123[534,535],128[538,539],129[540,541],145[547],147[549]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 119 121 122 123 127 128 129 131 136 146 148 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 119 121 122 123 127 128 129 131 136 146 148 156
;; rd  out 	(20) 7[38],13[51],102[503],103[504],113[523],117[528,529],119[530],121[532],122[533],123[534],127[536,537],128[538],129[540],131[542],136[544],146[548],148[550],156[551]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 13 { d51(bb 0 insn -1) }
;;   reg 102 { d503(bb 0 insn -1) }
;;   reg 103 { d504(bb 0 insn -1) }

( 4 )->[5]->( 3 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ d38(bb 0 insn -1) }u-1(13){ d51(bb 0 insn -1) }u-1(102){ d503(bb 0 insn -1) }u-1(103){ d504(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 121 122 127 131 136 146 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 127
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 127 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 121 122 127 131 136 146 156
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 117 127 158
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(20) 7[38],13[51],102[503],103[504],113[523],117[528,529],119[530],121[532],122[533],123[534],127[536,537],128[538],129[540],131[542],136[544],146[548],148[550],156[551]
;; rd  gen 	(5) 0[5],100[491],117[528],127[536],158[552]
;; rd  kill	(34) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13],14[52,53,54,55,56,57,58],100[489,490,491,492,493,494,495,496],117[528,529],127[536,537],158[552]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 121 122 127 131 136 146 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 121 122 127 131 136 146 156
;; rd  out 	(13) 7[38],13[51],102[503],103[504],117[528],119[530],121[532],122[533],127[536],131[542],136[544],146[548],156[551]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 13 { d51(bb 0 insn -1) }
;;   reg 102 { d503(bb 0 insn -1) }
;;   reg 103 { d504(bb 0 insn -1) }

( 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ d38(bb 0 insn -1) }u-1(13){ d51(bb 0 insn -1) }u-1(102){ d503(bb 0 insn -1) }u-1(103){ d504(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(13) 7[38],13[51],102[503],103[504],117[528],119[530],121[532],122[533],127[536],131[542],136[544],146[548],156[551]
;; rd  gen 	(1) 0[0]
;; rd  kill	(21) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13],14[52,53,54,55,56,57,58]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[38],13[51],102[503],103[504]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 13 { d51(bb 0 insn -1) }
;;   reg 102 { d503(bb 0 insn -1) }
;;   reg 103 { d504(bb 0 insn -1) }

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ d0(bb 6 insn 87) }u-1(7){ d38(bb 0 insn -1) }u-1(13){ d51(bb 0 insn -1) }u-1(102){ d503(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[38],13[51],102[503],103[504]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 6 insn 87) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 13 { d51(bb 0 insn -1) }
;;   reg 102 { d503(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 36 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 56 to worklist
  Adding insn 53 to worklist
  Adding insn 77 to worklist
  Adding insn 72 to worklist
  Adding insn 88 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
Finished finding needed instructions:
  Adding insn 87 to worklist
Processing use of (reg 13 sp) in insn 80:
Processing use of (reg 0 r0) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 121 [ _28 ]) in insn 79:
  Adding insn 11 to worklist
Processing use of (reg 0 r0) in insn 11:
Processing use of (reg 13 sp) in insn 82:
Processing use of (reg 0 r0) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 122 [ _30 ]) in insn 81:
  Adding insn 15 to worklist
Processing use of (reg 0 r0) in insn 15:
Processing use of (reg 0 r0) in insn 88:
Processing use of (reg 13 sp) in insn 72:
Processing use of (reg 0 r0) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 1 r1) in insn 72:
  Adding insn 70 to worklist
Processing use of (reg 158) in insn 70:
  Adding insn 68 to worklist
Processing use of (reg 100 cc) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 127 [ ivtmp.35 ]) in insn 76:
  Adding insn 74 to worklist
Processing use of (reg 127 [ ivtmp.35 ]) in insn 74:
  Adding insn 4 to worklist
Processing use of (reg 115 [ _9 ]) in insn 53:
  Adding insn 43 to worklist
Processing use of (reg 123 [ ivtmp.17 ]) in insn 53:
  Adding insn 6 to worklist
Processing use of (reg 131 [ ivtmp.32 ]) in insn 6:
  Adding insn 18 to worklist
Processing use of (reg 121 [ _28 ]) in insn 18:
Processing use of (reg 129 [ ivtmp.15 ]) in insn 43:
  Adding insn 20 to worklist
  Adding insn 63 to worklist
Processing use of (reg 147) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 115 [ _9 ]) in insn 42:
  Adding insn 40 to worklist
Processing use of (reg 148) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 145) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 129 [ ivtmp.15 ]) in insn 39:
Processing use of (reg 146) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 129 [ ivtmp.15 ]) in insn 63:
Processing use of (reg 127 [ ivtmp.35 ]) in insn 20:
Processing use of (reg 116 [ _15 ]) in insn 56:
  Adding insn 54 to worklist
Processing use of (reg 128 [ ivtmp.20 ]) in insn 56:
  Adding insn 5 to worklist
Processing use of (reg 117 [ ivtmp.32 ]) in insn 5:
  Adding insn 3 to worklist
  Adding insn 73 to worklist
Processing use of (reg 117 [ ivtmp.32 ]) in insn 73:
Processing use of (reg 131 [ ivtmp.32 ]) in insn 3:
Processing use of (reg 113 [ _4 ]) in insn 54:
  Adding insn 26 to worklist
Processing use of (reg 115 [ _9 ]) in insn 54:
Processing use of (reg 129 [ ivtmp.15 ]) in insn 26:
Processing use of (reg 137) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 113 [ _4 ]) in insn 25:
  Adding insn 23 to worklist
Processing use of (reg 138) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 135) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 129 [ ivtmp.15 ]) in insn 22:
Processing use of (reg 136) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 13 sp) in insn 62:
Processing use of (reg 0 r0) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 1 r1) in insn 62:
  Adding insn 60 to worklist
Processing use of (reg 2 r2) in insn 62:
  Adding insn 59 to worklist
Processing use of (reg 116 [ _15 ]) in insn 59:
Processing use of (reg 156) in insn 60:
  Adding insn 57 to worklist
Processing use of (reg 100 cc) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 127 [ ivtmp.35 ]) in insn 65:
Processing use of (reg 129 [ ivtmp.15 ]) in insn 65:
Processing use of (reg 113 [ _4 ]) in insn 36:
Processing use of (reg 119 [ ivtmp.30 ]) in insn 36:
  Adding insn 17 to worklist
Processing use of (reg 122 [ _30 ]) in insn 17:
Processing use of (reg 13 sp) in insn 10:
Processing use of (reg 0 r0) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 13 sp) in insn 14:
Processing use of (reg 0 r0) in insn 14:
  Adding insn 13 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


main

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={14d,10u} r1={9d,2u} r2={8d,1u} r3={7d} r7={1d,6u} r12={12d} r13={1d,12u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={8d,2u} r101={6d} r102={1d,6u} r103={1d,5u} r104={6d} r105={6d} r106={6d} r113={2d,3u,1e} r115={2d,3u,1e} r116={1d,2u} r117={2d,2u} r119={2d,1u} r121={1d,2u} r122={1d,2u} r123={2d,1u} r127={2d,4u} r128={2d,1u} r129={2d,6u,4e} r131={1d,2u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r156={1d,1u} r158={1d,1u} 
;;    total ref usage 642{553d,83u,6e} in 51{45 regular + 6 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 7 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 2 10 2 (set (reg:SI 0 r0)
        (const_int 40000 [0x9c40])) "./understand-elf/matmul-v2.cpp":12:33 740 {*thumb2_movsi_vfp}
     (nil))
(call_insn 10 9 11 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_Znaj") [flags 0x41]  <function_decl 0x7f646d7d3200 operator new []>) [0 operator new [] S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "./understand-elf/matmul-v2.cpp":12:33 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("_Znaj") [flags 0x41]  <function_decl 0x7f646d7d3200 operator new []>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 11 10 13 2 (set (reg/f:SI 121 [ _28 ])
        (reg:SI 0 r0)) "./understand-elf/matmul-v2.cpp":12:33 740 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NOALIAS (reg/f:SI 133)
            (nil))))
(insn 13 11 14 2 (set (reg:SI 0 r0)
        (const_int 400 [0x190])) "./understand-elf/matmul-v2.cpp":13:28 740 {*thumb2_movsi_vfp}
     (nil))
(call_insn 14 13 15 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_Znaj") [flags 0x41]  <function_decl 0x7f646d7d3200 operator new []>) [0 operator new [] S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "./understand-elf/matmul-v2.cpp":13:28 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("_Znaj") [flags 0x41]  <function_decl 0x7f646d7d3200 operator new []>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 15 14 17 2 (set (reg/f:SI 122 [ _30 ])
        (reg:SI 0 r0)) "./understand-elf/matmul-v2.cpp":13:28 740 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NOALIAS (reg/f:SI 134)
            (nil))))
(insn 17 15 18 2 (set (reg:SI 119 [ ivtmp.30 ])
        (plus:SI (reg/f:SI 122 [ _30 ])
            (const_int -4 [0xfffffffffffffffc]))) 7 {*arm_addsi3}
     (nil))
(insn 18 17 3 2 (set (reg/f:SI 131 [ ivtmp.32 ])
        (plus:SI (reg/f:SI 121 [ _28 ])
            (const_int -4 [0xfffffffffffffffc]))) 7 {*arm_addsi3}
     (nil))
(insn 3 18 4 2 (set (reg:SI 117 [ ivtmp.32 ])
        (reg/f:SI 131 [ ivtmp.32 ])) "./understand-elf/matmul-v2.cpp":13:28 740 {*thumb2_movsi_vfp}
     (nil))
(insn 4 3 21 2 (set (reg:SI 127 [ ivtmp.35 ])
        (const_int 100 [0x64])) "./understand-elf/matmul-v2.cpp":13:28 740 {*thumb2_movsi_vfp}
     (nil))
(insn 21 4 38 2 (set (reg:SI 136)
        (const_int 1321528399 [0x4ec4ec4f])) "./understand-elf/matmul-v2.cpp":15:21 740 {*thumb2_movsi_vfp}
     (nil))
(insn 38 21 57 2 (set (reg:SI 146)
        (const_int -858993459 [0xffffffffcccccccd])) "./understand-elf/matmul-v2.cpp":17:30 740 {*thumb2_movsi_vfp}
     (nil))
(insn 57 38 75 2 (set (reg/f:SI 156)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 0x7f646d5d9c60 *.LC0>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 0 [0])
                                        ] UNSPEC_PIC_LABEL)
                                    (const_int 4 [0x4])))
                        ] UNSPEC_SYMBOL_OFFSET))
                (const_int 0 [0])
            ] UNSPEC_PIC_UNIFIED)) "/usr/arm-linux-gnueabihf/include/bits/stdio2.h":112:23 254 {pic_load_addr_unified}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 0x7f646d5d9c60 *.LC0>)
        (nil)))
(code_label 75 57 19 3 3 (nil) [1 uses])
(note 19 75 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 22 3 (set (reg:SI 129 [ ivtmp.15 ])
        (plus:SI (reg:SI 127 [ ivtmp.35 ])
            (const_int -100 [0xffffffffffffff9c]))) 7 {*arm_addsi3}
     (nil))
(insn 22 20 23 3 (parallel [
            (set (reg:SI 135)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 129 [ ivtmp.15 ]))
                            (zero_extend:DI (reg:SI 136)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "./understand-elf/matmul-v2.cpp":15:21 72 {*umull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 129 [ ivtmp.15 ]))
                    (const_int 1321528399 [0x4ec4ec4f]))
                (const_int 32 [0x20])))
        (nil)))
(insn 23 22 24 3 (set (reg:SI 113 [ _4 ])
        (lshiftrt:SI (reg:SI 135)
            (const_int 2 [0x2]))) "./understand-elf/matmul-v2.cpp":15:21 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_EQUAL (udiv:SI (reg:SI 129 [ ivtmp.15 ])
                (const_int 13 [0xd]))
            (nil))))
(insn 24 23 25 3 (set (reg:SI 138)
        (const_int 13 [0xd])) "./understand-elf/matmul-v2.cpp":15:21 740 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (reg:SI 137)
        (mult:SI (reg:SI 138)
            (reg:SI 113 [ _4 ]))) "./understand-elf/matmul-v2.cpp":15:21 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg:SI 113 [ _4 ])
            (expr_list:REG_EQUAL (mult:SI (reg:SI 113 [ _4 ])
                    (const_int 13 [0xd]))
                (nil)))))
(insn 26 25 36 3 (set (reg:SI 113 [ _4 ])
        (minus:SI (reg:SI 129 [ ivtmp.15 ])
            (reg:SI 137))) "./understand-elf/matmul-v2.cpp":15:21 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 36 26 5 3 (set (mem:SI (pre_inc:SI (reg:SI 119 [ ivtmp.30 ])) [1 MEM[(int *)_46]+0 S4 A32])
        (reg:SI 113 [ _4 ])) "./understand-elf/matmul-v2.cpp":15:17 740 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg:SI 119 [ ivtmp.30 ])
        (nil)))
(insn 5 36 6 3 (set (reg:SI 128 [ ivtmp.20 ])
        (reg:SI 117 [ ivtmp.32 ])) "./understand-elf/matmul-v2.cpp":15:17 740 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 41 3 (set (reg:SI 123 [ ivtmp.17 ])
        (reg/f:SI 131 [ ivtmp.32 ])) "./understand-elf/matmul-v2.cpp":15:17 740 {*thumb2_movsi_vfp}
     (nil))
(insn 41 6 64 3 (set (reg:SI 148)
        (const_int 20 [0x14])) "./understand-elf/matmul-v2.cpp":17:30 740 {*thumb2_movsi_vfp}
     (nil))
(code_label 64 41 37 4 2 (nil) [1 uses])
(note 37 64 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 39 37 40 4 (parallel [
            (set (reg:SI 145)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 129 [ ivtmp.15 ]))
                            (zero_extend:DI (reg:SI 146)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "./understand-elf/matmul-v2.cpp":17:30 72 {*umull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 129 [ ivtmp.15 ]))
                    (const_int 3435973837 [0xcccccccd]))
                (const_int 32 [0x20])))
        (nil)))
(insn 40 39 42 4 (set (reg:SI 115 [ _9 ])
        (lshiftrt:SI (reg:SI 145)
            (const_int 4 [0x4]))) "./understand-elf/matmul-v2.cpp":17:30 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (udiv:SI (reg:SI 129 [ ivtmp.15 ])
                (const_int 20 [0x14]))
            (nil))))
(insn 42 40 43 4 (set (reg:SI 147)
        (mult:SI (reg:SI 148)
            (reg:SI 115 [ _9 ]))) "./understand-elf/matmul-v2.cpp":17:30 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 115 [ _9 ])
        (expr_list:REG_EQUAL (mult:SI (reg:SI 115 [ _9 ])
                (const_int 20 [0x14]))
            (nil))))
(insn 43 42 53 4 (set (reg:SI 115 [ _9 ])
        (minus:SI (reg:SI 129 [ ivtmp.15 ])
            (reg:SI 147))) "./understand-elf/matmul-v2.cpp":17:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 53 43 54 4 (set (mem:SI (pre_inc:SI (reg:SI 123 [ ivtmp.17 ])) [1 MEM[(int *)_43]+0 S4 A32])
        (reg:SI 115 [ _9 ])) "./understand-elf/matmul-v2.cpp":17:23 740 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg:SI 123 [ ivtmp.17 ])
        (nil)))
(insn 54 53 56 4 (set (reg:SI 116 [ _15 ])
        (mult:SI (reg:SI 115 [ _9 ])
            (reg:SI 113 [ _4 ]))) "./understand-elf/matmul-v2.cpp":18:36 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 115 [ _9 ])
        (nil)))
(insn 56 54 59 4 (set (mem:SI (pre_inc:SI (reg:SI 128 [ ivtmp.20 ])) [1 MEM[(int *)_25]+0 S4 A32])
        (reg:SI 116 [ _15 ])) "./understand-elf/matmul-v2.cpp":18:27 740 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg:SI 128 [ ivtmp.20 ])
        (nil)))
(insn 59 56 60 4 (set (reg:SI 2 r2)
        (reg:SI 116 [ _15 ])) "/usr/arm-linux-gnueabihf/include/bits/stdio2.h":112:23 740 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _15 ])
        (nil)))
(insn 60 59 61 4 (set (reg:SI 1 r1)
        (reg/f:SI 156)) "/usr/arm-linux-gnueabihf/include/bits/stdio2.h":112:23 740 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 0x7f646d5d9c60 *.LC0>)
        (nil)))
(insn 61 60 62 4 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "/usr/arm-linux-gnueabihf/include/bits/stdio2.h":112:23 740 {*thumb2_movsi_vfp}
     (nil))
(call_insn 62 61 63 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__printf_chk") [flags 0x41]  <function_decl 0x7f646d58f100 __printf_chk>) [0 __printf_chk S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "/usr/arm-linux-gnueabihf/include/bits/stdio2.h":112:23 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("__printf_chk") [flags 0x41]  <function_decl 0x7f646d58f100 __printf_chk>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 63 62 65 4 (set (reg:SI 129 [ ivtmp.15 ])
        (plus:SI (reg:SI 129 [ ivtmp.15 ])
            (const_int 1 [0x1]))) "./understand-elf/matmul-v2.cpp":16:22 7 {*arm_addsi3}
     (nil))
(insn 65 63 66 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ ivtmp.35 ])
            (reg:SI 129 [ ivtmp.15 ]))) "./understand-elf/matmul-v2.cpp":16:22 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 66 65 67 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 64)
            (pc))) "./understand-elf/matmul-v2.cpp":16:22 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1062895956 (nil)))
 -> 64)
(note 67 66 68 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 70 5 (set (reg/f:SI 158)
        (unspec:SI [
                (const:SI (unspec:SI [
                            (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 0x7f646d5d9cf0 *.LC1>)
                            (const:SI (plus:SI (unspec:SI [
                                            (const_int 1 [0x1])
                                        ] UNSPEC_PIC_LABEL)
                                    (const_int 4 [0x4])))
                        ] UNSPEC_SYMBOL_OFFSET))
                (const_int 1 [0x1])
            ] UNSPEC_PIC_UNIFIED)) "/usr/arm-linux-gnueabihf/include/bits/stdio2.h":112:23 254 {pic_load_addr_unified}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 0x7f646d5d9cf0 *.LC1>)
        (nil)))
(insn 70 68 71 5 (set (reg:SI 1 r1)
        (reg/f:SI 158)) "/usr/arm-linux-gnueabihf/include/bits/stdio2.h":112:23 740 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 158)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 0x7f646d5d9cf0 *.LC1>)
            (nil))))
(insn 71 70 72 5 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "/usr/arm-linux-gnueabihf/include/bits/stdio2.h":112:23 740 {*thumb2_movsi_vfp}
     (nil))
(call_insn 72 71 73 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__printf_chk") [flags 0x41]  <function_decl 0x7f646d58f100 __printf_chk>) [0 __printf_chk S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "/usr/arm-linux-gnueabihf/include/bits/stdio2.h":112:23 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__printf_chk") [flags 0x41]  <function_decl 0x7f646d58f100 __printf_chk>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 73 72 74 5 (set (reg:SI 117 [ ivtmp.32 ])
        (plus:SI (reg:SI 117 [ ivtmp.32 ])
            (const_int 400 [0x190]))) "./understand-elf/matmul-v2.cpp":14:18 7 {*arm_addsi3}
     (nil))
(insn 74 73 76 5 (set (reg:SI 127 [ ivtmp.35 ])
        (plus:SI (reg:SI 127 [ ivtmp.35 ])
            (const_int 1 [0x1]))) "./understand-elf/matmul-v2.cpp":14:18 7 {*arm_addsi3}
     (nil))
(insn 76 74 77 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ ivtmp.35 ])
            (const_int 200 [0xc8]))) "./understand-elf/matmul-v2.cpp":14:18 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 77 76 78 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 75)
            (pc))) "./understand-elf/matmul-v2.cpp":14:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1062895924 (nil)))
 -> 75)
(note 78 77 79 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 6 (set (reg:SI 0 r0)
        (reg/f:SI 121 [ _28 ])) "./understand-elf/matmul-v2.cpp":23:13 740 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121 [ _28 ])
        (nil)))
(call_insn 80 79 81 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f646d7d3400 operator delete []>) [0 operator delete [] S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "./understand-elf/matmul-v2.cpp":23:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f646d7d3400 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 81 80 82 6 (set (reg:SI 0 r0)
        (reg/f:SI 122 [ _30 ])) "./understand-elf/matmul-v2.cpp":24:13 740 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 122 [ _30 ])
        (nil)))
(call_insn 82 81 87 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f646d7d3400 operator delete []>) [0 operator delete [] S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "./understand-elf/matmul-v2.cpp":24:13 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("_ZdaPv") [flags 0x41]  <function_decl 0x7f646d7d3400 operator delete []>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 87 82 88 6 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "./understand-elf/matmul-v2.cpp":26:1 740 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 0 6 (use (reg/i:SI 0 r0)) "./understand-elf/matmul-v2.cpp":26:1 -1
     (nil))
