+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+define+SYNTHESIS
+define+VERILATOR

+incdir+rtl/common_cells/include

../rtl/adc.sv
../rtl/adc_tb.sv

