library verilog;
use verilog.vl_types.all;
entity uart_drive_test is
end uart_drive_test;
