{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575565924331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575565924331 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGC4 EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"FPGC4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575565924358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575565924443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575565924444 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575565924653 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575565924659 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575565924791 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575565924791 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575565924791 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575565924791 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575565924791 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575565924791 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575565924802 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575565924802 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575565924802 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575565924802 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575565924807 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575565925124 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGC4.sdc " "Reading SDC File: 'FPGC4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575565926679 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGC4.sdc 43 MemoryUnit:mu\|spi_clk port " "Ignored filter at FPGC4.sdc(43): MemoryUnit:mu\|spi_clk could not be matched with a port" {  } { { "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.sdc" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575565926700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FPGC4.sdc 43 Argument <targets> is an empty collection " "Ignored create_clock at FPGC4.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{MemoryUnit:mu\|spi_clk\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_ports \{MemoryUnit:mu\|spi_clk\}\] " "create_clock -name \{MemoryUnit:mu\|spi_clk\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_ports \{MemoryUnit:mu\|spi_clk\}\]" {  } { { "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.sdc" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575565926700 ""}  } { { "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.sdc" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575565926700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1575565926700 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MemoryUnit:mu\|spi_clk " "Node: MemoryUnit:mu\|spi_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MemoryUnit:mu\|SPIreader:sreader\|phase.011 MemoryUnit:mu\|spi_clk " "Register MemoryUnit:mu\|SPIreader:sreader\|phase.011 is being clocked by MemoryUnit:mu\|spi_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575565926717 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575565926717 "|FPGC4|MemoryUnit:mu|spi_clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1575565926757 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1575565926759 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575565926759 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575565926759 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575565926759 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1575565926759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575565927684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryUnit:mu\|spi_clk " "Destination node MemoryUnit:mu\|spi_clk" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575565927684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clk~output " "Destination node vga_clk~output" {  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 9108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575565927684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM_CLK~output " "Destination node SDRAM_CLK~output" {  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 9120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575565927684 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575565927684 ""}  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 9165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575565927684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryUnit:mu\|spi_clk  " "Automatically promoted node MemoryUnit:mu\|spi_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575565927684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryUnit:mu\|spi_clk~0 " "Destination node MemoryUnit:mu\|spi_clk~0" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 6891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575565927684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_clk~output " "Destination node spi_clk~output" {  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 9144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575565927684 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575565927684 ""}  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575565927684 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575565928477 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575565928489 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575565928489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575565928505 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575565928534 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575565928558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575565928558 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575565928570 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575565928872 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575565928884 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575565928884 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led " "Node \"led\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nesc " "Node \"nesc\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nesc" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nesd " "Node \"nesd\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nesd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nesl " "Node \"nesl\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nesl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nint1 " "Node \"nint1\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nint1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_in\[0\] " "Node \"pin_in\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_in\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_in\[1\] " "Node \"pin_in\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_in\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_in\[2\] " "Node \"pin_in\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_in\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_in\[3\] " "Node \"pin_in\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_in\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_out\[0\] " "Node \"pin_out\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_out\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_out\[1\] " "Node \"pin_out\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_out\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_out\[2\] " "Node \"pin_out\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_out\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_out\[3\] " "Node \"pin_out\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_out\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2c " "Node \"ps2c\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2c" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2d " "Node \"ps2d\" is assigned to location or region, but does not exist in design" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2d" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575565929362 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1575565929362 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575565929363 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575565929374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575565930621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575565932456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575565932509 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575565938332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575565938332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575565939411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575565942436 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575565942436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575565943402 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1575565943402 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575565943402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575565943404 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.66 " "Total time spent on timing analysis during the Fitter is 1.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575565943686 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575565943755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575565944658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575565944662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575565945866 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575565948231 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575565949115 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "22 Cyclone IV E " "22 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL AA10 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL AB9 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL AA9 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL AB8 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL AA8 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL AB7 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL AA7 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL AB5 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL Y7 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL W8 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL Y8 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL V9 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL V10 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL Y10 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL W10 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL V11 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_data 3.3-V LVTTL AB16 " "Pin spi_data uses I/O standard 3.3-V LVTTL at AB16" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { spi_data } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_data" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_q 3.3-V LVTTL AB13 " "Pin spi_q uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { spi_q } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_q" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_wp 3.3-V LVTTL AB17 " "Pin spi_wp uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { spi_wp } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_wp" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_hold 3.3-V LVTTL AB18 " "Pin spi_hold uses I/O standard 3.3-V LVTTL at AB18" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { spi_hold } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_hold" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL T2 " "Pin clk uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nreset 3.3-V LVTTL AB19 " "Pin nreset uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bart/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { nreset } } } { "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bart/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nreset" } } } } { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/bart/Documents/FPGA/FPGC4/Quartus/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575565949142 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1575565949142 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bart/Documents/FPGA/FPGC4/Quartus/output_files/FPGC4.fit.smsg " "Generated suppressed messages file /home/bart/Documents/FPGA/FPGC4/Quartus/output_files/FPGC4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575565949577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1319 " "Peak virtual memory: 1319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575565950635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 18:12:30 2019 " "Processing ended: Thu Dec  5 18:12:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575565950635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575565950635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575565950635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575565950635 ""}
