INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/factorial/factorial.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/factorial/factorial.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/factorial/factorial.srcs/sources_1/new/Dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/factorial/factorial.srcs/sources_1/new/comparater.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparater
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/factorial/factorial.srcs/sources_1/new/Ud_Cnt_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ud_Cnt_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/factorial/factorial.srcs/sources_1/new/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/factorial/factorial.srcs/sources_1/new/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/factorial/factorial.srcs/sources_1/new/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/factorial/factorial.srcs/sim_1/new/Factorial_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Khalif/factorial/factorial.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
