Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/monsud/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_module_behav xil_defaultlib.tb_top_module xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'round_number' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_128.sv:76]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 8 for port 'data' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/top_module.sv:51]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 8 for port 'data' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_hmac.sv:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'round_number' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_hash.sv:56]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 8 for port 'data' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_hmac.sv:86]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 8 for port 'data' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/top_module.sv:64]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 8 for port 'data' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_kmac.sv:49]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 8 for port 'data' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_kmac.sv:59]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 128 for port 'hash_output' [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/ascon_kmac.sv:60]
WARNING: [VRFC 10-3823] variable 'hmac_output' might have multiple concurrent drivers [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sim_1/new/tb_top_module.sv:38]
WARNING: [VRFC 10-3823] variable 'status_register' might have multiple concurrent drivers [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/top_module.sv:41]
WARNING: [VRFC 10-3823] variable 'status_register' might have multiple concurrent drivers [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/top_module.sv:54]
WARNING: [VRFC 10-3823] variable 'status_register' might have multiple concurrent drivers [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/sources_1/new/top_module.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ascon_fsm
Compiling module xil_defaultlib.ascon_add_constant
Compiling module xil_defaultlib.ascon_sbox
Compiling module xil_defaultlib.ascon_linear_diffusion
Compiling module xil_defaultlib.ascon_round
Compiling module xil_defaultlib.ascon_initialization
Compiling module xil_defaultlib.ascon_key_schedule
Compiling module xil_defaultlib.ascon_finalization
Compiling module xil_defaultlib.ascon_128_default
Compiling module xil_defaultlib.ascon_hash_default
Compiling module xil_defaultlib.ascon_hmac
Compiling module xil_defaultlib.ascon_kmac
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_module_behav
