###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       209799   # Number of WRITE/WRITEP commands
num_reads_done                 =       532301   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       421367   # Number of read row buffer hits
num_read_cmds                  =       532301   # Number of READ/READP commands
num_writes_done                =       209824   # Number of read requests issued
num_write_row_hits             =       150854   # Number of write row buffer hits
num_act_cmds                   =       170491   # Number of ACT commands
num_pre_cmds                   =       170467   # Number of PRE commands
num_ondemand_pres              =       148270   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9446515   # Cyles of rank active rank.0
rank_active_cycles.1           =      9146096   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       553485   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       853904   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       691833   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5105   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2801   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1898   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          799   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1197   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2039   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2625   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3616   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         7400   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22820   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =          582   # Write cmd latency (cycles)
write_latency[40-59]           =         1053   # Write cmd latency (cycles)
write_latency[60-79]           =         2571   # Write cmd latency (cycles)
write_latency[80-99]           =         5470   # Write cmd latency (cycles)
write_latency[100-119]         =         7703   # Write cmd latency (cycles)
write_latency[120-139]         =        11909   # Write cmd latency (cycles)
write_latency[140-159]         =        13162   # Write cmd latency (cycles)
write_latency[160-179]         =        14286   # Write cmd latency (cycles)
write_latency[180-199]         =        14882   # Write cmd latency (cycles)
write_latency[200-]            =       138159   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       236272   # Read request latency (cycles)
read_latency[40-59]            =        74331   # Read request latency (cycles)
read_latency[60-79]            =        76387   # Read request latency (cycles)
read_latency[80-99]            =        25091   # Read request latency (cycles)
read_latency[100-119]          =        17840   # Read request latency (cycles)
read_latency[120-139]          =        14129   # Read request latency (cycles)
read_latency[140-159]          =         9474   # Read request latency (cycles)
read_latency[160-179]          =         7514   # Read request latency (cycles)
read_latency[180-199]          =         6522   # Read request latency (cycles)
read_latency[200-]             =        64741   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.04732e+09   # Write energy
read_energy                    =  2.14624e+09   # Read energy
act_energy                     =  4.66463e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.65673e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.09874e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89463e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70716e+09   # Active standby energy rank.1
average_read_latency           =      103.762   # Average read request latency (cycles)
average_interarrival           =      13.4746   # Average request interarrival latency (cycles)
total_energy                   =   1.6642e+10   # Total energy (pJ)
average_power                  =       1664.2   # Average power (mW)
average_bandwidth              =       6.3328   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       207088   # Number of WRITE/WRITEP commands
num_reads_done                 =       522519   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       425002   # Number of read row buffer hits
num_read_cmds                  =       522514   # Number of READ/READP commands
num_writes_done                =       207118   # Number of read requests issued
num_write_row_hits             =       156851   # Number of write row buffer hits
num_act_cmds                   =       148197   # Number of ACT commands
num_pre_cmds                   =       148173   # Number of PRE commands
num_ondemand_pres              =       125890   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9326894   # Cyles of rank active rank.0
rank_active_cycles.1           =      9293741   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       673106   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       706259   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       677865   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6644   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2758   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1840   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          753   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1183   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2034   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2541   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3662   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         7632   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22733   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =          821   # Write cmd latency (cycles)
write_latency[40-59]           =         1594   # Write cmd latency (cycles)
write_latency[60-79]           =         3883   # Write cmd latency (cycles)
write_latency[80-99]           =         7883   # Write cmd latency (cycles)
write_latency[100-119]         =        10787   # Write cmd latency (cycles)
write_latency[120-139]         =        14025   # Write cmd latency (cycles)
write_latency[140-159]         =        14094   # Write cmd latency (cycles)
write_latency[160-179]         =        14510   # Write cmd latency (cycles)
write_latency[180-199]         =        14186   # Write cmd latency (cycles)
write_latency[200-]            =       125288   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       240480   # Read request latency (cycles)
read_latency[40-59]            =        78181   # Read request latency (cycles)
read_latency[60-79]            =        74416   # Read request latency (cycles)
read_latency[80-99]            =        23852   # Read request latency (cycles)
read_latency[100-119]          =        17082   # Read request latency (cycles)
read_latency[120-139]          =        13382   # Read request latency (cycles)
read_latency[140-159]          =         8360   # Read request latency (cycles)
read_latency[160-179]          =         6573   # Read request latency (cycles)
read_latency[180-199]          =         5396   # Read request latency (cycles)
read_latency[200-]             =        54793   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.03378e+09   # Write energy
read_energy                    =  2.10678e+09   # Read energy
act_energy                     =  4.05467e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.23091e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.39004e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81998e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79929e+09   # Active standby energy rank.1
average_read_latency           =       94.807   # Average read request latency (cycles)
average_interarrival           =      13.7052   # Average request interarrival latency (cycles)
total_energy                   =   1.6532e+10   # Total energy (pJ)
average_power                  =       1653.2   # Average power (mW)
average_bandwidth              =      6.22624   # Average bandwidth
