module tb_signed_comparator;
    reg signed [3:0] a, b;
    wire gt, lt, eq;

    signed_comparator uut(.a(a), .b(b), .gt(gt), .lt(lt), .eq(eq));

    initial begin
        $dumpfile("signed_comparator.vcd"); $dumpvars(0, tb_signed_comparator);
        a = -3; b = 2; #10;
        a = 2; b = 2; #10;
        a = 4; b = -5; #10;
        $finish;
    end
endmodule
