	component nios_system is
		port (
			bcdin_export  : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			clk_clk       : in  std_logic                    := 'X';             -- clk
			modes_export  : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			reset_reset_n : in  std_logic                    := 'X';             -- reset_n
			seg0_export   : out std_logic_vector(7 downto 0);                    -- export
			seg1_export   : out std_logic_vector(7 downto 0);                    -- export
			seg2_export   : out std_logic_vector(7 downto 0);                    -- export
			seg3_export   : out std_logic_vector(7 downto 0);                    -- export
			seg4_export   : out std_logic_vector(7 downto 0);                    -- export
			spcont_export : in  std_logic                    := 'X'              -- export
		);
	end component nios_system;

