Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> 
Reading design: RACIMOStorm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RACIMOStorm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RACIMOStorm"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : RACIMOStorm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/SCL.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <arch> of entity <debounce>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Retenedo_Memoria.vhd" into library work
Parsing entity <Retenedo_Memoria>.
Parsing architecture <Behavioral> of entity <retenedo_memoria>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Retenedor_Lectura.vhd" into library work
Parsing entity <Retenedor_Lectura>.
Parsing architecture <Behavioral> of entity <retenedor_lectura>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Retenedor_Borrado.vhd" into library work
Parsing entity <Retenedor_Borrado>.
Parsing architecture <Behavioral> of entity <retenedor_borrado>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/PWM.vhd" into library work
Parsing entity <PWM>.
Parsing architecture <Behavioral> of entity <pwm>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Memoria_RAM.vhd" into library work
Parsing entity <Memoria_RAM>.
Parsing architecture <Behavioral> of entity <memoria_ram>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/maq_en_cnt_gps.vhd" into library work
Parsing entity <maq_en_cnt_gps>.
Parsing architecture <Behavioral> of entity <maq_en_cnt_gps>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/maquina_rst_gps.vhd" into library work
Parsing entity <maquina_rst_cnt_gps>.
Parsing architecture <Behavioral> of entity <maquina_rst_cnt_gps>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Maquina_Memoria_RAM.vhd" into library work
Parsing entity <Maquina_Memoria_RAM>.
Parsing architecture <Behavioral> of entity <maquina_memoria_ram>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Maquina_Estados.vhd" into library work
Parsing entity <Maquina_Estados>.
Parsing architecture <Behavioral> of entity <maquina_estados>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/MaquinaEstados_Escritura.vhd" into library work
Parsing entity <MaquinaEstados_Escritura>.
Parsing architecture <Behavioral> of entity <maquinaestados_escritura>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/MaquinaEstados_Borrado.vhd" into library work
Parsing entity <MaquinaEstados_Borrado>.
Parsing architecture <Behavioral> of entity <maquinaestados_borrado>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/I2C_slave.vhd" into library work
Parsing entity <I2C_slave>.
Parsing architecture <arch> of entity <i2c_slave>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Div_Fre_Var.vhd" into library work
Parsing entity <Div_Fre_Var>.
Parsing architecture <Behavioral> of entity <div_fre_var>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/div_frec_lectura.vhd" into library work
Parsing entity <div_frec_lectura>.
Parsing architecture <Behavioral> of entity <div_frec_lectura>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Contador_Lectura.vhd" into library work
Parsing entity <Contador_Lectura>.
Parsing architecture <Behavioral> of entity <contador_lectura>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/contador_gps.vhd" into library work
Parsing entity <contador_gps>.
Parsing architecture <Behavioral> of entity <contador_gps>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Contador_Dir_Esc.vhd" into library work
Parsing entity <Contador_Dir_Esc>.
Parsing architecture <Behavioral> of entity <contador_dir_esc>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Contador_Dir_Bor.vhd" into library work
Parsing entity <Contador_Dir_Bor>.
Parsing architecture <Behavioral> of entity <contador_dir_bor>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/cnt_memoria.vhd" into library work
Parsing entity <cnt_memoria>.
Parsing architecture <Behavioral> of entity <cnt_memoria>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/TOP_Memoria_RAM.vhd" into library work
Parsing entity <TOP_Memoria_RAM>.
Parsing architecture <Behavioral> of entity <top_memoria_ram>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/SM_CTRL.vhd" into library work
Parsing entity <SM_CTRL>.
Parsing architecture <Behavioral> of entity <sm_ctrl>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/PWM_SIGNAL.vhd" into library work
Parsing entity <ADC>.
Parsing architecture <Behavioral> of entity <adc>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Modulo_Lectura.vhd" into library work
Parsing entity <Modulo_Lectura>.
Parsing architecture <Behavioral> of entity <modulo_lectura>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/modulo_gps.vhd" into library work
Parsing entity <modulo_gps>.
Parsing architecture <Behavioral> of entity <modulo_gps>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Modulo_Escritura.vhd" into library work
Parsing entity <Modulo_Escritura>.
Parsing architecture <Behavioral> of entity <modulo_escritura>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Modulo_Borrado.vhd" into library work
Parsing entity <Modulo_Borrado>.
Parsing architecture <Behavioral> of entity <modulo_borrado>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/maq_trigger.vhd" into library work
Parsing entity <maq_trigger>.
Parsing architecture <Behavioral> of entity <maq_trigger>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Event_Detect.vhd" into library work
Parsing entity <Event_Detect>.
Parsing architecture <Behavioral> of entity <event_detect>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/DIV_FREQ.vhd" into library work
Parsing entity <DIV_FREQ>.
Parsing architecture <Behavioral> of entity <div_freq>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Contador_Inicial.vhd" into library work
Parsing entity <Contador_Inicial>.
Parsing architecture <Behavioral> of entity <contador_inicial>.
Parsing VHDL file "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/RACIMOStorm.vhd" into library work
Parsing entity <RACIMOStorm>.
Parsing architecture <Behavioral> of entity <racimostorm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <RACIMOStorm> (architecture <Behavioral>) from library <work>.

Elaborating entity <modulo_gps> (architecture <Behavioral>) from library <work>.

Elaborating entity <contador_gps> (architecture <Behavioral>) from library <work>.

Elaborating entity <maq_en_cnt_gps> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/maq_en_cnt_gps.vhd" Line 56. Case statement is complete. others clause is never selected

Elaborating entity <maquina_rst_cnt_gps> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/maquina_rst_gps.vhd" Line 59. Case statement is complete. others clause is never selected

Elaborating entity <Contador_Inicial> (architecture <Behavioral>) from library <work>.

Elaborating entity <maq_trigger> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/maq_trigger.vhd" Line 85. Case statement is complete. others clause is never selected

Elaborating entity <TOP_Memoria_RAM> (architecture <Behavioral>) from library <work>.

Elaborating entity <Retenedo_Memoria> (architecture <Behavioral>) from library <work>.

Elaborating entity <Maquina_Memoria_RAM> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Maquina_Memoria_RAM.vhd" Line 129. Case statement is complete. others clause is never selected

Elaborating entity <cnt_memoria> (architecture <Behavioral>) from library <work>.

Elaborating entity <Memoria_RAM> (architecture <Behavioral>) from library <work>.

Elaborating entity <Event_Detect> (architecture <Behavioral>) from library <work>.

Elaborating entity <SM_CTRL> (architecture <Behavioral>) from library <work>.

Elaborating entity <Modulo_Escritura> (architecture <Behavioral>) from library <work>.

Elaborating entity <MaquinaEstados_Escritura> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/MaquinaEstados_Escritura.vhd" Line 96. Case statement is complete. others clause is never selected

Elaborating entity <Contador_Dir_Esc> (architecture <Behavioral>) from library <work>.

Elaborating entity <Retenedor_Lectura> (architecture <Behavioral>) from library <work>.

Elaborating entity <Modulo_Borrado> (architecture <Behavioral>) from library <work>.

Elaborating entity <MaquinaEstados_Borrado> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/MaquinaEstados_Borrado.vhd" Line 31: Assignment to bus_dir_a_bor ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/MaquinaEstados_Borrado.vhd" Line 98. Case statement is complete. others clause is never selected

Elaborating entity <Retenedor_Borrado> (architecture <Behavioral>) from library <work>.

Elaborating entity <Contador_Dir_Bor> (architecture <Behavioral>) from library <work>.

Elaborating entity <Modulo_Lectura> (architecture <Behavioral>) from library <work>.

Elaborating entity <Maquina_Estados> (architecture <Behavioral>) from library <work>.

Elaborating entity <Contador_Lectura> (architecture <Behavioral>) from library <work>.

Elaborating entity <div_frec_lectura> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2C_slave> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/I2C_slave.vhd" Line 64: Using initial value '0' for scl_wen_reg since it is never assigned
WARNING:HDLCompiler:871 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/I2C_slave.vhd" Line 65: Using initial value '0' for scl_o_reg since it is never assigned

Elaborating entity <debounce> (architecture <arch>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/I2C_slave.vhd" Line 264. Case statement is complete. others clause is never selected

Elaborating entity <DIV_FREQ> (architecture <Behavioral>) from library <work>.

Elaborating entity <ADC> (architecture <Behavioral>) from library <work>.

Elaborating entity <Div_Fre_Var> (architecture <Behavioral>) from library <work>.

Elaborating entity <PWM> (architecture <Behavioral>) from library <work>.
WARNING:Xst:2972 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/RACIMOStorm.vhd" line 307. All outputs of instance <Inst_maq_trigger> of block <maq_trigger> are unconnected in block <RACIMOStorm>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RACIMOStorm>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/RACIMOStorm.vhd".
INFO:Xst:3210 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/RACIMOStorm.vhd" line 307: Output port <Trigger_Disparo> of the instance <Inst_maq_trigger> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/RACIMOStorm.vhd" line 353: Output port <reset> of the instance <Inst_SM_CTRL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/RACIMOStorm.vhd" line 376: Output port <led_esc> of the instance <Inst_Modulo_Escritura> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/RACIMOStorm.vhd" line 401: Output port <led_bor> of the instance <Inst_Modulo_Borrado> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/RACIMOStorm.vhd" line 418: Output port <LED> of the instance <Inst_Modulo_Lectura> is unconnected or connected to loadless signal.
    Found 12-bit 4-to-1 multiplexer for signal <BUS_DQ_BIDIR> created at line 453.
    Found 20-bit 4-to-1 multiplexer for signal <A> created at line 458.
    Found 1-bit 4-to-1 multiplexer for signal <CE> created at line 464.
    Found 1-bit 4-to-1 multiplexer for signal <OE> created at line 470.
    Found 1-bit 4-to-1 multiplexer for signal <WE> created at line 476.
    Found 1-bit tristate buffer for signal <DQ_BIDIR<11>> created at line 282
    Found 1-bit tristate buffer for signal <DQ_BIDIR<10>> created at line 282
    Found 1-bit tristate buffer for signal <DQ_BIDIR<9>> created at line 282
    Found 1-bit tristate buffer for signal <DQ_BIDIR<8>> created at line 282
    Found 1-bit tristate buffer for signal <DQ_BIDIR<7>> created at line 282
    Found 1-bit tristate buffer for signal <DQ_BIDIR<6>> created at line 282
    Found 1-bit tristate buffer for signal <DQ_BIDIR<5>> created at line 282
    Found 1-bit tristate buffer for signal <DQ_BIDIR<4>> created at line 282
    Found 1-bit tristate buffer for signal <DQ_BIDIR<3>> created at line 282
    Found 1-bit tristate buffer for signal <DQ_BIDIR<2>> created at line 282
    Found 1-bit tristate buffer for signal <DQ_BIDIR<1>> created at line 282
    Found 1-bit tristate buffer for signal <DQ_BIDIR<0>> created at line 282
    Found 12-bit comparator lessequal for signal <n0010> created at line 276
    Summary:
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred  12 Tristate(s).
Unit <RACIMOStorm> synthesized.

Synthesizing Unit <modulo_gps>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/modulo_gps.vhd".
    Summary:
	no macro.
Unit <modulo_gps> synthesized.

Synthesizing Unit <contador_gps>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/contador_gps.vhd".
    Found 27-bit register for signal <q_bus>.
    Found 27-bit adder for signal <q_bus[26]_GND_20_o_add_5_OUT> created at line 42.
    Found 27-bit comparator lessequal for signal <bus_sel_INV_15_o> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <contador_gps> synthesized.

Synthesizing Unit <maq_en_cnt_gps>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/maq_en_cnt_gps.vhd".
    Found 1-bit register for signal <q_bus>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <maq_en_cnt_gps> synthesized.

Synthesizing Unit <maquina_rst_cnt_gps>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/maquina_rst_gps.vhd".
    Found 2-bit register for signal <q_bus>.
    Found finite state machine <FSM_0> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_maq (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <maquina_rst_cnt_gps> synthesized.

Synthesizing Unit <Contador_Inicial>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Contador_Inicial.vhd".
    Found 29-bit register for signal <q_bus>.
    Found 29-bit adder for signal <q_bus[28]_GND_23_o_add_5_OUT> created at line 42.
    Found 29-bit comparator greater for signal <bus_sel_INV_20_o> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Contador_Inicial> synthesized.

Synthesizing Unit <TOP_Memoria_RAM>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/TOP_Memoria_RAM.vhd".
    Summary:
	no macro.
Unit <TOP_Memoria_RAM> synthesized.

Synthesizing Unit <Retenedo_Memoria>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Retenedo_Memoria.vhd".
    Found 9-bit register for signal <q_bus>.
    Found 9-bit adder for signal <q_bus[8]_GND_26_o_add_5_OUT> created at line 42.
    Found 9-bit comparator lessequal for signal <bus_sel_INV_23_o> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Retenedo_Memoria> synthesized.

Synthesizing Unit <Maquina_Memoria_RAM>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Maquina_Memoria_RAM.vhd".
    Found 4-bit register for signal <q_bus>.
    Found finite state machine <FSM_1> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 28                                             |
    | Inputs             | 7                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_maquina (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <numero_ter<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numero_ter<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numero_ter<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numero_ter<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator equal for signal <numero[3]_numero_ter[3]_equal_11_o> created at line 115
    Summary:
	inferred   4 Latch(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Maquina_Memoria_RAM> synthesized.

Synthesizing Unit <cnt_memoria>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/cnt_memoria.vhd".
    Found 4-bit register for signal <q_bus>.
    Found 4-bit adder for signal <Temp[3]_GND_33_o_add_9_OUT> created at line 46.
    Found 4-bit subtractor for signal <GND_33_o_GND_33_o_sub_9_OUT<3:0>> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <cnt_memoria> synthesized.

Synthesizing Unit <Memoria_RAM>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Memoria_RAM.vhd".
    Found 16x12-bit single-port RAM <Mram_Memoria_Temporal> for signal <Memoria_Temporal>.
    Found 12-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <Memoria_RAM> synthesized.

Synthesizing Unit <Event_Detect>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Event_Detect.vhd".
WARNING:Xst:647 - Input <D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <q_bus>.
INFO:Xst:1799 - State ini_cnt is never reached in FSM <q_bus>.
INFO:Xst:1799 - State espera is never reached in FSM <q_bus>.
    Found finite state machine <FSM_2> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 23                                             |
    | Inputs             | 4                                              |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_maquina (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Event_Detect> synthesized.

Synthesizing Unit <SM_CTRL>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/SM_CTRL.vhd".
    Found 4-bit register for signal <q_bus>.
INFO:Xst:1799 - State s1 is never reached in FSM <q_bus>.
INFO:Xst:1799 - State s3 is never reached in FSM <q_bus>.
INFO:Xst:1799 - State s5 is never reached in FSM <q_bus>.
INFO:Xst:1799 - State sin_adc is never reached in FSM <q_bus>.
    Found finite state machine <FSM_3> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 32                                             |
    | Inputs             | 8                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_sm_ctrl (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <SM_CTRL> synthesized.

Synthesizing Unit <Modulo_Escritura>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Modulo_Escritura.vhd".
    Summary:
	no macro.
Unit <Modulo_Escritura> synthesized.

Synthesizing Unit <MaquinaEstados_Escritura>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/MaquinaEstados_Escritura.vhd".
    Found 4-bit register for signal <q_bus>.
    Found finite state machine <FSM_4> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 23                                             |
    | Inputs             | 4                                              |
    | Outputs            | 42                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MaquinaEstados_Escritura> synthesized.

Synthesizing Unit <Contador_Dir_Esc>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Contador_Dir_Esc.vhd".
    Found 20-bit register for signal <q_bus>.
    Found 20-bit adder for signal <q_bus[19]_GND_40_o_add_13_OUT> created at line 79.
    Found 20-bit comparator lessequal for signal <n0007> created at line 64
    Found 20-bit comparator lessequal for signal <n0009> created at line 67
    Found 20-bit comparator lessequal for signal <n0011> created at line 70
    Found 20-bit comparator lessequal for signal <n0013> created at line 73
    Found 20-bit comparator greater for signal <bus_sel_INV_38_o> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Contador_Dir_Esc> synthesized.

Synthesizing Unit <Retenedor_Lectura>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Retenedor_Lectura.vhd".
    Found 10-bit register for signal <q_bus>.
    Found 10-bit adder for signal <q_bus[9]_GND_41_o_add_5_OUT> created at line 42.
    Found 10-bit comparator lessequal for signal <bus_sel_INV_39_o> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Retenedor_Lectura> synthesized.

Synthesizing Unit <Modulo_Borrado>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Modulo_Borrado.vhd".
    Summary:
	no macro.
Unit <Modulo_Borrado> synthesized.

Synthesizing Unit <MaquinaEstados_Borrado>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/MaquinaEstados_Borrado.vhd".
WARNING:Xst:647 - Input <A_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <q_bus>.
    Found finite state machine <FSM_5> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 28                                             |
    | Inputs             | 3                                              |
    | Outputs            | 27                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MaquinaEstados_Borrado> synthesized.

Synthesizing Unit <Retenedor_Borrado>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Retenedor_Borrado.vhd".
    Found 28-bit register for signal <q_bus>.
    Found 28-bit adder for signal <q_bus[27]_GND_46_o_add_5_OUT> created at line 44.
    Found 28-bit comparator lessequal for signal <bus_sel_INV_41_o> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Retenedor_Borrado> synthesized.

Synthesizing Unit <Contador_Dir_Bor>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Contador_Dir_Bor.vhd".
    Found 6-bit register for signal <q_bus>.
    Found 6-bit adder for signal <q_bus[5]_GND_48_o_add_5_OUT> created at line 46.
    Found 6-bit comparator greater for signal <bus_sel_INV_42_o> created at line 43
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Contador_Dir_Bor> synthesized.

Synthesizing Unit <Modulo_Lectura>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Modulo_Lectura.vhd".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Modulo_Lectura.vhd" line 132: Output port <read_req> of the instance <i2cSlave> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <data_to_master>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Modulo_Lectura> synthesized.

Synthesizing Unit <Maquina_Estados>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Maquina_Estados.vhd".
    Found 3-bit register for signal <q_bus>.
INFO:Xst:1799 - State s1 is never reached in FSM <q_bus>.
    Found finite state machine <FSM_6> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Maquina_Estados> synthesized.

Synthesizing Unit <Contador_Lectura>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Contador_Lectura.vhd".
    Found 20-bit register for signal <q_bus>.
    Found 20-bit adder for signal <q_bus[19]_GND_52_o_add_5_OUT> created at line 43.
    Found 20-bit comparator greater for signal <bus_sel_INV_44_o> created at line 40
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Contador_Lectura> synthesized.

Synthesizing Unit <div_frec_lectura>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/div_frec_lectura.vhd".
    Found 4-bit register for signal <q_bus>.
    Found 4-bit comparator lessequal for signal <bus_sel_INV_45_o> created at line 38
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <div_frec_lectura> synthesized.

Synthesizing Unit <I2C_slave>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/I2C_slave.vhd".
        SLAVE_ADDR = "0001000"
Always blocking tristate driving signal <scl> is removed.
    Found 1-bit register for signal <sda_reg>.
    Found 1-bit register for signal <scl_prev_reg>.
    Found 1-bit register for signal <sda_prev_reg>.
    Found 1-bit register for signal <scl_rising_reg>.
    Found 1-bit register for signal <scl_falling_reg>.
    Found 1-bit register for signal <start_reg>.
    Found 1-bit register for signal <stop_reg>.
    Found 1-bit register for signal <sda_o_reg>.
    Found 1-bit register for signal <sda_wen_reg>.
    Found 1-bit register for signal <data_valid_reg>.
    Found 1-bit register for signal <read_req_reg>.
    Found 3-bit register for signal <state_reg>.
    Found 4-bit register for signal <bits_processed_reg>.
    Found 7-bit register for signal <addr_reg>.
    Found 1-bit register for signal <cmd_reg>.
    Found 8-bit register for signal <data_to_master_reg>.
    Found 7-bit register for signal <data_reg>.
    Found 8-bit register for signal <data_from_master_reg>.
    Found 1-bit register for signal <continue_reg>.
    Found 1-bit register for signal <scl_reg>.
    Found finite state machine <FSM_7> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 30                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | stop_reg (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bits_processed_reg[3]_GND_56_o_add_38_OUT> created at line 224.
    Found 3-bit subtractor for signal <GND_56_o_GND_56_o_sub_5_OUT<2:0>> created at line 160.
    Found 3-bit subtractor for signal <GND_56_o_GND_56_o_sub_36_OUT<2:0>> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <GND_56_o_data_to_master_reg[7]_Mux_36_o> created at line 221.
    Found 1-bit tristate buffer for signal <sda> created at line 293
    Found 4-bit comparator greater for signal <bits_processed_reg[3]_GND_56_o_LessThan_25_o> created at line 203
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  31 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <I2C_slave> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/SCL.vhd".
        WAIT_CYCLES = 4
    Found 1-bit register for signal <state_reg>.
    Found 2-bit register for signal <counter>.
    Found 1-bit register for signal <out_reg>.
    Found 1-bit register for signal <signal_in_reg>.
    Found 2-bit subtractor for signal <GND_57_o_GND_57_o_sub_3_OUT<1:0>> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <DIV_FREQ>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/DIV_FREQ.vhd".
    Found 6-bit register for signal <q_bus>.
    Found 6-bit adder for signal <q_bus[5]_GND_62_o_add_4_OUT> created at line 45.
    Found 6-bit comparator greater for signal <bus_sel_INV_72_o> created at line 42
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DIV_FREQ> synthesized.

Synthesizing Unit <ADC>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/PWM_SIGNAL.vhd".
    Summary:
	no macro.
Unit <ADC> synthesized.

Synthesizing Unit <Div_Fre_Var>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/Div_Fre_Var.vhd".
    Found 27-bit register for signal <Q_Bus>.
    Found 27-bit adder for signal <Q_Bus[26]_GND_65_o_add_4_OUT> created at line 43.
    Found 27-bit comparator greater for signal <Bus_Sel_INV_73_o> created at line 40
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Div_Fre_Var> synthesized.

Synthesizing Unit <PWM>.
    Related source file is "/home/pedro/Documents/ISE/Proyecto_grado/RACIMOStorm/PWM.vhd".
    Found 1-bit register for signal <Q_Bus>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <PWM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x12-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 1
 2-bit subtractor                                      : 2
 20-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 3-bit subtractor                                      : 2
 4-bit adder                                           : 1
 4-bit addsub                                          : 1
 6-bit adder                                           : 2
 9-bit adder                                           : 1
# Registers                                            : 43
 1-bit register                                        : 22
 10-bit register                                       : 1
 12-bit register                                       : 1
 2-bit register                                        : 2
 20-bit register                                       : 2
 27-bit register                                       : 2
 28-bit register                                       : 1
 29-bit register                                       : 1
 4-bit register                                        : 3
 6-bit register                                        : 2
 7-bit register                                        : 2
 8-bit register                                        : 3
 9-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 18
 10-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 20-bit comparator greater                             : 2
 20-bit comparator lessequal                           : 4
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 62
 1-bit 2-to-1 multiplexer                              : 25
 1-bit 4-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 13
 12-bit 4-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 6
 20-bit 4-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 13
 1-bit tristate buffer                                 : 13
# FSMs                                                 : 8
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <q_bus_0> has a constant value of 0 in block <Inst_div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_bus_1> has a constant value of 0 in block <Inst_div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_bus_2> has a constant value of 0 in block <Inst_div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_bus_3> has a constant value of 0 in block <Inst_div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Contador_Dir_Bor>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Contador_Dir_Bor> synthesized (advanced).

Synthesizing (advanced) Unit <Contador_Dir_Esc>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Contador_Dir_Esc> synthesized (advanced).

Synthesizing (advanced) Unit <Contador_Inicial>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Contador_Inicial> synthesized (advanced).

Synthesizing (advanced) Unit <Contador_Lectura>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Contador_Lectura> synthesized (advanced).

Synthesizing (advanced) Unit <DIV_FREQ>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <DIV_FREQ> synthesized (advanced).

Synthesizing (advanced) Unit <Div_Fre_Var>.
The following registers are absorbed into counter <Q_Bus>: 1 register on signal <Q_Bus>.
Unit <Div_Fre_Var> synthesized (advanced).

Synthesizing (advanced) Unit <Memoria_RAM>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <q_bus> prevents it from being combined with the RAM <Mram_Memoria_Temporal> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 12-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_0>          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_Memoria_Temporal> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
Unit <Memoria_RAM> synthesized (advanced).

Synthesizing (advanced) Unit <Retenedo_Memoria>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Retenedo_Memoria> synthesized (advanced).

Synthesizing (advanced) Unit <Retenedor_Borrado>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Retenedor_Borrado> synthesized (advanced).

Synthesizing (advanced) Unit <Retenedor_Lectura>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Retenedor_Lectura> synthesized (advanced).

Synthesizing (advanced) Unit <contador_gps>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <contador_gps> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <debounce> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x12-bit single-port distributed RAM                 : 1
# Adders/Subtractors                                   : 4
 3-bit subtractor                                      : 2
 4-bit adder                                           : 1
 4-bit addsub                                          : 1
# Counters                                             : 12
 10-bit up counter                                     : 1
 2-bit down counter                                    : 2
 20-bit up counter                                     : 2
 27-bit up counter                                     : 2
 28-bit up counter                                     : 1
 29-bit up counter                                     : 1
 6-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 84
 Flip-Flops                                            : 84
# Comparators                                          : 18
 10-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 20-bit comparator greater                             : 2
 20-bit comparator lessequal                           : 4
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 24
 1-bit 4-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 13
 12-bit 4-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 4
 20-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 8
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <q_bus_0> has a constant value of 0 in block <div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <q_bus_1> has a constant value of 0 in block <div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <q_bus_2> has a constant value of 0 in block <div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <q_bus_3> has a constant value of 0 in block <div_frec_lectura>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <q_bus[1:13]> with one-hot encoding.
------------------------
 State | Encoding
------------------------
 s0    | 0000000000001
 s1    | 0000000000010
 s2    | 0000000000100
 s3    | 0000000001000
 s4    | 0000000010000
 s5    | 0000000100000
 s6    | 0000001000000
 s7    | 0000010000000
 s8    | 0000100000000
 s9    | 0001000000000
 s10   | 0010000000000
 s11   | 0100000000000
 s12   | 1000000000000
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <q_bus[1:4]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 s0      | 0000
 s1      | unreached
 s2      | 0110
 s3      | unreached
 s4      | 0011
 s5      | unreached
 s6      | 0001
 s7      | 0101
 esp_esc | 0111
 esp_bor | 0100
 p_esc   | 0010
 p_bor   | 1111
 r_esc   | 1100
 r_bor   | 1101
 sin_adc | unreached
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <q_bus[1:4]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 s0        | 0000
 evento    | 0001
 escritura | 0010
 borrado   | 0111
 envio     | 0110
 e_esc     | 0011
 e_env     | 0101
 e_bor     | 0100
 ini_cnt   | unreached
 espera    | unreached
 est_cero  | 1000
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <q_bus[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 cnt   | 01
 res   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/FSM_1> on signal <q_bus[1:4]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 s0               | 0000
 s1               | 0001
 habi1            | 0010
 esp_esc          | 0011
 s2               | 0100
 habi2            | 0101
 senal_fini       | 0110
 senal_end        | 0111
 sinc_freq_mues   | 1000
 sinc_freq_mues_2 | 1001
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Modulo_Lectura/FSM_6> on signal <q_bus[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | unreached
 s2    | 001
 s3    | 011
 s4    | 010
 s5    | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Modulo_Lectura/i2cSlave/FSM_7> on signal <state_reg[1:3]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 000
 get_address_and_cmd | 001
 answer_ack_start    | 010
 write               | 011
 read                | 100
 read_ack_start      | 101
 read_ack_got_rising | 110
 read_stop           | 111
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Modulo_Escritura/Inst_MaquinaEstados_Escritura/FSM_4> on signal <q_bus[1:4]> with user encoding.
---------------------
 State   | Encoding
---------------------
 s0      | 0000
 s1      | 0001
 s2      | 0010
 s3      | 0011
 s4      | 0100
 s5      | 0101
 s6      | 0110
 s7      | 0111
 s8      | 1000
 sin_adc | 1001
---------------------
WARNING:Xst:2677 - Node <Inst_Modulo_Lectura/i2cSlave/read_req_reg> of sequential type is unconnected in block <RACIMOStorm>.

Optimizing unit <RACIMOStorm> ...
WARNING:Xst:1293 - FF/Latch <Inst_Modulo_Borrado/Inst_Contador_Dir_Bor/q_bus_1> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Contador_Dir_Bor/q_bus_2> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Contador_Dir_Bor/q_bus_3> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Contador_Dir_Bor/q_bus_4> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Contador_Dir_Bor/q_bus_5> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Memoria_RAM> ...

Optimizing unit <Maquina_Memoria_RAM> ...

Optimizing unit <cnt_memoria> ...

Optimizing unit <debounce> ...

Optimizing unit <MaquinaEstados_Escritura> ...
WARNING:Xst:1293 - FF/Latch <Inst_DIV_FREQ/q_bus_4> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV_FREQ/q_bus_5> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_6> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_7> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_8> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_9> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_10> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_11> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_12> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_13> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_14> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_15> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_16> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_17> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_18> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_19> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_20> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_21> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_22> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_23> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_24> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_25> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ADC/Inst_Div_Fre_Var/Q_Bus_26> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Lectura/Inst_Contador_Lectura/q_bus_19> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Lectura/Inst_Contador_Lectura/q_bus_18> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Lectura/Inst_Contador_Lectura/q_bus_17> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_17> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_18> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_19> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Contador_Inicial/q_bus_28> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Escritura/Inst_Retenedor_Lectura/q_bus_9> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_10> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_11> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_12> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_13> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_14> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_15> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_16> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_17> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_18> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_19> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_20> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_21> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_22> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_23> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_24> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_25> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_26> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Modulo_Borrado/Inst_Retenedor_Borrado/q_bus_27> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV_FREQ/q_bus_1> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV_FREQ/q_bus_2> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV_FREQ/q_bus_3> has a constant value of 0 in block <RACIMOStorm>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RACIMOStorm, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 245
 Flip-Flops                                            : 245

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RACIMOStorm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 682
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 57
#      LUT2                        : 90
#      LUT3                        : 47
#      LUT4                        : 51
#      LUT5                        : 59
#      LUT6                        : 109
#      MUXCY                       : 133
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 123
# FlipFlops/Latches                : 249
#      FD                          : 46
#      FDE                         : 50
#      FDR                         : 24
#      FDRE                        : 125
#      LD                          : 4
# RAMS                             : 12
#      RAM16X1S                    : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 63
#      IBUF                        : 15
#      IOBUF                       : 13
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             249  out of  11440     2%  
 Number of Slice LUTs:                  435  out of   5720     7%  
    Number used as Logic:               423  out of   5720     7%  
    Number used as Memory:               12  out of   1440     0%  
       Number used as RAM:               12

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    452
   Number with an unused Flip Flop:     203  out of    452    44%  
   Number with an unused LUT:            17  out of    452     3%  
   Number of fully used LUT-FF pairs:   232  out of    452    51%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          64
 Number of bonded IOBs:                  64  out of    102    62%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                               | Clock buffer(FF name)                                              | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------+
CLK                                                                                                                                                        | BUFGP                                                              | 257   |
Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus[3]_PWR_18_o_Mux_16_o(Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/Mmux_q_bus[3]_PWR_18_o_Mux_16_o11:O)| NONE(*)(Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/numero_ter_1)| 4     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.310ns (Maximum Frequency: 158.489MHz)
   Minimum input arrival time before clock: 6.410ns
   Maximum output required time after clock: 13.004ns
   Maximum combinational path delay: 8.193ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.310ns (frequency: 158.489MHz)
  Total number of paths / destination ports: 17997 / 627
-------------------------------------------------------------------------
Delay:               6.310ns (Levels of Logic = 5)
  Source:            Inst_TOP_Memoria_RAM/Inst_cnt_memoria/q_bus_0 (FF)
  Destination:       Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_TOP_Memoria_RAM/Inst_cnt_memoria/q_bus_0 to Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            30   0.525   1.595  Inst_TOP_Memoria_RAM/Inst_cnt_memoria/q_bus_0 (Inst_TOP_Memoria_RAM/Inst_cnt_memoria/q_bus_0)
     LUT4:I2->O            1   0.250   0.682  Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/numero[3]_numero_ter[3]_equal_11_o4_SW0 (N56)
     LUT5:I4->O            4   0.254   0.804  Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/numero[3]_numero_ter[3]_equal_11_o4 (Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/numero[3]_numero_ter[3]_equal_11_o)
     LUT4:I3->O            1   0.254   0.682  Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4-In2 (Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4-In2)
     LUT4:I3->O            1   0.254   0.682  Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4-In3 (Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4-In3)
     LUT5:I4->O            1   0.254   0.000  Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4-In6 (Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4-In)
     FDR:D                     0.074          Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4
    ----------------------------------------
    Total                      6.310ns (1.865ns logic, 4.445ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 100 / 32
-------------------------------------------------------------------------
Offset:              6.410ns (Levels of Logic = 5)
  Source:            D<6> (PAD)
  Destination:       Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4 (FF)
  Destination Clock: CLK rising

  Data Path: D<6> to Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.196  D_6_IBUF (D_6_IBUF)
     LUT5:I0->O            1   0.254   0.790  Trigger_Event1_SW0 (N16)
     LUT6:I4->O            7   0.250   1.138  Trigger_Event1 (Trigger_Event)
     LUT6:I3->O            1   0.235   0.910  Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4-In5 (Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4-In5)
     LUT5:I2->O            1   0.235   0.000  Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4-In6 (Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4-In)
     FDR:D                     0.074          Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4
    ----------------------------------------
    Total                      6.410ns (2.376ns logic, 4.034ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 2606 / 43
-------------------------------------------------------------------------
Offset:              13.004ns (Levels of Logic = 8)
  Source:            Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_1 (FF)
  Destination:       DQ_BIDIR<7> (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_1 to DQ_BIDIR<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.525   1.032  Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_1 (Inst_Modulo_Escritura/Inst_Contador_Dir_Esc/q_bus_1)
     LUT3:I0->O            2   0.235   0.954  bus_s_bande2411 (bus_s_bande241)
     LUT6:I3->O            1   0.235   0.790  bus_s_bande231 (bus_s_bande23)
     LUT6:I4->O           18   0.250   1.343  bus_s_bande232 (bus_s_bande2)
     LUT3:I1->O            4   0.250   1.234  Mmux_Data_Esc1411 (Mmux_Data_Esc141)
     LUT5:I0->O            7   0.254   1.138  Mmux_Data_Esc141 (Mmux_Data_Esc14)
     LUT5:I2->O            1   0.235   0.682  Mmux_BUS_DQ_BIDIR56_SW0 (N97)
     LUT6:I5->O            1   0.254   0.681  Mmux_BUS_DQ_BIDIR56 (BUS_DQ_BIDIR<7>)
     IOBUF:I->IO               2.912          DQ_BIDIR_7_IOBUF (DQ_BIDIR<7>)
    ----------------------------------------
    Total                     13.004ns (5.150ns logic, 7.854ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               8.193ns (Levels of Logic = 5)
  Source:            D<7> (PAD)
  Destination:       DQ_BIDIR<7> (PAD)

  Data Path: D<7> to DQ_BIDIR<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  D_7_IBUF (D_7_IBUF)
     LUT6:I4->O            1   0.250   0.958  Mmux_BUS_DQ_BIDIR54 (Mmux_BUS_DQ_BIDIR53)
     LUT5:I1->O            1   0.254   0.682  Mmux_BUS_DQ_BIDIR56_SW0 (N97)
     LUT6:I5->O            1   0.254   0.681  Mmux_BUS_DQ_BIDIR56 (BUS_DQ_BIDIR<7>)
     IOBUF:I->IO               2.912          DQ_BIDIR_7_IOBUF (DQ_BIDIR<7>)
    ----------------------------------------
    Total                      8.193ns (4.998ns logic, 3.195ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------+---------+---------+---------+---------+
CLK                                                                     |    6.310|         |         |         |
Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus[3]_PWR_18_o_Mux_16_o|         |    5.733|         |         |
------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_TOP_Memoria_RAM/Inst_Maquina_Memoria_RAM/q_bus[3]_PWR_18_o_Mux_16_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.047|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 31.63 secs
 
--> 


Total memory usage is 415496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   77 (   0 filtered)
Number of infos    :   16 (   0 filtered)

