---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_v_sh]]
==== V.SH

*Syntax:* v.sh<.local> SrcD.<T1>, [SrcL<.ud>, <lc0<<1>, SrcR.<T2><<(1+shamt)]

*Description:* Vector instruction (VEC engine).

*Encoding:*

image::../generated/encodings/enc_v_sh.svg[V.SH encoding,width=800]

*Uop-Class:* VEC

*Compression:* L64 (len=64)

*Uop-Class payload:* `{"addr_mode": "BASE_REG", "agu_kind": "STA", "note": "vector-prefix override: dispatch to VEC (subkind=AGU)", "source": "override", "split": ["AGU", "STD"], "uop_kind": "VEC", "vec_subkind": "AGU"}`
