{"Source Block": ["oh/elink/dv/dut_elink.v@96:106@HdlIdDef", "   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n"], "Clone Blocks": [["oh/elink/dv/dut_elink.v@89:99", "   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@93:103", "   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of axi_elink.v\n   wire [31:0]\t\telink1_m_axi_araddr;\t// From elink1 of axi_elink.v\n   wire [1:0]\t\telink1_m_axi_arburst;\t// From elink1 of axi_elink.v\n"], ["oh/elink/dv/dut_elink.v@92:102", "   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@138:148", "   wire [7:0]\t\telink1_m_axi_wstrb;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_m_axi_wvalid;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxrr_wait;\t// From esaxi of esaxi.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of axi_elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@90:100", "   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@96:106", "   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of axi_elink.v\n   wire [31:0]\t\telink1_m_axi_araddr;\t// From elink1 of axi_elink.v\n   wire [1:0]\t\telink1_m_axi_arburst;\t// From elink1 of axi_elink.v\n   wire [3:0]\t\telink1_m_axi_arcache;\t// From elink1 of axi_elink.v\n   wire [M_IDW-1:0]\telink1_m_axi_arid;\t// From elink1 of axi_elink.v\n   wire [7:0]\t\telink1_m_axi_arlen;\t// From elink1 of axi_elink.v\n"], ["oh/elink/dv/dut_elink.v@80:90", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_elink.v@95:105", "   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@89:99", "   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_elink.v@101:111", "   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_e16ref.v@104:114", "   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_elink.v@93:103", "   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@140:150", "   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxrr_wait;\t// From esaxi of esaxi.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of axi_elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@94:104", "   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of axi_elink.v\n   wire [31:0]\t\telink1_m_axi_araddr;\t// From elink1 of axi_elink.v\n   wire [1:0]\t\telink1_m_axi_arburst;\t// From elink1 of axi_elink.v\n   wire [3:0]\t\telink1_m_axi_arcache;\t// From elink1 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@91:101", "   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@139:149", "   wire\t\t\telink1_m_axi_wvalid;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxrr_wait;\t// From esaxi of esaxi.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of axi_elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of axi_elink.v\n"], ["oh/elink/dv/dut_elink.v@99:109", "   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@80:90", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@135:145", "   wire [M_IDW-1:0]\telink1_m_axi_wid;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_m_axi_wlast;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_m_axi_wready;\t// From esaxi of esaxi.v\n   wire [7:0]\t\telink1_m_axi_wstrb;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_m_axi_wvalid;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxrr_wait;\t// From esaxi of esaxi.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of axi_elink.v\n"], ["oh/elink/dv/dut_elink.v@91:101", "   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@90:100", "   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@94:104", "   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@97:107", "   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@137:147", "   wire\t\t\telink1_m_axi_wready;\t// From esaxi of esaxi.v\n   wire [7:0]\t\telink1_m_axi_wstrb;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_m_axi_wvalid;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxrr_wait;\t// From esaxi of esaxi.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of axi_elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@81:91", "   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_elink.v@100:110", "   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@136:146", "   wire\t\t\telink1_m_axi_wlast;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_m_axi_wready;\t// From esaxi of esaxi.v\n   wire [7:0]\t\telink1_m_axi_wstrb;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_m_axi_wvalid;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxrr_wait;\t// From esaxi of esaxi.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of axi_elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of axi_elink.v\n"], ["oh/elink/dv/dut_elink.v@98:108", "   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@134:144", "   wire [63:0]\t\telink1_m_axi_wdata;\t// From elink1 of axi_elink.v\n   wire [M_IDW-1:0]\telink1_m_axi_wid;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_m_axi_wlast;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_m_axi_wready;\t// From esaxi of esaxi.v\n   wire [7:0]\t\telink1_m_axi_wstrb;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_m_axi_wvalid;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_rxrr_wait;\t// From esaxi of esaxi.v\n"], ["oh/elink/dv/dut_elink.v@81:91", "   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_e16ref.v@96:106", "   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_e16ref.v@95:105", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@92:102", "   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of axi_elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of axi_elink.v\n   wire [31:0]\t\telink1_m_axi_araddr;\t// From elink1 of axi_elink.v\n"]], "Diff Content": {"Delete": [], "Add": [[101, "   wire\t\t\telink1_mailbox_irq;\t// From elink1 of elink.v\n"]]}}