###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        71327   # Number of WRITE/WRITEP commands
num_reads_done                 =      1591890   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1238901   # Number of read row buffer hits
num_read_cmds                  =      1591882   # Number of READ/READP commands
num_writes_done                =        71335   # Number of read requests issued
num_write_row_hits             =        45555   # Number of write row buffer hits
num_act_cmds                   =       381409   # Number of ACT commands
num_pre_cmds                   =       381385   # Number of PRE commands
num_ondemand_pres              =       357135   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9541510   # Cyles of rank active rank.0
rank_active_cycles.1           =      9348929   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       458490   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       651071   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1566514   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        40719   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11490   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7340   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7112   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3316   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2297   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1922   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1210   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1041   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20352   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           26   # Write cmd latency (cycles)
write_latency[100-119]         =           36   # Write cmd latency (cycles)
write_latency[120-139]         =           60   # Write cmd latency (cycles)
write_latency[140-159]         =          111   # Write cmd latency (cycles)
write_latency[160-179]         =          151   # Write cmd latency (cycles)
write_latency[180-199]         =          249   # Write cmd latency (cycles)
write_latency[200-]            =        70674   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       319481   # Read request latency (cycles)
read_latency[40-59]            =       138962   # Read request latency (cycles)
read_latency[60-79]            =       149780   # Read request latency (cycles)
read_latency[80-99]            =        98784   # Read request latency (cycles)
read_latency[100-119]          =        83904   # Read request latency (cycles)
read_latency[120-139]          =        78977   # Read request latency (cycles)
read_latency[140-159]          =        65343   # Read request latency (cycles)
read_latency[160-179]          =        57212   # Read request latency (cycles)
read_latency[180-199]          =        50451   # Read request latency (cycles)
read_latency[200-]             =       548982   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.56064e+08   # Write energy
read_energy                    =  6.41847e+09   # Read energy
act_energy                     =  1.04354e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.20075e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.12514e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9539e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83373e+09   # Active standby energy rank.1
average_read_latency           =      234.264   # Average read request latency (cycles)
average_interarrival           =       6.0121   # Average request interarrival latency (cycles)
total_energy                   =  2.08429e+10   # Total energy (pJ)
average_power                  =      2084.29   # Average power (mW)
average_bandwidth              =      14.1929   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        65901   # Number of WRITE/WRITEP commands
num_reads_done                 =      1515142   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1232668   # Number of read row buffer hits
num_read_cmds                  =      1515138   # Number of READ/READP commands
num_writes_done                =        65909   # Number of read requests issued
num_write_row_hits             =        42007   # Number of write row buffer hits
num_act_cmds                   =       308130   # Number of ACT commands
num_pre_cmds                   =       308099   # Number of PRE commands
num_ondemand_pres              =       283128   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9459840   # Cyles of rank active rank.0
rank_active_cycles.1           =      9415083   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       540160   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       584917   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1479487   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        41717   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12515   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8040   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7508   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3650   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2641   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2197   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1436   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1133   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20731   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =           10   # Write cmd latency (cycles)
write_latency[60-79]           =           23   # Write cmd latency (cycles)
write_latency[80-99]           =           50   # Write cmd latency (cycles)
write_latency[100-119]         =           87   # Write cmd latency (cycles)
write_latency[120-139]         =          118   # Write cmd latency (cycles)
write_latency[140-159]         =          222   # Write cmd latency (cycles)
write_latency[160-179]         =          300   # Write cmd latency (cycles)
write_latency[180-199]         =          458   # Write cmd latency (cycles)
write_latency[200-]            =        64623   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       409712   # Read request latency (cycles)
read_latency[40-59]            =       165270   # Read request latency (cycles)
read_latency[60-79]            =       162470   # Read request latency (cycles)
read_latency[80-99]            =       101448   # Read request latency (cycles)
read_latency[100-119]          =        82719   # Read request latency (cycles)
read_latency[120-139]          =        74084   # Read request latency (cycles)
read_latency[140-159]          =        58834   # Read request latency (cycles)
read_latency[160-179]          =        48670   # Read request latency (cycles)
read_latency[180-199]          =        40618   # Read request latency (cycles)
read_latency[200-]             =       371311   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.28978e+08   # Write energy
read_energy                    =  6.10904e+09   # Read energy
act_energy                     =  8.43044e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.59277e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.8076e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90294e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87501e+09   # Active standby energy rank.1
average_read_latency           =       179.06   # Average read request latency (cycles)
average_interarrival           =      6.32486   # Average request interarrival latency (cycles)
total_energy                   =  2.03037e+10   # Total energy (pJ)
average_power                  =      2030.37   # Average power (mW)
average_bandwidth              =      13.4916   # Average bandwidth
