// Seed: 2522735037
module module_0 #(
    parameter id_1 = 32'd88,
    parameter id_2 = 32'd19
) ();
  logic _id_1;
  wire _id_2;
  wire [id_1  !==  id_2 : id_1] id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_2 = 32'd56,
    parameter id_4 = 32'd50
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  input wire _id_1;
  assign id_2 = id_1;
  logic id_3;
  logic [7:0][id_2 : 1 'h0] _id_4[-1 'b0 : id_1];
  wire id_5[id_1 : id_4];
  logic [7:0][1 : 1] id_6;
  ;
  assign id_4 = id_5;
  logic id_7 = id_6;
  logic id_8 = 1;
  module_0 modCall_1 ();
  wire id_9, id_10, id_11;
endmodule
