# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/simulations/top_level_tb/modelsim/top_leveltb.mpf
# Loading project top_leveltb
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:27 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:18:28 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:28 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:18:29 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:29 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:18:29 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:29 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# ** Error: ../../../source/codec_controller.vhd(116): Illegal target for signal assignment.
# ** Error: ../../../source/codec_controller.vhd(116): (vcom-1136) Unknown identifier "next_fsm_reg".
# ** Error: ../../../source/codec_controller.vhd(135): (vcom-1136) Unknown identifier "reset_n".
# ** Error: ../../../source/codec_controller.vhd(135): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: ../../../source/codec_controller.vhd(135): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: ../../../source/codec_controller.vhd(138): (vcom-1136) Unknown identifier "clk".
# ** Error: ../../../source/codec_controller.vhd(189): VHDL Compiler exiting
# End time: 19:18:30 on May 14,2019, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 11
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/codec_controller.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:17 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:21:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:17 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:21:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:18 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:21:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:18 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:21:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:18 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# ** Error: ../../../source/i2c_master.vhd(300): (vcom-1136) Unknown identifier "clk".
# ** Error: ../../../source/i2c_master.vhd(300): Expression is not a signal.
# ** Error: ../../../source/i2c_master.vhd(300): (vcom-1136) Unknown identifier "reset_n".
# ** Error: ../../../source/i2c_master.vhd(300): Expression is not a signal.
# ** Error: ../../../source/i2c_master.vhd(302): (vcom-1136) Unknown identifier "reset_n".
# ** Error: ../../../source/i2c_master.vhd(302): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../../../source/i2c_master.vhd(317): (vcom-1136) Unknown identifier "clk".
# ** Error: ../../../source/i2c_master.vhd(347): VHDL Compiler exiting
# End time: 19:21:19 on May 14,2019, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 12
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/i2c_master.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:58 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:23:58 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:58 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:23:59 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:59 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:23:59 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:59 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:23:59 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:59 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# ** Error: ../../../source/i2c_master.vhd(302): (vcom-1136) Unknown identifier "reset_n".
# ** Error: ../../../source/i2c_master.vhd(302): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../../../source/i2c_master.vhd(317): (vcom-1136) Unknown identifier "clk".
# ** Error: ../../../source/i2c_master.vhd(347): VHDL Compiler exiting
# End time: 19:23:59 on May 14,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 12
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/i2c_master.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:19 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:24:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:19 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:24:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:19 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:24:20 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:20 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:24:20 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:20 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# ** Error: ../../../source/i2c_master.vhd(317): (vcom-1136) Unknown identifier "clk".
# ** Error: ../../../source/i2c_master.vhd(347): VHDL Compiler exiting
# End time: 19:24:20 on May 14,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 12
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/i2c_master.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:26:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:26:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:41 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:26:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:41 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:26:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:41 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 19:26:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:41 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 19:26:42 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:42 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# ** Error: ../../../source/infrastructure.vhd(118): (vcom-1484) Unknown formal identifier "clk_i".
# ** Error: ../../../source/infrastructure.vhd(119): (vcom-1484) Unknown formal identifier "reset_n".
# ** Error: ../../../source/infrastructure.vhd(120): (vcom-1484) Unknown formal identifier "clk_12m".
# ** Error: ../../../source/infrastructure.vhd(127): (vcom-1136) Unknown identifier "key_sync".
# ** Error: ../../../source/infrastructure.vhd(128): Illegal target for signal assignment.
# ** Error: ../../../source/infrastructure.vhd(128): (vcom-1136) Unknown identifier "reset_n".
# ** Error: ../../../source/infrastructure.vhd(129): Illegal target for signal assignment.
# ** Error: ../../../source/infrastructure.vhd(129): (vcom-1136) Unknown identifier "clk_12m".
# ** Error: ../../../source/infrastructure.vhd(131): VHDL Compiler exiting
# End time: 19:26:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 14
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/infrastructure.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:31 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:30:31 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:31 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:30:32 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:32 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:30:32 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:32 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:30:32 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:32 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 19:30:33 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:33 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 19:30:33 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:33 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# ** Error: ../../../source/infrastructure.vhd(118): (vcom-1484) Unknown formal identifier "clk_i".
# ** Error: ../../../source/infrastructure.vhd(120): VHDL Compiler exiting
# End time: 19:30:33 on May 14,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 14
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/infrastructure.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:31:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:31:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:31:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:31:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 19:31:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 19:31:41 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:41 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# ** Error: ../../../source/infrastructure.vhd(118): (vcom-1484) Unknown formal identifier "clk_i".
# ** Error: ../../../source/infrastructure.vhd(120): VHDL Compiler exiting
# End time: 19:31:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 14
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/infrastructure.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:36 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:32:36 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:36 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:32:36 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:36 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:32:37 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:37 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:32:37 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:37 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 19:32:37 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:37 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 19:32:38 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:38 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# ** Error: ../../../source/infrastructure.vhd(118): (vcom-1484) Unknown formal identifier "clk_i".
# ** Error: ../../../source/infrastructure.vhd(120): VHDL Compiler exiting
# End time: 19:32:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 14
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/infrastructure.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:17 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:33:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:17 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:33:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:17 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:33:18 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:18 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:33:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:18 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 19:33:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:19 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 19:33:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:19 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# ** Error: ../../../source/infrastructure.vhd(127): (vcom-1136) Unknown identifier "key_sync".
# ** Error: ../../../source/infrastructure.vhd(128): Illegal target for signal assignment.
# ** Error: ../../../source/infrastructure.vhd(128): (vcom-1136) Unknown identifier "reset_n".
# ** Error: ../../../source/infrastructure.vhd(129): Illegal target for signal assignment.
# ** Error: ../../../source/infrastructure.vhd(129): (vcom-1136) Unknown identifier "clk_12m".
# ** Error: ../../../source/infrastructure.vhd(131): VHDL Compiler exiting
# End time: 19:33:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 14
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/infrastructure.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:47 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:36:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:47 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:36:48 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:48 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:36:48 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:48 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:36:48 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:48 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 19:36:49 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:49 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 19:36:49 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:49 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# ** Error: ../../../source/infrastructure.vhd(127): Illegal target for signal assignment.
# ** Error: ../../../source/infrastructure.vhd(127): (vcom-1136) Unknown identifier "reset_n_0".
# ** Error: ../../../source/infrastructure.vhd(130): VHDL Compiler exiting
# End time: 19:36:49 on May 14,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 14
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/infrastructure.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:07 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:37:08 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:08 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:37:08 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:08 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:37:08 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:08 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:37:08 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:09 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 19:37:09 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:09 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 19:37:09 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:09 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 19:37:09 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:09 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 19:37:10 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:10 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 19:37:10 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:10 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 19:37:10 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:10 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# ** Error: ../../../source/synthi_top.vhd(167): (vcom-1136) Unknown identifier "clk_12m_sync".
# ** Error: ../../../source/synthi_top.vhd(168): Illegal target for signal assignment.
# ** Error: ../../../source/synthi_top.vhd(168): (vcom-1136) Unknown identifier "mute_o".
# ** Error: ../../../source/synthi_top.vhd(170): near "end": (vcom-1576) expecting ';'.
# End time: 19:37:10 on May 14,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 20
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:27 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:43:27 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:27 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:43:27 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:27 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:43:27 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:28 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:43:28 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:28 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 19:43:28 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:28 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 19:43:28 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:28 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 19:43:29 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:29 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 19:43:29 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:29 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 19:43:29 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:29 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 19:43:29 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:30 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# ** Error: ../../../source/synthi_top.vhd(168): Illegal target for signal assignment.
# ** Error: ../../../source/synthi_top.vhd(168): (vcom-1136) Unknown identifier "mute_o".
# ** Error: ../../../source/synthi_top.vhd(170): VHDL Compiler exiting
# End time: 19:43:30 on May 14,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 20
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:44:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:44:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:44:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:44:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 19:44:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 19:44:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 19:44:41 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:41 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 19:44:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:41 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 19:44:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:41 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 19:44:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:41 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 19:44:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:42 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 19:44:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 19:44:43 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlft9nvbne".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9nvbne
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/reset_n'.
# Executing ONERROR command at macro ././wave.do line 3
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/initalise_i'.
# Executing ONERROR command at macro ././wave.do line 4
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/s_state'.
# Executing ONERROR command at macro ././wave.do line 12
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/infrastructure_1/clk_12m'.
# Executing ONERROR command at macro ././wave.do line 13
# LOGIC HAS BEEN RESET FOR 400 ns
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 81
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:53 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:58:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:53 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:58:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:53 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:58:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:54 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:58:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:54 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 19:58:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:54 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 19:58:55 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:55 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 19:58:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:55 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 19:58:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:55 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 19:58:56 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:56 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 19:58:56 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:56 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 19:58:56 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:56 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 19:58:56 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:59:05 on May 14,2019, Elapsed time: 0:14:22
# Errors: 12, Warnings: 10
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 19:59:05 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlftvyajzm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvyajzm
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/reset_n'.
# Executing ONERROR command at macro ././wave.do line 3
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/initalise_i'.
# Executing ONERROR command at macro ././wave.do line 4
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/s_state'.
# Executing ONERROR command at macro ././wave.do line 12
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/infrastructure_1/clk_12m'.
# Executing ONERROR command at macro ././wave.do line 13
# LOGIC HAS BEEN RESET FOR 400 ns
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 81
add wave -position end  sim:/synthi_top_tb/AUD_ADCDAT
add wave -position end  sim:/synthi_top_tb/AUD_ADCLRCK
add wave -position end  sim:/synthi_top_tb/AUD_BCLK
add wave -position end  sim:/synthi_top_tb/AUD_DACDAT
add wave -position end  sim:/synthi_top_tb/AUD_DACLRCK
add wave -position end  sim:/synthi_top_tb/AUD_XCK
add wave -position end  sim:/synthi_top_tb/CLOCK_50
add wave -position end  sim:/synthi_top_tb/GPIO_26
add wave -position end  sim:/synthi_top_tb/I2C_SCLK
add wave -position end  sim:/synthi_top_tb/I2C_SDAT
add wave -position end  sim:/synthi_top_tb/KEY
add wave -position end  sim:/synthi_top_tb/KEY(3)
add wave -position end  sim:/synthi_top_tb/KEY(2)
add wave -position end  sim:/synthi_top_tb/KEY(1)
add wave -position end  sim:/synthi_top_tb/KEY(0)
add wave -position end  sim:/synthi_top_tb/SW
add wave -position end  sim:/synthi_top_tb/SW(17)
add wave -position end  sim:/synthi_top_tb/SW(16)
add wave -position end  sim:/synthi_top_tb/SW(15)
add wave -position end  sim:/synthi_top_tb/SW(14)
add wave -position end  sim:/synthi_top_tb/SW(13)
add wave -position end  sim:/synthi_top_tb/SW(12)
add wave -position end  sim:/synthi_top_tb/SW(11)
add wave -position end  sim:/synthi_top_tb/SW(10)
add wave -position end  sim:/synthi_top_tb/SW(9)
add wave -position end  sim:/synthi_top_tb/SW(8)
add wave -position end  sim:/synthi_top_tb/SW(7)
add wave -position end  sim:/synthi_top_tb/SW(6)
add wave -position end  sim:/synthi_top_tb/SW(5)
add wave -position end  sim:/synthi_top_tb/SW(4)
add wave -position end  sim:/synthi_top_tb/SW(3)
add wave -position end  sim:/synthi_top_tb/SW(2)
add wave -position end  sim:/synthi_top_tb/SW(1)
add wave -position end  sim:/synthi_top_tb/SW(0)
add wave -position end  sim:/synthi_top_tb/clock_freq
add wave -position end  sim:/synthi_top_tb/clock_period
add wave -position end  sim:/synthi_top_tb/reg_data0
add wave -position end  sim:/synthi_top_tb/reg_data1
add wave -position end  sim:/synthi_top_tb/reg_data2
add wave -position end  sim:/synthi_top_tb/reg_data3
add wave -position end  sim:/synthi_top_tb/reg_data4
add wave -position end  sim:/synthi_top_tb/reg_data5
add wave -position end  sim:/synthi_top_tb/reg_data6
add wave -position end  sim:/synthi_top_tb/reg_data7
add wave -position end  sim:/synthi_top_tb/reg_data8
add wave -position end  sim:/synthi_top_tb/reg_data9
run
run
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:45 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:05:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:45 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:05:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:46 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:05:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:46 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:05:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:47 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:05:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:47 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:05:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:47 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:05:48 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:48 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:05:48 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:48 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:05:48 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:48 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:05:49 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:49 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:05:49 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:49 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 20:05:49 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:05:58 on May 14,2019, Elapsed time: 0:06:53
# Errors: 12, Warnings: 10
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 20:05:58 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlftbkdm9f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbkdm9f
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/reset_n'.
# Executing ONERROR command at macro ././wave.do line 3
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/initalise_i'.
# Executing ONERROR command at macro ././wave.do line 4
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/s_state'.
# Executing ONERROR command at macro ././wave.do line 12
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/infrastructure_1/clk_12m'.
# Executing ONERROR command at macro ././wave.do line 13
# LOGIC HAS BEEN RESET FOR 400 ns
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 81
add wave -position end  sim:/synthi_top_tb/AUD_ADCDAT
add wave -position end  sim:/synthi_top_tb/AUD_ADCLRCK
add wave -position end  sim:/synthi_top_tb/AUD_BCLK
add wave -position end  sim:/synthi_top_tb/AUD_DACDAT
add wave -position end  sim:/synthi_top_tb/AUD_DACLRCK
add wave -position end  sim:/synthi_top_tb/AUD_XCK
add wave -position end  sim:/synthi_top_tb/CLOCK_50
add wave -position end  sim:/synthi_top_tb/GPIO_26
add wave -position end  sim:/synthi_top_tb/I2C_SCLK
add wave -position end  sim:/synthi_top_tb/I2C_SDAT
add wave -position end  sim:/synthi_top_tb/KEY
add wave -position end  sim:/synthi_top_tb/SW
add wave -position end  sim:/synthi_top_tb/clock_freq
add wave -position end  sim:/synthi_top_tb/clock_period
add wave -position end  sim:/synthi_top_tb/reg_data0
add wave -position end  sim:/synthi_top_tb/reg_data1
add wave -position end  sim:/synthi_top_tb/reg_data2
add wave -position end  sim:/synthi_top_tb/reg_data3
add wave -position end  sim:/synthi_top_tb/reg_data4
add wave -position end  sim:/synthi_top_tb/reg_data5
add wave -position end  sim:/synthi_top_tb/reg_data6
add wave -position end  sim:/synthi_top_tb/reg_data7
add wave -position end  sim:/synthi_top_tb/reg_data8
add wave -position end  sim:/synthi_top_tb/reg_data9
# Break key hit
run
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:14 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:09:15 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:15 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:09:15 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:15 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:09:15 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:15 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:09:16 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:16 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:09:16 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:16 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:09:17 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:17 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:09:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:17 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:09:18 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:18 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:09:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:18 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:09:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:19 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:09:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:19 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 20:09:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:09:26 on May 14,2019, Elapsed time: 0:03:28
# Errors: 12, Warnings: 26
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 20:09:26 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 81
add wave -position end  sim:/synthi_top_tb/AUD_ADCDAT
add wave -position end  sim:/synthi_top_tb/AUD_ADCLRCK
add wave -position end  sim:/synthi_top_tb/AUD_BCLK
add wave -position end  sim:/synthi_top_tb/AUD_DACDAT
add wave -position end  sim:/synthi_top_tb/AUD_DACLRCK
add wave -position end  sim:/synthi_top_tb/AUD_XCK
add wave -position end  sim:/synthi_top_tb/CLOCK_50
add wave -position end  sim:/synthi_top_tb/GPIO_26
add wave -position end  sim:/synthi_top_tb/I2C_SCLK
add wave -position end  sim:/synthi_top_tb/I2C_SDAT
add wave -position end  sim:/synthi_top_tb/KEY
add wave -position end  sim:/synthi_top_tb/SW
add wave -position end  sim:/synthi_top_tb/clock_freq
add wave -position end  sim:/synthi_top_tb/clock_period
add wave -position end  sim:/synthi_top_tb/reg_data0
add wave -position end  sim:/synthi_top_tb/reg_data1
add wave -position end  sim:/synthi_top_tb/reg_data2
add wave -position end  sim:/synthi_top_tb/reg_data3
add wave -position end  sim:/synthi_top_tb/reg_data4
add wave -position end  sim:/synthi_top_tb/reg_data5
add wave -position end  sim:/synthi_top_tb/reg_data6
add wave -position end  sim:/synthi_top_tb/reg_data7
add wave -position end  sim:/synthi_top_tb/reg_data8
add wave -position end  sim:/synthi_top_tb/reg_data9
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlftgkd4bc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgkd4bc
run
run
run
# WARNING: No extended dataflow license exists
quit -sim
# Load canceled
# End time: 20:15:56 on May 14,2019, Elapsed time: 0:06:30
# Errors: 1, Warnings: 11
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:07 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:16:07 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:07 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:16:07 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:08 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:16:08 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:08 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:16:08 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:08 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:16:08 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:08 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:16:09 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:09 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:16:09 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:09 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:16:09 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:09 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:16:10 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:10 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:16:10 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:10 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:16:10 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:10 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 20:16:11 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 20:16:11 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
# A time value could not be extracted from the current line
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:10 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:17:10 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:11 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:17:11 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:11 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:17:11 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:11 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:17:12 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:12 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:17:12 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:12 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:17:12 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:12 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:17:12 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:13 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:17:13 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:13 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:17:13 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:14 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:17:14 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:14 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:17:14 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:14 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 20:17:15 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:17:24 on May 14,2019, Elapsed time: 0:01:13
# Errors: 0, Warnings: 9
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 20:17:24 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
add wave -position end  sim:/synthi_top_tb/AUD_ADCDAT
add wave -position end  sim:/synthi_top_tb/AUD_ADCLRCK
add wave -position end  sim:/synthi_top_tb/AUD_BCLK
add wave -position end  sim:/synthi_top_tb/AUD_DACDAT
add wave -position end  sim:/synthi_top_tb/AUD_DACLRCK
add wave -position end  sim:/synthi_top_tb/AUD_XCK
add wave -position end  sim:/synthi_top_tb/CLOCK_50
add wave -position end  sim:/synthi_top_tb/GPIO_26
add wave -position end  sim:/synthi_top_tb/I2C_SCLK
add wave -position end  sim:/synthi_top_tb/I2C_SDAT
add wave -position end  sim:/synthi_top_tb/KEY
add wave -position end  sim:/synthi_top_tb/SW
add wave -position end  sim:/synthi_top_tb/clock_freq
add wave -position end  sim:/synthi_top_tb/clock_period
add wave -position end  sim:/synthi_top_tb/reg_data0
add wave -position end  sim:/synthi_top_tb/reg_data1
add wave -position end  sim:/synthi_top_tb/reg_data2
add wave -position end  sim:/synthi_top_tb/reg_data3
add wave -position end  sim:/synthi_top_tb/reg_data4
add wave -position end  sim:/synthi_top_tb/reg_data5
add wave -position end  sim:/synthi_top_tb/reg_data6
add wave -position end  sim:/synthi_top_tb/reg_data7
add wave -position end  sim:/synthi_top_tb/reg_data8
add wave -position end  sim:/synthi_top_tb/reg_data9
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlftfjik28".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfjik28
add wave -position end  sim:/synthi_top_tb/AUD_ADCLRCK
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:41 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:18:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:41 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:18:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:41 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:18:42 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:42 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:18:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:42 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:18:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:42 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:18:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:43 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:18:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:43 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:18:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:44 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:18:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:44 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:18:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:44 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:18:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:45 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 20:18:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:18:54 on May 14,2019, Elapsed time: 0:01:30
# Errors: 0, Warnings: 11
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 20:18:55 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:58 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:20:58 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:58 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:20:59 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:59 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:20:59 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:59 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:20:59 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:00 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:21:00 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:00 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:21:00 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:00 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:21:01 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:01 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:21:01 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:01 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:21:01 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:01 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:21:02 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:02 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:21:02 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:02 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 20:21:02 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:13 on May 14,2019, Elapsed time: 0:02:18
# Errors: 0, Warnings: 9
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 20:21:13 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlft9fwtc7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9fwtc7
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/initalise_i'.
# Executing ONERROR command at macro ././wave.do line 4
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/infrastructure_1/clk_12m'.
# Executing ONERROR command at macro ././wave.do line 13
# LOGIC HAS BEEN RESET FOR 400 ns
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 81
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:24 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:22:24 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:24 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:22:24 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:25 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:22:25 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:25 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:22:25 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:25 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:22:25 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:26 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:22:26 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:26 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:22:26 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:26 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:22:26 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:27 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:22:27 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:27 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:22:27 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:27 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:22:27 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:27 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 20:22:28 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:22:38 on May 14,2019, Elapsed time: 0:01:25
# Errors: 6, Warnings: 11
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 20:22:38 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlft5fjt4b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5fjt4b
# ** Error: (vish-4014) No objects found matching '/synthi_top_tb/DUT/codec_controller_1/initalize_i'.
# Executing ONERROR command at macro ././wave.do line 4
# LOGIC HAS BEEN RESET FOR 400 ns
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 81
# A time value could not be extracted from the current line
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:46 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:23:47 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:48 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:23:49 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:50 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:23:51 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:51 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:23:53 on May 14,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:53 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:23:55 on May 14,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:55 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:23:57 on May 14,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:57 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:23:58 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:59 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:24:00 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:00 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:24:01 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:02 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:24:03 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:03 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:24:04 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:05 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 20:24:06 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:25:07 on May 14,2019, Elapsed time: 0:02:29
# Errors: 3, Warnings: 11
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 20:25:07 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlftf2v9mk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf2v9mk
# LOGIC HAS BEEN RESET FOR 400 ns
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 81
add wave -position end  sim:/synthi_top_tb/DUT/KEY
add wave -position end  sim:/synthi_top_tb/DUT/key_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/ack_error_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/AUD_ADCDAT
add wave -position end  sim:/synthi_top_tb/DUT/AUD_ADCLRCK
add wave -position end  sim:/synthi_top_tb/DUT/AUD_BCLK
add wave -position end  sim:/synthi_top_tb/DUT/AUD_DACDAT
add wave -position end  sim:/synthi_top_tb/DUT/AUD_DACLRCK
add wave -position end  sim:/synthi_top_tb/DUT/AUD_XCK
add wave -position end  sim:/synthi_top_tb/DUT/clk_12m_sig
add wave -position end  sim:/synthi_top_tb/DUT/clk_12m_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/CLOCK_50
add wave -position end  sim:/synthi_top_tb/DUT/GPIO_26
add wave -position end  sim:/synthi_top_tb/DUT/gpio_26_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/I2C_SCLK
add wave -position end  sim:/synthi_top_tb/DUT/I2C_SDAT
add wave -position end  sim:/synthi_top_tb/DUT/KEY
add wave -position end  sim:/synthi_top_tb/DUT/KEY(0)
add wave -position end  sim:/synthi_top_tb/DUT/KEY(1)
add wave -position end  sim:/synthi_top_tb/DUT/KEY(2)
add wave -position end  sim:/synthi_top_tb/DUT/KEY(3)
add wave -position end  sim:/synthi_top_tb/DUT/key_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/key_sync_sig(0)
add wave -position end  sim:/synthi_top_tb/DUT/key_sync_sig(1)
add wave -position end  sim:/synthi_top_tb/DUT/key_sync_sig(2)
add wave -position end  sim:/synthi_top_tb/DUT/key_sync_sig(3)
add wave -position end  sim:/synthi_top_tb/DUT/mute_o_sig
add wave -position end  sim:/synthi_top_tb/DUT/reset_n_sig
add wave -position end  sim:/synthi_top_tb/DUT/SW
add wave -position end  sim:/synthi_top_tb/DUT/sw_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/write_data_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/write_done_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/write_sync_sig
add wave -position 2  sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_o
add wave -position 3  sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_sig
add wave -position 4  sim:/synthi_top_tb/DUT/infrastructure_1/CLOCK_50
add wave -position 5  sim:/synthi_top_tb/DUT/infrastructure_1/GPIO_26
add wave -position 6  sim:/synthi_top_tb/DUT/infrastructure_1/gpio_26_sync_o
add wave -position 7  sim:/synthi_top_tb/DUT/infrastructure_1/KEY
add wave -position 8  sim:/synthi_top_tb/DUT/infrastructure_1/key_sync_o
add wave -position 9  sim:/synthi_top_tb/DUT/infrastructure_1/reset_n_o
add wave -position 10  sim:/synthi_top_tb/DUT/infrastructure_1/reset_n_sig
add wave -position 11  sim:/synthi_top_tb/DUT/infrastructure_1/SW
add wave -position 12  sim:/synthi_top_tb/DUT/infrastructure_1/sw_sync_o
run
run
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:01 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 22:06:01 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:01 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 22:06:02 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:02 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 22:06:02 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:02 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 22:06:02 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:02 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 22:06:02 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:03 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 22:06:03 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:03 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 22:06:03 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:03 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 22:06:03 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:03 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 22:06:03 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:03 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 22:06:04 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:04 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 22:06:04 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:04 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(176): (vcom-1272) Length of formal "codec_mode" is 3; length of actual is 18.
# End time: 22:06:04 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 22:06:11 on May 14,2019, Elapsed time: 1:41:04
# Errors: 0, Warnings: 12
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 22:06:12 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlft9yzg5z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9yzg5z
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Fatal: (vsim-3476) Formal "codec_mode" with array index bounds (2 downto 0) is length 3; actual is length 18.
#    Time: 400 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Fatal error in Process readcmd at ../../../source/synthi_top_tb.vhd line 176
# 
# HDL call sequence:
# Stopped at ../../../source/synthi_top_tb.vhd 176 Process readcmd
# 
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:43 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 22:15:44 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:44 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 22:15:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:44 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 22:15:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:44 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 22:15:45 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:45 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 22:15:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:45 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 22:15:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:45 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 22:15:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:45 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 22:15:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:46 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 22:15:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:46 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 22:15:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:46 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 22:15:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:46 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(176): (vcom-1272) Length of formal "codec_mode" is 3; length of actual is 18.
# End time: 22:15:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 22:15:55 on May 14,2019, Elapsed time: 0:09:43
# Errors: 2, Warnings: 12
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 22:15:55 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlftqz5dis".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqz5dis
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Fatal: (vsim-3476) Formal "codec_mode" with array index bounds (2 downto 0) is length 3; actual is length 18.
#    Time: 400 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Fatal error in Process readcmd at ../../../source/synthi_top_tb.vhd line 176
# 
# HDL call sequence:
# Stopped at ../../../source/synthi_top_tb.vhd 176 Process readcmd
# 
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:33 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 22:16:33 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:34 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 22:16:34 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:34 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 22:16:34 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:34 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 22:16:34 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:34 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 22:16:34 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:34 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 22:16:35 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:35 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 22:16:35 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:35 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 22:16:35 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:35 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 22:16:35 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:35 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 22:16:35 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:35 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 22:16:36 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:36 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 22:16:36 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:16:42 on May 14,2019, Elapsed time: 0:00:47
# Errors: 2, Warnings: 11
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 22:16:42 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlftfrtsgq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfrtsgq
# LOGIC HAS BEEN RESET FOR 400 ns
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 81
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_o
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_sig
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/CLOCK_50
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/GPIO_26
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/gpio_26_sync_o
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/KEY
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/key_sync_o
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/reset_n_o
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/reset_n_sig
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/SW
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/sw_sync_o
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:53 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 22:17:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:53 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 22:17:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:53 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 22:17:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:53 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 22:17:54 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:54 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 22:17:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:54 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 22:17:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:54 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 22:17:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:54 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 22:17:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:54 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 22:17:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:55 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 22:17:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:55 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 22:17:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:55 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 22:17:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:18:02 on May 14,2019, Elapsed time: 0:01:20
# Errors: 0, Warnings: 11
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 22:18:02 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlft4nzmcg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4nzmcg
# LOGIC HAS BEEN RESET FOR 400 ns
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 81
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:38 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 22:18:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:38 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 22:18:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:38 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 22:18:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:38 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 22:18:39 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 22:18:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 22:18:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 22:18:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 22:18:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 22:18:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 22:18:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 22:18:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 22:18:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:18:48 on May 14,2019, Elapsed time: 0:00:46
# Errors: 0, Warnings: 11
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 22:18:48 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
# LOGIC HAS BEEN RESET FOR 400 ns
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 81
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/infrastructure_1/CLOCK_50 \
sim:/synthi_top_tb/DUT/infrastructure_1/GPIO_26 \
sim:/synthi_top_tb/DUT/infrastructure_1/KEY \
sim:/synthi_top_tb/DUT/infrastructure_1/SW \
sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_o \
sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_sig \
sim:/synthi_top_tb/DUT/infrastructure_1/gpio_26_sync_o \
sim:/synthi_top_tb/DUT/infrastructure_1/key_sync_o \
sim:/synthi_top_tb/DUT/infrastructure_1/reset_n_o \
sim:/synthi_top_tb/DUT/infrastructure_1/reset_n_sig \
sim:/synthi_top_tb/DUT/infrastructure_1/sw_sync_o
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlft4izvxx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4izvxx
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/CLOCK_50
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/GPIO_26
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/KEY
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/SW
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_o
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_sig
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/gpio_26_sync_o
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/key_sync_o
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/reset_n_o
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/reset_n_sig
add wave -position end  sim:/synthi_top_tb/DUT/infrastructure_1/sw_sync_o
run
# LOGIC HAS BEEN RESET FOR 400 ns
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 81
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:47 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 22:26:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:47 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 22:26:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:47 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 22:26:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:48 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 22:26:48 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:48 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 22:26:48 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:48 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 22:26:48 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:48 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 22:26:48 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:48 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 22:26:49 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:49 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 22:26:49 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:49 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 22:26:49 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:49 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 22:26:49 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:49 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 22:26:49 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:26:56 on May 14,2019, Elapsed time: 0:08:08
# Errors: 0, Warnings: 19
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 22:26:56 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
# LOGIC HAS BEEN RESET FOR 400 ns
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000007D RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 81
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/infrastructure_1/CLOCK_50 \
sim:/synthi_top_tb/DUT/infrastructure_1/GPIO_26 \
sim:/synthi_top_tb/DUT/infrastructure_1/KEY \
sim:/synthi_top_tb/DUT/infrastructure_1/SW \
sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_o \
sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_sig \
sim:/synthi_top_tb/DUT/infrastructure_1/gpio_26_sync_o \
sim:/synthi_top_tb/DUT/infrastructure_1/gpio_26_sync_sig \
sim:/synthi_top_tb/DUT/infrastructure_1/key_sync_o \
sim:/synthi_top_tb/DUT/infrastructure_1/key_sync_sig \
sim:/synthi_top_tb/DUT/infrastructure_1/reset_n_o \
sim:/synthi_top_tb/DUT/infrastructure_1/reset_n_sig \
sim:/synthi_top_tb/DUT/infrastructure_1/sw_sync_o \
sim:/synthi_top_tb/DUT/infrastructure_1/sw_sync_sig
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlft59wm8q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft59wm8q
run -all
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:43 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 22:32:44 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:44 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 22:32:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:44 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 22:32:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:44 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 22:32:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:44 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 22:32:45 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 22:32:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 22:32:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 22:32:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 22:32:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 22:32:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:46 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 22:32:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:46 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 22:32:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:32:53 on May 14,2019, Elapsed time: 0:05:57
# Errors: 0, Warnings: 11
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 22:32:53 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000F SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000F SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000A SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000008 SIGNALS EXPECTED 00000000
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000F SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000F SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 0000007D
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000079
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000079
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 0000000F RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 0000000A RETURNED FROM DUT, O.K. 
# 00000008 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000F SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000F SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000000 SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000A SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000008 SIGNALS EXPECTED 00000000
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# ERRORS IN SIMULATION: Simulation found 18 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/infrastructure_1/CLOCK_50 \
sim:/synthi_top_tb/DUT/infrastructure_1/GPIO_26 \
sim:/synthi_top_tb/DUT/infrastructure_1/KEY \
sim:/synthi_top_tb/DUT/infrastructure_1/SW \
sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_o \
sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_sig \
sim:/synthi_top_tb/DUT/infrastructure_1/gpio_26_sync_o \
sim:/synthi_top_tb/DUT/infrastructure_1/gpio_26_sync_sig \
sim:/synthi_top_tb/DUT/infrastructure_1/key_sync_o \
sim:/synthi_top_tb/DUT/infrastructure_1/key_sync_sig \
sim:/synthi_top_tb/DUT/infrastructure_1/reset_n_o \
sim:/synthi_top_tb/DUT/infrastructure_1/reset_n_sig \
sim:/synthi_top_tb/DUT/infrastructure_1/sw_sync_o \
sim:/synthi_top_tb/DUT/infrastructure_1/sw_sync_sig
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlft48yad8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft48yad8
run -all
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:03 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 22:37:03 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:03 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 22:37:04 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:04 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 22:37:04 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:04 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 22:37:04 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:04 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 22:37:04 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 22:37:05 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:05 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# ** Error: ../../../source/infrastructure.vhd(95): (vcom-1136) Unknown identifier "clk_12m_sig".
# ** Error: ../../../source/infrastructure.vhd(104): (vcom-1136) Unknown identifier "clk_12m_sig".
# ** Error: ../../../source/infrastructure.vhd(113): (vcom-1136) Unknown identifier "clk_12m_sig".
# ** Error: ../../../source/infrastructure.vhd(132): VHDL Compiler exiting
# End time: 22:37:05 on May 14,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 14
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/infrastructure.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:52 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 22:39:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:53 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 22:39:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:53 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 22:39:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:53 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 22:39:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:53 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 22:39:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:54 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 22:39:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:54 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# ** Error: ../../../source/infrastructure.vhd(95): (vcom-1136) Unknown identifier "clk_12m_sig".
# ** Error: ../../../source/infrastructure.vhd(104): (vcom-1136) Unknown identifier "clk_12m_sig".
# ** Error: ../../../source/infrastructure.vhd(113): (vcom-1136) Unknown identifier "clk_12m_sig".
# ** Error: ../../../source/infrastructure.vhd(132): VHDL Compiler exiting
# End time: 22:39:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 14
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/infrastructure.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:17 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 22:40:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:17 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 22:40:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:17 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 22:40:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:18 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 22:40:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:18 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 22:40:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:18 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 22:40:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:18 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 22:40:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:19 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 22:40:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:19 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 22:40:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:19 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 22:40:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:19 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 22:40:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:19 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 22:40:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:40:27 on May 14,2019, Elapsed time: 0:07:34
# Errors: 32, Warnings: 11
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 22:40:27 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
# A time value could not be extracted from the current line
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:38 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 22:41:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:38 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 22:41:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:38 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 22:41:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 22:41:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 22:41:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 22:41:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 22:41:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:39 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 22:41:40 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 22:41:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 22:41:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 22:41:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:40 on May 14,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 22:41:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:41:48 on May 14,2019, Elapsed time: 0:01:21
# Errors: 0, Warnings: 9
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 22:41:48 on May 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/AUD_ADCDAT \
sim:/synthi_top_tb/DUT/AUD_ADCLRCK \
sim:/synthi_top_tb/DUT/AUD_BCLK \
sim:/synthi_top_tb/DUT/AUD_DACDAT \
sim:/synthi_top_tb/DUT/AUD_DACLRCK \
sim:/synthi_top_tb/DUT/AUD_XCK \
sim:/synthi_top_tb/DUT/CLOCK_50 \
sim:/synthi_top_tb/DUT/GPIO_26 \
sim:/synthi_top_tb/DUT/I2C_SCLK \
sim:/synthi_top_tb/DUT/I2C_SDAT \
sim:/synthi_top_tb/DUT/KEY \
sim:/synthi_top_tb/DUT/SW \
sim:/synthi_top_tb/DUT/ack_error_sync_sig \
sim:/synthi_top_tb/DUT/clk_12m_sig \
sim:/synthi_top_tb/DUT/clk_12m_sync_sig \
sim:/synthi_top_tb/DUT/gpio_26_sync_sig \
sim:/synthi_top_tb/DUT/key_sync_sig \
sim:/synthi_top_tb/DUT/mute_o_sig \
sim:/synthi_top_tb/DUT/reset_n_sig \
sim:/synthi_top_tb/DUT/sw_sync_sig \
sim:/synthi_top_tb/DUT/write_data_sync_sig \
sim:/synthi_top_tb/DUT/write_done_sync_sig \
sim:/synthi_top_tb/DUT/write_sync_sig
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlfte3hih0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte3hih0
run -all
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 60 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/infrastructure_1/CLOCK_50 \
sim:/synthi_top_tb/DUT/infrastructure_1/GPIO_26 \
sim:/synthi_top_tb/DUT/infrastructure_1/KEY \
sim:/synthi_top_tb/DUT/infrastructure_1/SW \
sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_o \
sim:/synthi_top_tb/DUT/infrastructure_1/clk_12m_sig \
sim:/synthi_top_tb/DUT/infrastructure_1/gpio_26_sync_o \
sim:/synthi_top_tb/DUT/infrastructure_1/key_sync_o \
sim:/synthi_top_tb/DUT/infrastructure_1/reset_n_o \
sim:/synthi_top_tb/DUT/infrastructure_1/sw_sync_o
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:25 on May 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 09:23:26 on May 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:27 on May 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 09:23:27 on May 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:27 on May 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 09:23:27 on May 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:27 on May 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 09:23:28 on May 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:28 on May 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 09:23:28 on May 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:29 on May 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 09:23:29 on May 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:29 on May 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 09:23:29 on May 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:29 on May 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 09:23:30 on May 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:30 on May 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 09:23:30 on May 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:30 on May 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 09:23:30 on May 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:30 on May 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 09:23:31 on May 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:31 on May 15,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 09:23:31 on May 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:23:48 on May 15,2019, Elapsed time: 10:42:00
# Errors: 60, Warnings: 11
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 09:23:48 on May 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:22 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:37:22 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:22 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:37:22 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:22 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:37:23 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:23 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:37:23 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:23 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 19:37:23 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:23 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 19:37:23 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:24 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 19:37:24 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:24 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 19:37:24 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:24 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 19:37:24 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:25 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 19:37:25 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:25 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 19:37:25 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:25 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 19:37:25 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:37:36 on May 16,2019, Elapsed time: 34:13:48
# Errors: 0, Warnings: 9
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 19:37:37 on May 16,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:12 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:38:12 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:12 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:38:12 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:13 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:38:13 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:13 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:38:13 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:13 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 19:38:14 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:14 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 19:38:14 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:14 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 19:38:14 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:15 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 19:38:15 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:15 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 19:38:15 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:16 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 19:38:16 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:16 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 19:38:16 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:16 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 19:38:17 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:38:33 on May 16,2019, Elapsed time: 0:00:56
# Errors: 0, Warnings: 9
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 19:38:33 on May 16,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 60 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
pwd
# D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone1/simulations/top_level_tb/modelsim
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# **** Error: RestartQ cmd: namespace inscope ::vsimwidgets::ViewMaster {::.view_master SourceUpdatesAfterRestart} sim
# ****        can't read "cbstate": no such variable
# can't read "cbstate": no such variable
#     while executing
# "if {$cbstate} {
#                   set PrefSource(WarnSourceChanged) 0
#                }"
#     (object "::.main_pane.source1.interior.cs.body.srcobj" method "::vsimwidgets::SrcCommon::SourceCheckCompileTime" body line 82)
#     invoked from within
# "SourceCheckCompileTime"
#     (object "::.main_pane.source1.interior.cs.body.srcobj" method "::vsimwidgets::Srcobj::InitializeForDebug" body line 18)
#     invoked from within
# "InitializeForDebug"
#     (object "::.main_pane.source1.interior.cs.body.srcobj" method "::vsimwidgets::Srcobj::SourceUpdateLoadComplete" body line 49)
#     invoked from within
# "$srcedit SourceUpdateLoadComplete -restart"
#     (object "::.view_master" method "::vsimwidgets::ViewMaster::SourceUpdatesAfterRestart" body line 7)
#     invoked from within
# "::.view_master SourceUpdatesAfterRestart sim"
#     (in namespace inscope "::vsimwidgets::ViewMaster" script line 1)
#     invoked from within
# "namespace inscope ::vsimwidgets::ViewMaster {::.view_master SourceUpdatesAfterRestart} sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# GetModuleFileName: The specified module could not be found.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 60 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:37 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 19:59:37 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:38 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 19:59:38 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:38 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 19:59:38 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:39 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 19:59:39 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:39 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 19:59:39 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:39 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 19:59:39 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:39 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# ** Error: ../../../source/infrastructure.vhd(114): Signal "gpio_26_sync_sig" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../../source/infrastructure.vhd(135): VHDL Compiler exiting
# End time: 19:59:40 on May 16,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 14
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/infrastructure.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:32 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:01:33 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:33 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:01:33 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:33 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:01:33 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:33 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:01:34 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:34 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:01:34 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:34 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:01:35 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:35 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# ** Error: ../../../source/infrastructure.vhd(60): (vcom-1360) Array type of "gpio_26_sync_sig" does not have an index constraint.
# ** Error: ../../../source/infrastructure.vhd(114): Signal "gpio_26_sync_sig" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../../source/infrastructure.vhd(135): VHDL Compiler exiting
# End time: 20:01:35 on May 16,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 14
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/infrastructure.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:54 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:01:55 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:55 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:01:55 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:55 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:01:55 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:55 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:01:56 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:56 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:01:56 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:56 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:01:56 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:56 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# ** Error: ../../../source/infrastructure.vhd(131): Cannot resolve indexed name as type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../../source/infrastructure.vhd(135): VHDL Compiler exiting
# End time: 20:01:57 on May 16,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 14
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/infrastructure.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:22 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:02:23 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:02:23 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:02:23 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:23 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:02:24 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:24 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:02:24 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:24 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:02:25 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:25 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:02:25 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:25 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:02:26 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:26 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:02:26 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:26 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:02:26 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:26 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:02:27 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:27 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(175): (vcom-1272) Length of formal "codec_mode" is 3; length of actual is 18.
# End time: 20:02:27 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 20:02:34 on May 16,2019, Elapsed time: 0:24:01
# Errors: 137, Warnings: 25
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 20:02:34 on May 16,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Fatal: (vsim-3469) Aggregate has too few element values (1).  Length of the array subtype is 2.
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/synchronize_3 File: ../../../source/infrastructure.vhd Line: 110
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../compile.do PAUSED at line 23
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:53 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:03:53 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:53 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:03:53 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:54 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:03:54 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:54 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:03:54 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:54 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:03:55 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:55 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:03:55 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:55 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:03:55 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:56 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:03:56 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:56 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:03:56 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:56 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:03:56 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:57 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:03:57 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:57 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(175): (vcom-1272) Length of formal "codec_mode" is 3; length of actual is 18.
# End time: 20:03:57 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 20:02:34 on May 16,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/synthi_top_1/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:54 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:06:54 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:54 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:06:54 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:55 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:06:55 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:55 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:06:55 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:56 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:06:56 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:56 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:06:56 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:56 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:06:57 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:57 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:06:57 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:58 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:06:58 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:58 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:06:58 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:59 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# ** Error: ../../../source/synthi_top.vhd(48): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 20:06:59 on May 16,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 19
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:23 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:07:23 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:23 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:07:24 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:24 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:07:24 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:24 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:07:25 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:25 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:07:25 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:25 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:07:25 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:26 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:07:26 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:26 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:07:26 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:26 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:07:27 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:27 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:07:27 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:27 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:07:27 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:27 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(255): (vcom-1136) Unknown identifier "AUD_ADCDAT".
# ** Error: ../../../source/synthi_top_tb.vhd(258): (vcom-1136) Unknown identifier "AUD_DACDAT".
# ** Error: ../../../source/synthi_top_tb.vhd(259): (vcom-1136) Unknown identifier "AUD_BCLK".
# ** Error: ../../../source/synthi_top_tb.vhd(260): (vcom-1136) Unknown identifier "AUD_DACLRCK".
# ** Error: ../../../source/synthi_top_tb.vhd(261): (vcom-1136) Unknown identifier "AUD_ADCLRCK".
# ** Error: ../../../source/synthi_top_tb.vhd(255): (vcom-1484) Unknown formal identifier "AUD_ADCDAT".
# ** Error: ../../../source/synthi_top_tb.vhd(258): (vcom-1484) Unknown formal identifier "AUD_DACDAT".
# ** Error: ../../../source/synthi_top_tb.vhd(259): (vcom-1484) Unknown formal identifier "AUD_BCLK".
# ** Error: ../../../source/synthi_top_tb.vhd(260): (vcom-1484) Unknown formal identifier "AUD_DACLRCK".
# ** Error: ../../../source/synthi_top_tb.vhd(261): (vcom-1484) Unknown formal identifier "AUD_ADCLRCK".
# ** Warning: ../../../source/synthi_top_tb.vhd(175): (vcom-1272) Length of formal "codec_mode" is 3; length of actual is 18.
# ** Error: ../../../source/synthi_top_tb.vhd(263): VHDL Compiler exiting
# End time: 20:07:28 on May 16,2019, Elapsed time: 0:00:01
# Errors: 11, Warnings: 1
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 20
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:30 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:08:30 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:30 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:08:30 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:31 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:08:31 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:31 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:08:31 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:32 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:08:32 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:32 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:08:32 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:32 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:08:33 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:33 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:08:33 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:33 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:08:33 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:34 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:08:34 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:34 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:08:34 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:34 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Error: ../../../source/synthi_top_tb.vhd(255): (vcom-1136) Unknown identifier "AUD_ADCDAT".
# ** Error: ../../../source/synthi_top_tb.vhd(258): (vcom-1136) Unknown identifier "AUD_DACDAT".
# ** Error: ../../../source/synthi_top_tb.vhd(259): (vcom-1136) Unknown identifier "AUD_BCLK".
# ** Error: ../../../source/synthi_top_tb.vhd(260): (vcom-1136) Unknown identifier "AUD_DACLRCK".
# ** Error: ../../../source/synthi_top_tb.vhd(261): (vcom-1136) Unknown identifier "AUD_ADCLRCK".
# ** Error: ../../../source/synthi_top_tb.vhd(255): (vcom-1484) Unknown formal identifier "AUD_ADCDAT".
# ** Error: ../../../source/synthi_top_tb.vhd(258): (vcom-1484) Unknown formal identifier "AUD_DACDAT".
# ** Error: ../../../source/synthi_top_tb.vhd(259): (vcom-1484) Unknown formal identifier "AUD_BCLK".
# ** Error: ../../../source/synthi_top_tb.vhd(260): (vcom-1484) Unknown formal identifier "AUD_DACLRCK".
# ** Error: ../../../source/synthi_top_tb.vhd(261): (vcom-1484) Unknown formal identifier "AUD_ADCLRCK".
# ** Warning: ../../../source/synthi_top_tb.vhd(175): (vcom-1272) Length of formal "codec_mode" is 3; length of actual is 18.
# ** Error: ../../../source/synthi_top_tb.vhd(263): VHDL Compiler exiting
# End time: 20:08:35 on May 16,2019, Elapsed time: 0:00:01
# Errors: 11, Warnings: 1
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 20
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:32 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:09:32 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:32 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:09:32 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:33 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:09:33 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:33 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:09:33 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:33 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:09:33 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:34 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:09:34 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:34 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:09:34 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:34 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:09:34 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:34 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:09:35 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:35 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:09:35 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:35 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:09:35 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:35 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(175): (vcom-1272) Length of formal "codec_mode" is 3; length of actual is 18.
# End time: 20:09:35 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 20:09:45 on May 16,2019, Elapsed time: 0:07:11
# Errors: 33, Warnings: 11
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 20:09:45 on May 16,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:48 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:10:49 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:49 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:10:49 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:49 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:10:49 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:49 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:10:50 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:50 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:10:50 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:50 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:10:50 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:51 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:10:51 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:51 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:10:51 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:51 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:10:51 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:52 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:10:52 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:52 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:10:52 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:52 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 20:10:52 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:11:03 on May 16,2019, Elapsed time: 0:01:18
# Errors: 0, Warnings: 0
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 20:11:03 on May 16,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2c_slave_bfm(bfm)
do ../restart.do
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 60 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
add wave -position end  sim:/synthi_top_tb/DUT/ack_error_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/AUD_XCK
add wave -position end  sim:/synthi_top_tb/DUT/clk_12m_sig
add wave -position end  sim:/synthi_top_tb/DUT/clk_12m_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/CLOCK_50
add wave -position end  sim:/synthi_top_tb/DUT/GPIO_26
add wave -position end  sim:/synthi_top_tb/DUT/gpio_26_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/I2C_SCLK
add wave -position end  sim:/synthi_top_tb/DUT/I2C_SDAT
add wave -position end  sim:/synthi_top_tb/DUT/KEY
add wave -position end  sim:/synthi_top_tb/DUT/key_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/mute_o_sig
add wave -position end  sim:/synthi_top_tb/DUT/reset_n_sig
add wave -position end  sim:/synthi_top_tb/DUT/SW
add wave -position end  sim:/synthi_top_tb/DUT/sw_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/write_data_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/write_done_sync_sig
add wave -position end  sim:/synthi_top_tb/DUT/write_sync_sig
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Strue  Hostname: DESKTOP-RTF2I4C  ProcessID: 39372
#           Attempting to use alternate WLF file "./wlftw188k4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw188k4
do ../restart.do
# GetModuleFileName: The specified module could not be found.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 60 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
do ../restart.do
# GetModuleFileName: The specified module could not be found.
# 
# 
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000007D
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000F
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 0000000A
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000008
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000017
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000002
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000000
# ERROR: COMPARE FAILED. SIGNALS RETURNED XXXXXXXX SIGNALS EXPECTED 00000001
# ERRORS IN SIMULATION: Simulation found 60 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 90
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:34 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:17:34 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:34 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:17:34 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:34 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:17:35 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:35 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:17:35 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:35 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:17:36 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:36 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:17:36 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:36 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:17:36 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:36 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:17:37 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:37 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:17:37 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:37 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:17:38 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:38 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# ** Error: ../../../source/synthi_top.vhd(191): (vcom-1136) Unknown identifier "reg_data0".
# ** Error: ../../../source/synthi_top.vhd(192): (vcom-1136) Unknown identifier "reg_data1".
# ** Error: ../../../source/synthi_top.vhd(193): (vcom-1136) Unknown identifier "reg_data2".
# ** Error: ../../../source/synthi_top.vhd(194): (vcom-1136) Unknown identifier "reg_data3".
# ** Error: ../../../source/synthi_top.vhd(195): (vcom-1136) Unknown identifier "reg_data4".
# ** Error: ../../../source/synthi_top.vhd(196): (vcom-1136) Unknown identifier "reg_data5".
# ** Error: ../../../source/synthi_top.vhd(197): (vcom-1136) Unknown identifier "reg_data6".
# ** Error: ../../../source/synthi_top.vhd(198): (vcom-1136) Unknown identifier "reg_data7".
# ** Error: ../../../source/synthi_top.vhd(199): (vcom-1136) Unknown identifier "reg_data8".
# ** Error: ../../../source/synthi_top.vhd(200): (vcom-1136) Unknown identifier "reg_data9".
# ** Error: ../../../source/synthi_top.vhd(207): VHDL Compiler exiting
# End time: 20:17:38 on May 16,2019, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 19
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:15 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:25:15 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:15 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:25:15 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:16 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:25:16 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:16 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:25:16 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:17 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:25:17 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:17 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:25:17 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:17 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:25:18 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:18 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:25:18 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:18 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:25:18 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:18 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:25:19 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:19 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# ** Error: ../../../source/synthi_top.vhd(191): (vcom-1136) Unknown identifier "reg_data0".
# ** Error: ../../../source/synthi_top.vhd(192): (vcom-1136) Unknown identifier "reg_data1".
# ** Error: ../../../source/synthi_top.vhd(193): (vcom-1136) Unknown identifier "reg_data2".
# ** Error: ../../../source/synthi_top.vhd(194): (vcom-1136) Unknown identifier "reg_data3".
# ** Error: ../../../source/synthi_top.vhd(195): (vcom-1136) Unknown identifier "reg_data4".
# ** Error: ../../../source/synthi_top.vhd(196): (vcom-1136) Unknown identifier "reg_data5".
# ** Error: ../../../source/synthi_top.vhd(197): (vcom-1136) Unknown identifier "reg_data6".
# ** Error: ../../../source/synthi_top.vhd(198): (vcom-1136) Unknown identifier "reg_data7".
# ** Error: ../../../source/synthi_top.vhd(199): (vcom-1136) Unknown identifier "reg_data8".
# ** Error: ../../../source/synthi_top.vhd(200): (vcom-1136) Unknown identifier "reg_data9".
# ** Error: ../../../source/synthi_top.vhd(207): VHDL Compiler exiting
# End time: 20:25:19 on May 16,2019, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 19
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 20:25:37 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 20:25:37 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 20:25:38 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 20:25:38 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 20:25:39 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:39 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 20:25:39 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:39 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 20:25:39 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:39 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 20:25:40 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:40 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 20:25:40 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:40 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 20:25:41 on May 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:41 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 20:25:41 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:41 on May 16,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 20:25:41 on May 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
