/*
 *  Copyright (C) 2013 Fighter Sun <wanmyqawdr@126.com>
 *  JZ4775 SoC NAND controller driver
 *
 *  TODO:
 *
 *  <Performance>
 *  block cache with IO prefetch and LRU replacement scheme
 *
 *  <Stability>
 *  PN random process
 *  Read retry
 *
 *  <Function>
 *  support toggle NAND
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General  Public License as published by the
 *  Free Software Foundation;  either version 2 of the License, or (at your
 *  option) any later version.
 *
 *  You should have received a copy of the GNU General Public License along
 *  with this program; if not, write to the Free Software Foundation, Inc.,
 *  675 Mass Ave, Cambridge, MA 02139, USA.
 *
 */

#include <linux/ioport.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/init.h>
#include <linux/debugfs.h>
#include <linux/seq_file.h>
#include <linux/platform_device.h>
#include <linux/slab.h>
#include <linux/completion.h>
#include <linux/dmaengine.h>
#include <linux/irq.h>
#include <linux/interrupt.h>
#include <linux/delay.h>
#include <linux/kallsyms.h>
#include <linux/kthread.h>
#include <linux/freezer.h>

#include <linux/mtd/mtd.h>
#include <linux/mtd/nand.h>
#include <linux/mtd/partitions.h>
#include <linux/mtd/nand_bch.h>
#include <linux/bch.h>

#include <linux/gpio.h>

#include <asm/r4kcache.h>
#include <asm/cacheflush.h>
#include <asm/cache.h>
/*
 * oh yes, we are architecture special
 * here we use very low level skills to
 * relocate static linked codes to another
 */
#include <asm/inst.h>

#include <soc/gpemc.h>
#include <soc/bch.h>
#include <mach/jzdma.h>
#include <mach/jz4775_nand.h>

#define DRVNAME "jz4775-nand"

#define MAX_RB_DELAY_US             50
#define MAX_RB_TIMOUT_MS            50
#define MAX_RESET_DELAY_MS          50

#define MAX_DMA_TRANSFER_TIMOUT_MS  5000
#define DMA_BUF_SIZE                PAGE_SIZE * 4

/*
 * for relocation
 */
#undef mdelay
#undef udelay
#undef ndelay

#define mdelay(object, n) (\
	(__builtin_constant_p(n) && (n)<=MAX_UDELAY_MS) ? (object)->udelay((n)*1000) : \
	({unsigned long __ms=(n); while (__ms--) (object)->udelay(1000);}))

struct jz4775_nand_dma {
	struct dma_chan *chan;
	struct dma_slave_config cfg;

	enum jzdma_type type;
};

struct jz4775_nand_dma_buf {
	void *buf;
	dma_addr_t phy_addr;
	int size;
};

struct jz4775_nand {
	struct mtd_info mtd;

	struct nand_chip chip;
	struct nand_ecclayout ecclayout;

	nand_flash_if_t *nand_flash_if_table[MAX_NUM_NAND_IF];
	int num_nand_flash_if;
	int curr_nand_flash_if;

	bch_request_t bch_req;
	struct completion bch_req_done;
	nand_ecc_type_t ecc_type;

	struct nand_flash_dev *nand_flash_table;
	int num_nand_flash;

	struct jz4775_nand_dma dma_pipe_nand;
	struct jz4775_nand_dma_buf dma_buf;

	nand_flash_info_t *curr_nand_flash_info;

	nand_xfer_type_t xfer_type;
	int use_dma;
	int busy_poll;


	uint64_t cnt_page_read;
	uint64_t cnt_page_write;
	uint64_t cnt_subpage_read;

	struct jz4775_nand_platform_data *pdata;
	struct platform_device *pdev;

#ifdef CONFIG_DEBUG_FS

	struct dentry *debugfs_entry;

#endif

	/*
	 * for relocation
	 */
	void (*gpemc_enable_nand_flash)(gpemc_bank_t *bank, bool enable);
	void (*nand_wait_ready)(struct mtd_info *mtd);
	int (*gpio_get_value)(unsigned gpio);
	unsigned long (*wait_for_completion_timeout)(struct completion *x,
			unsigned long timeout);
	unsigned long (*msecs_to_jiffies)(const unsigned int m);
	int (*printk)(const char *fmt, ...);
	void (*ndelay)(unsigned int ns);
	void (*udelay)(unsigned int us);
};

const char *label_wp_gpio[] = {
	DRVNAME"-THIS-IS-A-BUG",
	"bank1-nand-wp",
	"bank2-nand-wp",
	"bank3-nand-wp",
	"bank4-nand-wp",
	"bank5-nand-wp",
	"bank6-nand-wp",
};

const char *label_busy_gpio[] = {
	DRVNAME"-THIS-IS-A-BUG",
	"bank1-nand-busy",
	"bank2-nand-busy",
	"bank3-nand-busy",
	"bank4-nand-busy",
	"bank5-nand-busy",
	"bank6-nand-busy",
};

#ifdef CONFIG_DEBUG_FS

/* root entry to debug */
static struct dentry *debugfs_root;

#endif

/*
 * ******************************************************
 * 	NAND flash chip name & ID
 * ******************************************************
 */

#define NAND_FLASH_K9K8G08U0D_NAME           "K9K8G08U0D"
#define NAND_FLASH_K9K8G08U0D_ID             0xd3

/*
 * !!!Caution
 * "K9GBG08U0A" may be with one of two ID sequences:
 * "EC D7 94 76" --- this one can not be detected properly
 *
 * "EC D7 94 7A" --- this one can be detected properly
 */
#define NAND_FLASH_K9GBG08U0A_NANE           "K9GBG08U0A"
#define NAND_FLASH_K9GBG08U0A_ID             0xd7

#define NAND_FLASH_STNAND256W3A2BN6_NAME    "STNAND256W3A2BN6"
#define NAND_FLASH_STNAND256W3A2BN6_ID       0x75

/*
 * Detected by rules of ONFI v2.2
 */
#define NAND_FLASH_MT29F32G08CBACAWP_NAME    "MT29F32G08CBACAWP"
#define NAND_FLASH_MT29F32G08CBACAWP_ID      0x68

#define NAND_FLASH_MT29F32G08CBACA3W_NAME    "MT29F32G08CBACA3W"
#define NAND_FLASH_MT29F32G08CBACA3W_ID      0x68
/*
 * Detected by rules of ONFI v2.3
 */
#define NAND_FLASH_MT29F64G08CBABAWP_NAME    "MT29F64G08CBABAWP"
#define NAND_FLASH_MT29F64G08CBABAWP_ID      0x64

/*
 * ******************************************************
 * 	Supported NAND flash chips
 * ******************************************************
 *
 */
static struct nand_flash_dev builtin_nand_flash_table[] = {
	/*
	 * These are the new chips with large page size. The pagesize and the
	 * erasesize is determined from the extended id bytes
	 */

        /*
         * STNAND256W3A2BN6
         */
        {
                NAND_FLASH_STNAND256W3A2BN6_NAME, NAND_FLASH_STNAND256W3A2BN6_ID,
                512, 32, 16 * 1024, LP_OPTIONS
        },

	/*
	 * K9K8G08U0D
	 */
	{
		NAND_FLASH_K9K8G08U0D_NAME, NAND_FLASH_K9K8G08U0D_ID,
		0, 1024, 0, LP_OPTIONS
	},


	/*
	 * K9GBG08U0A
	 *
	 * !!!Caution
	 * please do not use busy pin IRQ over "K9GBG08U0A"
	 * the chip is running under very rigorous timings
	 */
	{
		NAND_FLASH_K9GBG08U0A_NANE, NAND_FLASH_K9GBG08U0A_ID,
		0, 4096, 0, LP_OPTIONS
	},


	/*
	 * MT29F32G08CBACA(WP) --- support ONFI v2.2
	 *
	 * it was detected by rules of ONFI v2.2
	 * so you can remove this match entry
	 *
	 */
	{
		NAND_FLASH_MT29F32G08CBACAWP_NAME, NAND_FLASH_MT29F32G08CBACAWP_ID,
		0, 4096, 0, LP_OPTIONS
	},

	{
		NAND_FLASH_MT29F32G08CBACA3W_NAME, NAND_FLASH_MT29F32G08CBACA3W_ID,
		0, 4096, 0, LP_OPTIONS
	},
	/*
	 * MT29F32G08CBACA(WP) --- support ONFI v2.3
	 *
	 * it was detected by rules of ONFI v2.3
	 * so you can remove this match entry
	 *
	 */
	{
		NAND_FLASH_MT29F64G08CBABAWP_NAME, NAND_FLASH_MT29F64G08CBABAWP_ID,
		0, 8192, 0, LP_OPTIONS
	},


	{NULL,}
};

int ato_nand_pre_init(struct jz4775_nand *nand)
{
        return 0;
}
EXPORT_SYMBOL(ato_nand_pre_init);

/*
 * ******************************************************
 * 	Supported NAND flash chips' timings parameters table
 * 	it extents the upper table
 * ******************************************************
 */
static nand_flash_info_t builtin_nand_info_table[] = {
        {
                /*
                 * Datasheet of STNAND256W3A2BN6, Rev-1.3, P5, S1.2
                 * ECC : 24bit/1KB
                 */
                COMMON_NAND_CHIP_INFO(
                        NAND_FLASH_STNAND256W3A2BN6_NAME,
                        NAND_MFR_STMICRO, NAND_FLASH_STNAND256W3A2BN6_ID,
                        512, 4,
                        /*
                         * all timings adjust to +10ns
                         *
                         * we change this parameters
                         * because mtd_torturetest failed
                         * ******************************
                         */
                        10,
                        /*
                         * ******************************
                         */
                        0, 10, 0, 10, 0, 10, 20, 10, 25, 15,
                        50, 50, 0, 0, 0, 60, 0, 30, 20, 0, 100,
                        0, 500 * 1000, 0, 0,
                        0, 0, BUS_WIDTH_8,
                        NAND_OUTPUT_NORMAL_DRIVER,
                        CAN_NOT_ADJUST_RB_DOWN_STRENGTH,
                        ato_nand_pre_init)
        },

	{
		/*
		 * Datasheet of K9K8G08U0D, Rev-0.2, P4, S1.2
		 * ECC : 1bit/528Byte
		 */
		COMMON_NAND_CHIP_INFO(
			NAND_FLASH_K9K8G08U0D_NAME,
			NAND_MFR_SAMSUNG, NAND_FLASH_K9K8G08U0D_ID,
			512, 8, 0,
			12, 5, 12, 5, 20, 5, 12, 5, 12, 10,
			25, 25, 70, 70, 100, 60, 60, 12, 20, 0, 100,
			100, 500 * 1000, 0, 0, 0, 0, BUS_WIDTH_8,
			CAN_NOT_ADJUST_OUTPUT_STRENGTH,
			CAN_NOT_ADJUST_RB_DOWN_STRENGTH,
			samsung_nand_pre_init)
	},

	{
		/*
		 * Datasheet of K9GBG08U0A, Rev-1.3, P5, S1.2
		 * ECC : 24bit/1KB
		 */
		COMMON_NAND_CHIP_INFO(
			NAND_FLASH_K9GBG08U0A_NANE,
			NAND_MFR_SAMSUNG, NAND_FLASH_K9GBG08U0A_ID,
			1024, 32, 0,
			12, 5, 12, 5, 20, 5, 12, 5, 12, 10,
			25, 25, 300, 300, 100, 120, 300, 12, 20, 300, 100,
			100, 200 * 1000, 1 * 1000, 200 * 1000,
			5 * 1000 * 1000, 0, BUS_WIDTH_8,
			NAND_OUTPUT_NORMAL_DRIVER,
			CAN_NOT_ADJUST_RB_DOWN_STRENGTH,
			samsung_nand_pre_init)
	},

	{
		/*
		 * Datasheet of MT29F32G08CBACA, Rev-E, P109, Table-17
		 * ECC : 24bit/1080bytes
		 */
		COMMON_NAND_CHIP_INFO(
			NAND_FLASH_MT29F32G08CBACA3W_NAME,
			NAND_MFR_MICRON, NAND_FLASH_MT29F32G08CBACA3W_ID,
			1024, 24, 0,
			10, 5, 10, 5, 15, 5, 7, 5, 10, 7,
			20, 20, 70, 200, 100, 60, 200, 10, 20, 0, 100,
			100, 100 * 1000, 0, 0, 0, 5, BUS_WIDTH_8,
			NAND_OUTPUT_NORMAL_DRIVER,
			NAND_RB_DOWN_FULL_DRIVER,
			micron_nand_pre_init)
	},

	{
		/*
		 * Datasheet of MT29F32G08CBACA(WP), Rev-E, P109, Table-17
		 * ECC : 24bit/1080bytes
		 */
		COMMON_NAND_CHIP_INFO(
			NAND_FLASH_MT29F32G08CBACAWP_NAME,
			NAND_MFR_MICRON, NAND_FLASH_MT29F32G08CBACAWP_ID,
			1024, 24, 0,
			10, 5, 10, 5, 15, 5, 7, 5, 10, 7,
			20, 20, 70, 200, 100, 60, 200, 10, 20, 0, 100,
			100, 100 * 1000, 0, 0, 0, 5, BUS_WIDTH_8,
			NAND_OUTPUT_NORMAL_DRIVER,
			NAND_RB_DOWN_FULL_DRIVER,
			micron_nand_pre_init)
	},

	{
		/*
		 * Datasheet of MT29F64G08CBABA(WP), Rev-G, P119, Table-19
		 * ECC : 40bit/1117bytes
		 *
		 * TODO: need read retry
		 *
		 */
		COMMON_NAND_CHIP_INFO(
			NAND_FLASH_MT29F64G08CBABAWP_NAME,
			NAND_MFR_MICRON, NAND_FLASH_MT29F64G08CBABAWP_ID,
			1024, 48, 0,
			10, 5, 10, 5, 15, 5, 7, 5, 10, 7,
			20, 20, 70, 200, 100, 60, 200, 10, 20, 0, 100,
			100, 100 * 1000, 1000, 0, 0, 5, BUS_WIDTH_8,
			NAND_OUTPUT_NORMAL_DRIVER,
			NAND_RB_DOWN_FULL_DRIVER,
			micron_nand_pre_init)
	},
};



/*
 * ******************************************************
 * 	NAND chip post initialize callbacks
 * ******************************************************
 */
int micron_nand_pre_init(struct jz4775_nand *nand)
{
	struct nand_chip *chip = &nand->chip;
	struct mtd_info *mtd = &nand->mtd;
	nand_flash_info_t *nand_info = nand->curr_nand_flash_info;
	int ret = 0;
	int i;

	if (chip->onfi_version) {
		/*
		 * ONFI NAND
		 */

		uint8_t subfeature_param[ONFI_SUBFEATURE_PARAM_LEN];

		for (i = 0; i < nand->num_nand_flash_if; i++) {
			chip->select_chip(mtd, i);

			/*
			 * set async interface under a special timing mode
			 */
			memset(subfeature_param, 0, sizeof(subfeature_param));
			subfeature_param[0] =
					(uint8_t)nand_info->onfi_special.timing_mode;
			ret = chip->onfi_set_features(mtd, chip,
					0x1, subfeature_param);
			if (ret) {
				chip->select_chip(mtd, -1);
				goto err_return;
			}

			/*
			 * set output driver strength
			 */
			if (nand_info->output_strength !=
					CAN_NOT_ADJUST_OUTPUT_STRENGTH) {
				memset(subfeature_param, 0, sizeof(subfeature_param));
				switch (nand_info->output_strength) {
				case NAND_OUTPUT_NORMAL_DRIVER:
					subfeature_param[0] = 0x2;
					break;

				case NAND_OUTPUT_UNDER_DRIVER1:
				case NAND_OUTPUT_UNDER_DRIVER2:
					subfeature_param[0] = 0x3;
					break;

				case NAND_OUTPUT_OVER_DRIVER1:
					subfeature_param[0] = 0x1;
					break;

				case NAND_OUTPUT_OVER_DRIVER2:
					subfeature_param[0] = 0x0;
					break;

				case CAN_NOT_ADJUST_OUTPUT_STRENGTH:
					BUG();
				}

				ret = chip->onfi_set_features(mtd, chip,
						0x10, subfeature_param);
				if (ret) {
					chip->select_chip(mtd, -1);
					goto err_return;
				}
			}

			/*
			 * set R/B# pull-down strength
			 */
			if (nand_info->rb_down_strength !=
					CAN_NOT_ADJUST_RB_DOWN_STRENGTH) {
				memset(subfeature_param, 0, sizeof(subfeature_param));
				switch (nand_info->rb_down_strength) {
				case NAND_RB_DOWN_FULL_DRIVER:
					subfeature_param[0] = 0x0;
					break;

				case NAND_RB_DOWN_THREE_QUARTER_DRIVER:
					subfeature_param[0] = 0x1;
					break;

				case NAND_RB_DOWN_ONE_HALF_DRIVER:
					subfeature_param[0] = 0x2;
					break;

				case NAND_RB_DOWN_ONE_QUARTER_DRIVER:
					subfeature_param[0] = 0x3;
					break;

				case CAN_NOT_ADJUST_RB_DOWN_STRENGTH:
					BUG();
				}

				ret = chip->onfi_set_features(mtd, chip,
						0x81, subfeature_param);
				if (ret) {
					chip->select_chip(mtd, -1);
					goto err_return;
				}
			}

			chip->select_chip(mtd, -1);
		}
	} else {
		/*
		 * not ONFI NAND
		 */
	}

err_return:
	return ret;
}
EXPORT_SYMBOL(micron_nand_pre_init);

int samsung_nand_pre_init(struct jz4775_nand *nand)
{
	struct nand_chip *chip = &nand->chip;
	struct mtd_info *mtd = &nand->mtd;
	nand_flash_info_t *nand_info = nand->curr_nand_flash_info;
	int ret = 0;
	int i;

	if (chip->onfi_version) {
		/*
		 * ONFI NAND
		 */
	} else {
		/*
		 * not ONFI NAND
		 */

		/*
		 * even it's not a ONFI NAND but
		 * it's with the same commands set
		 */
		uint8_t subfeature_param[ONFI_SUBFEATURE_PARAM_LEN];

		for (i = 0; i < nand->num_nand_flash_if; i++) {
			chip->select_chip(mtd, i);
			/*
			 * set output driver strength
			 */
			if (nand_info->output_strength !=
					CAN_NOT_ADJUST_OUTPUT_STRENGTH) {
				memset(subfeature_param, 0, sizeof(subfeature_param));
				switch (nand_info->output_strength) {
				case NAND_OUTPUT_NORMAL_DRIVER:
					subfeature_param[0] = 0x4;
					break;

				case NAND_OUTPUT_UNDER_DRIVER1:
				case NAND_OUTPUT_UNDER_DRIVER2:
					subfeature_param[0] = 0x2;
					break;

				case NAND_OUTPUT_OVER_DRIVER1:
				case NAND_OUTPUT_OVER_DRIVER2:
					subfeature_param[0] = 0x6;
					break;

				case CAN_NOT_ADJUST_OUTPUT_STRENGTH:
					BUG();
				}

				ret = chip->onfi_set_features(mtd, chip,
						0x10, subfeature_param);
				/*
				 * Samsung does not support
				 * set_feature return value check
				 */
				ret = 0;
			}

			chip->select_chip(mtd, -1);
		}
	}

	return ret;
}
EXPORT_SYMBOL(samsung_nand_pre_init);



static inline struct jz4775_nand *mtd_to_jz4775_nand(struct mtd_info *mtd)
{
	return container_of(mtd, struct jz4775_nand, mtd);
}

static inline int jz4775_nand_chip_is_ready(struct jz4775_nand *nand,
		nand_flash_if_t *nand_if)
{
	int low_assert;
	int gpio;

	low_assert = nand_if->busy_gpio_low_assert;
	gpio = nand_if->busy_gpio;

	cond_resched();

	return !(nand->gpio_get_value(gpio) ^ low_assert);
}

static void jz4775_nand_enable_wp(nand_flash_if_t *nand_if, int enable)
{
	int low_assert;
	int gpio;

	low_assert = nand_if->wp_gpio_low_assert;
	gpio = nand_if->wp_gpio;

	if (enable)
		gpio_set_value_cansleep(gpio, low_assert ^ 1);
	else
		gpio_set_value_cansleep(gpio, !(low_assert ^ 1));
}

static int jz4775_nand_dev_is_ready(struct mtd_info *mtd)
{
	struct jz4775_nand *nand;
	nand_flash_if_t *nand_if;

	int ret = 0;

	nand = mtd_to_jz4775_nand(mtd);
	nand_if = nand->nand_flash_if_table[nand->curr_nand_flash_if];

	if (!nand->busy_poll) {

		ret = nand->wait_for_completion_timeout(&nand_if->ready,
				nand->msecs_to_jiffies(nand_if->ready_timout_ms));

		if (!ret)
			nand->printk("%s: Timeout when"
					" wait NAND chip ready for bank%d,"
					" when issue command: 0x%x\n",
					dev_name(&nand->pdev->dev),
					nand_if->bank,
					nand_if->curr_command);
		ret = 1;
	} else {

		if (nand_if->busy_gpio != -1) {
			ret = jz4775_nand_chip_is_ready(nand, nand_if);
		} else {
			nand->udelay(MAX_RB_DELAY_US);
			ret = 1;
		}
	}

	/*
	 * Apply this short delay always
	 * to ensure that we do wait tRR in
	 * any case on any machine.
	 */
	nand->ndelay(100);

	return ret;
}

static void jz4775_nand_select_chip(struct mtd_info *mtd, int chip)
{
	struct nand_chip *this;
	struct jz4775_nand *nand;
	nand_flash_if_t *nand_if;

	this = mtd->priv;
	nand = mtd_to_jz4775_nand(mtd);

	if (chip == -1) {
		/*
		 * Apply this short delay always
		 * to ensure that we do wait tCH in
		 * any case on any machine.
		 */
		nand->ndelay(100);

		/* deselect current NAND flash chip */
		nand_if =
			nand->nand_flash_if_table[nand->curr_nand_flash_if];
		nand->gpemc_enable_nand_flash(&nand_if->cs, 0);
	} else {
		/* select new NAND flash chip */
		nand_if = nand->nand_flash_if_table[chip];
		nand->gpemc_enable_nand_flash(&nand_if->cs, 1);

		this->IO_ADDR_R = nand_if->cs.io_nand_dat;
		this->IO_ADDR_W = nand_if->cs.io_nand_dat;

		/* reconfigure DMA */
		if (nand->use_dma &&
				nand->curr_nand_flash_if != chip) {
			nand->dma_pipe_nand.cfg.src_addr =
					(dma_addr_t)CPHYSADDR(this->IO_ADDR_R);
			nand->dma_pipe_nand.cfg.dst_addr =
					(dma_addr_t)CPHYSADDR(this->IO_ADDR_W);
		}

		nand->curr_nand_flash_if = chip;

		/*
		 * Apply this short delay always
		 * to ensure that we do wait tCS in
		 * any case on any machine.
		 */
		nand->ndelay(100);
	}
}

static void
jz4775_nand_cmd_ctrl(struct mtd_info *mtd, int cmd, unsigned int ctrl)
{
	struct nand_chip *chip;
	struct jz4775_nand *nand;
	nand_flash_if_t *nand_if;

	if (cmd != NAND_CMD_NONE) {
		chip = mtd->priv;
		nand = mtd_to_jz4775_nand(mtd);
		nand_if = nand->nand_flash_if_table[nand->curr_nand_flash_if];

		if (ctrl & NAND_CLE) {
			writeb(cmd, nand_if->cs.io_nand_cmd);
		} else if (ctrl & NAND_ALE) {
			writeb(cmd, nand_if->cs.io_nand_addr);
		}
	}
}

static void jz4775_nand_ecc_hwctl(struct mtd_info *mtd, int mode)
{
	/*
	 * TODO: need consider NAND r/w state ?
	 */
}


static inline void
jz4775_nand_delay_after_command(struct jz4775_nand *nand,
		nand_flash_info_t *nand_info,
		unsigned int command)
{
	switch (command) {
	case NAND_CMD_RNDIN:
		/*
		 * Apply this short delay to meet Tcwaw
		 * some Samsung NAND chips need Tcwaw before
		 * address cycles
		 */
		if (nand_info->type == BANK_TYPE_NAND)
			nand->ndelay(nand_info->nand_timing.
					common_nand_timing.busy_wait_timing.Tcwaw);
		else {
			/*
			 * TODO
			 * implement Tcwaw delay
			 */
		}

		break;

	case NAND_CMD_STATUS:
		/*
		 * Apply this short delay to meet Twhr
		 */
		if (nand_info->type == BANK_TYPE_NAND)
			nand->ndelay(nand_info->nand_timing.
					common_nand_timing.busy_wait_timing.Twhr);
		else {
			/*
			 * TODO
			 * implement Tadl delay
			 */
		}

		break;

	case NAND_CMD_RNDOUTSTART:
		/*
		 * Apply this short delay to meet Twhr2
		 */
		if (nand_info->type == BANK_TYPE_NAND)
			nand->ndelay(nand_info->nand_timing.
					common_nand_timing.busy_wait_timing.Twhr2);
		else {
			/*
			 * TODO
			 * implement Twhr2 delay
			 */
		}

		break;

	default:
		break;
	}
}

static inline void
jz4775_nand_delay_after_address(struct jz4775_nand *nand,
		nand_flash_info_t *nand_info,
		unsigned int command)
{
	switch (command) {
	case NAND_CMD_READID:
		/*
		 * Apply this short delay
		 * always to ensure that we do wait Twhr in
		 * any case on any machine.
		 */
		nand->udelay(nand->chip.chip_delay);

		break;

	case NAND_CMD_SET_FEATURES:
	case NAND_CMD_SEQIN:
		/*
		 * Apply this short delay to meet Tadl
		 */
		if (nand_info->type == BANK_TYPE_NAND)
			nand->ndelay(nand_info->nand_timing.
					common_nand_timing.busy_wait_timing.Tadl);
		else {
			/*
			 * TODO
			 * implement Tadl delay
			 */
		}

		break;

	case NAND_CMD_RNDIN:
		/*
		 * Apply this short delay to meet Tccs
		 */
		if (nand_info->type == BANK_TYPE_NAND)
			nand->ndelay(nand_info->nand_timing.
					common_nand_timing.busy_wait_timing.Tccs);
		else {
			/*
			 * TODO
			 * implement Tccs delay
			 */
		}

		break;

	default:
		break;
	}
}

static void jz4775_nand_command(struct mtd_info *mtd, unsigned int command,
			 int column, int page_addr)
{
	register struct nand_chip *chip = mtd->priv;
	int ctrl = NAND_CTRL_CLE | NAND_CTRL_CHANGE;

	int old_busy_poll;
	struct jz4775_nand *nand;
	nand_flash_if_t *nand_if;
	nand_flash_info_t *nand_info;

	nand = mtd_to_jz4775_nand(mtd);
	old_busy_poll = nand->busy_poll;

	nand_if = nand->nand_flash_if_table[nand->curr_nand_flash_if];
	nand_if->curr_command = command;

	nand_info = nand->curr_nand_flash_info;

	/*
	 * R/B# polling policy
	 */
	switch (command) {
	case NAND_CMD_READID:
	case NAND_CMD_RESET:
		nand->busy_poll = 1;

		break;
	}

	/* Write out the command to the device */
	if (command == NAND_CMD_SEQIN) {
		int readcmd;

		if (column >= mtd->writesize) {
			/* OOB area */
			column -= mtd->writesize;
			readcmd = NAND_CMD_READOOB;
		} else if (column < 256) {
			/* First 256 bytes --> READ0 */
			readcmd = NAND_CMD_READ0;
		} else {
			column -= 256;
			readcmd = NAND_CMD_READ1;
		}
		chip->cmd_ctrl(mtd, readcmd, ctrl);
		ctrl &= ~NAND_CTRL_CHANGE;
	}
	chip->cmd_ctrl(mtd, command, ctrl);

	jz4775_nand_delay_after_command(nand, nand_info, command);

	/* Address cycle, when necessary */
	ctrl = NAND_CTRL_ALE | NAND_CTRL_CHANGE;
	/* Serially input address */
	if (column != -1) {
		chip->cmd_ctrl(mtd, column, ctrl);
		ctrl &= ~NAND_CTRL_CHANGE;
	}

	if (page_addr != -1) {
		chip->cmd_ctrl(mtd, page_addr, ctrl);
		ctrl &= ~NAND_CTRL_CHANGE;
		chip->cmd_ctrl(mtd, page_addr >> 8, ctrl);
		/* One more address cycle for devices > 32MiB */
		if (chip->chipsize > (32 << 20))
			chip->cmd_ctrl(mtd, page_addr >> 16, ctrl);
	}

	jz4775_nand_delay_after_address(nand, nand_info, command);

	chip->cmd_ctrl(mtd, NAND_CMD_NONE, NAND_NCE | NAND_CTRL_CHANGE);

	/*
	 * Program and erase have their own
	 * busy handlers status and sequential
	 * in needs no delay
	 */
	switch (command) {

	case NAND_CMD_PAGEPROG:
	case NAND_CMD_ERASE1:
	case NAND_CMD_ERASE2:
	case NAND_CMD_SEQIN:
	case NAND_CMD_STATUS:
		return;

	case NAND_CMD_RESET:
		if (chip->dev_ready) {
			/*
			 * Apply this short delay always
			 * to ensure that we do wait tRST in
			 * any case on any machine.
			 */
			mdelay(nand, MAX_RESET_DELAY_MS);
			break;
		}

		mdelay(nand, MAX_RESET_DELAY_MS);

		chip->cmd_ctrl(mtd, NAND_CMD_STATUS,
			       NAND_CTRL_CLE | NAND_CTRL_CHANGE);

		jz4775_nand_delay_after_command(nand, nand_info, command);

		chip->cmd_ctrl(mtd,
			       NAND_CMD_NONE, NAND_NCE | NAND_CTRL_CHANGE);
		while (!(chip->read_byte(mtd) & NAND_STATUS_READY))
				;
		return;

		/* This applies to read commands */
	default:
		/*
		 * If we don't have access
		 * to the busy pin, we apply the given
		 * command delay
		 */
		if (!chip->dev_ready) {
			nand->udelay(chip->chip_delay);
			return;
		}
	}
	/*
	 * Apply this short delay
	 * always to ensure that we do wait tWB in
	 * any case on any machine.
	 */
	nand->ndelay(100);

	nand->nand_wait_ready(mtd);

	nand->busy_poll = old_busy_poll;
}

static void jz4775_nand_command_lp(struct mtd_info *mtd,
		unsigned int command, int column, int page_addr)
{
	register struct nand_chip *chip = mtd->priv;

	struct jz4775_nand *nand;
	nand_flash_if_t *nand_if;
	nand_flash_info_t *nand_info;

	nand = mtd_to_jz4775_nand(mtd);
	nand_if = nand->nand_flash_if_table[nand->curr_nand_flash_if];
	nand_if->curr_command = command;

	nand_info = nand->curr_nand_flash_info;

	/* Emulate NAND_CMD_READOOB */
	if (command == NAND_CMD_READOOB) {
		column += mtd->writesize;
		command = NAND_CMD_READ0;
	}

	/* Command latch cycle */
	chip->cmd_ctrl(mtd, command & 0xff,
		       NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);

	jz4775_nand_delay_after_command(nand, nand_info, command);

	if (column != -1 || page_addr != -1) {
		int ctrl = NAND_CTRL_CHANGE | NAND_NCE | NAND_ALE;

		/* Serially input address */
		if (column != -1) {
			chip->cmd_ctrl(mtd, column, ctrl);
			ctrl &= ~NAND_CTRL_CHANGE;
			chip->cmd_ctrl(mtd, column >> 8, ctrl);
		}
		if (page_addr != -1) {
			chip->cmd_ctrl(mtd, page_addr, ctrl);
			chip->cmd_ctrl(mtd, page_addr >> 8,
				       NAND_NCE | NAND_ALE);
			/* One more address cycle for devices > 128MiB */
			if (chip->chipsize > (128 << 20))
				chip->cmd_ctrl(mtd, page_addr >> 16,
					       NAND_NCE | NAND_ALE);

		}
	}

	jz4775_nand_delay_after_address(nand, nand_info, command);

	chip->cmd_ctrl(mtd, NAND_CMD_NONE, NAND_NCE | NAND_CTRL_CHANGE);

	/*
	 * Program and erase have their own
	 * busy handlers status, sequential
	 * in, and deplete1 need no delay.
	 */
	switch (command) {

	case NAND_CMD_CACHEDPROG:
	case NAND_CMD_PAGEPROG:
	case NAND_CMD_ERASE1:
	case NAND_CMD_ERASE2:
	case NAND_CMD_SEQIN:
	case NAND_CMD_RNDIN:
	case NAND_CMD_STATUS:
	case NAND_CMD_DEPLETE1:
		return;

	case NAND_CMD_STATUS_ERROR:
	case NAND_CMD_STATUS_ERROR0:
	case NAND_CMD_STATUS_ERROR1:
	case NAND_CMD_STATUS_ERROR2:
	case NAND_CMD_STATUS_ERROR3:
		/*
		 * Read error status commands
		 * require only a short delay
		 */
		nand->udelay(chip->chip_delay);
		return;

	case NAND_CMD_RESET:
		if (chip->dev_ready) {
			/*
			 * Apply this short delay always to
			 * ensure that we do wait tRST in
			 * any case on any machine.
			 */
			mdelay(nand, MAX_RESET_DELAY_MS);
			break;
		}

		mdelay(nand, MAX_RESET_DELAY_MS);

		chip->cmd_ctrl(mtd, NAND_CMD_STATUS,
			       NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);

		jz4775_nand_delay_after_command(nand, nand_info, command);

		chip->cmd_ctrl(mtd, NAND_CMD_NONE,
			       NAND_NCE | NAND_CTRL_CHANGE);
		while (!(chip->read_byte(mtd) & NAND_STATUS_READY))
				;
		return;

	case NAND_CMD_RNDOUT:
		/* No ready / busy check necessary */
		chip->cmd_ctrl(mtd, NAND_CMD_RNDOUTSTART,
			       NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);

		jz4775_nand_delay_after_command(nand, nand_info, command);

		chip->cmd_ctrl(mtd, NAND_CMD_NONE,
			       NAND_NCE | NAND_CTRL_CHANGE);
		return;

	case NAND_CMD_READ0:
		chip->cmd_ctrl(mtd, NAND_CMD_READSTART,
			       NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
		chip->cmd_ctrl(mtd, NAND_CMD_NONE,
			       NAND_NCE | NAND_CTRL_CHANGE);

		/* This applies to read commands */
	default:
		/*
		 * If we don't have access to the busy pin, we apply the given
		 * command delay.
		 */
		if (!chip->dev_ready) {
			nand->udelay(chip->chip_delay);
			return;
		}
	}

	/*
	 * Apply this short delay always to ensure that we do wait tWB in
	 * any case on any machine.
	 */
	nand->ndelay(100);

	nand->nand_wait_ready(mtd);
}

static void
jz4775_nand_resolve_reloc_codes(void *to, void *from, unsigned long size)
{
	union mips_instruction *insn = (union mips_instruction *)to;
	unsigned long offset = (unsigned long)to - (unsigned long)from;
	unsigned long i;

	for (i = 0; i < size / sizeof(int); i++) {
		switch (insn[i].i_format.opcode) {
		case j_op:
			insn[i].j_format.target +=
					(unsigned int)(offset >> 2) & 0x3ffffff;
			break;

		default:
			break;
		}
	}
}

static void *
jz4775_nand_load_func_to_tcsm(struct jz4775_nand *nand, void *func)
{
	unsigned long int size;
	unsigned long int offset;

	char modname[50];
	char name[50];
	int ret;

	struct cpumask mask;
	int cpu;
	void *tcsm = 0;
	extern unsigned int get_cpu_tcsm(int cpu,int len,char *name);

	if (func) {
		ret = lookup_symbol_attrs((unsigned long)func,
				&size, &offset, modname, name);
		if (ret)
			goto err_return;

		cpumask_setall(&mask);
		for_each_cpu(cpu, &mask) {
			tcsm = (void *)get_cpu_tcsm(cpu, size, name);
			if (!tcsm) {
				ret = -ENOMEM;

				/*
				 * TODO release TCSM we got
				 */
				goto err_return;
			}
			memcpy(tcsm, func, size);
			jz4775_nand_resolve_reloc_codes(tcsm, func, size);
			dma_cache_wback_inv((unsigned long)tcsm, size);
		}
	}

err_return:
	return tcsm;
}

static int jz4775_nand_reloc_hot_to_tcsm(struct jz4775_nand *nand)
{
	struct nand_chip *chip = &nand->chip;
	void *addr;

	/*
	 * reloc following functions
	 *
	 * chip->cmdfunc;
	 * chip->dev_ready;
	 * chip->select_chip;
	 * chip->cmd_ctrl;
	 */

	addr = jz4775_nand_load_func_to_tcsm(nand, chip->cmdfunc);
	if (!addr)
		goto err_return;
	chip->cmdfunc = addr;

	addr = jz4775_nand_load_func_to_tcsm(nand, chip->dev_ready);
	if (!addr)
		goto err_return;
	chip->dev_ready = addr;

	addr = jz4775_nand_load_func_to_tcsm(nand, chip->select_chip);
	if (!addr)
		goto err_return;
	chip->select_chip = addr;

	addr = jz4775_nand_load_func_to_tcsm(nand, chip->cmd_ctrl);
	if (!addr)
		goto err_return;
	chip->cmd_ctrl = addr;

	blast_icache32();

	return 0;

err_return:
	return -ENOMEM;
}

static void jz4775_nand_unreloc_hot_from_tcsm(struct jz4775_nand *nand)
{
	/*
	 * TODO: need tcsm_put
	 */
}

static bool jz4775_nand_dma_nand_filter(struct dma_chan *chan,
		void *filter_param)
{
	struct jz4775_nand *nand = container_of(filter_param,
			struct jz4775_nand, dma_pipe_nand);

	/*
	 * chan_id must 30, also is PHY channel1,
	 * i did some special modification for channel1
	 * of ingenic dmaenginc codes.
	 */
	return (int)chan->private == (int)nand->dma_pipe_nand.type &&
			chan->chan_id == 30;
}

static int jz4775_nand_request_dma(struct jz4775_nand* nand)
{
	nand_flash_if_t *nand_if;
	struct jzdma_master *dma_master;
	unsigned int reg_dmac;
	dma_cap_mask_t mask;
	int ret = 0;

	dma_cap_zero(mask);
	dma_cap_set(DMA_SLAVE, mask);

	/*
	 * request NAND channel
	 */
	nand->dma_pipe_nand.type = JZDMA_REQ_AUTO;
	nand->dma_pipe_nand.chan = dma_request_channel(mask,
			jz4775_nand_dma_nand_filter, &nand->dma_pipe_nand);
	if (!nand->dma_pipe_nand.chan)
		return -ENXIO;

	/*
	 * basic configure DMA channel
	 */
	dma_master = to_jzdma_chan(nand->dma_pipe_nand.chan)->master;
	reg_dmac = readl(dma_master->iomem + DMAC);
	if (!(reg_dmac & BIT(1))) {
		/*
		 * enable special channel0,1
		 */
		writel(reg_dmac | BIT(1), dma_master->iomem + DMAC);

		dev_info(&nand->pdev->dev, "enable DMA"
				" special channel<0, 1>\n");
	}

	nand->dma_buf.buf = dma_alloc_coherent(&nand->pdev->dev,
			DMA_BUF_SIZE, &nand->dma_buf.phy_addr, GFP_KERNEL);
	nand->dma_buf.size = DMA_BUF_SIZE;
	if (!nand->dma_buf.buf) {
		ret = -ENOMEM;
		goto err_release_nand_channel;
	}

	dma_cache_wback_inv(CKSEG0ADDR(nand->dma_buf.buf), nand->dma_buf.size);

	nand_if = nand->nand_flash_if_table[0];
	nand->dma_pipe_nand.cfg.dst_addr =
			(dma_addr_t)CPHYSADDR(nand_if->cs.io_nand_dat);
	nand->dma_pipe_nand.cfg.src_addr =
			(dma_addr_t)CPHYSADDR(nand_if->cs.io_nand_dat);

	return 0;

err_release_nand_channel:
	dma_release_channel(nand->dma_pipe_nand.chan);

	return ret;
}

static int jz4775_nand_ecc_calculate_bch(struct mtd_info *mtd,
		const uint8_t *dat, uint8_t *ecc_code)
{
	struct nand_chip *chip;
	struct jz4775_nand *nand;
	bch_request_t *req;

	chip = mtd->priv;

	if (chip->state == FL_READING)
		return 0;

	nand = mtd_to_jz4775_nand(mtd);
	req  = &nand->bch_req;

	req->raw_data = dat;
	req->type     = BCH_REQ_ENCODE;
	req->ecc_data = ecc_code;

	bch_request_submit(req);

	wait_for_completion(&nand->bch_req_done);

	return 0;
}

static int jz4775_nand_ecc_correct_bch(struct mtd_info *mtd, uint8_t *dat,
		uint8_t *read_ecc, uint8_t *calc_ecc)
{
	struct nand_chip *chip;
	struct jz4775_nand *nand;
	bch_request_t *req;

	chip = mtd->priv;
	nand = mtd_to_jz4775_nand(mtd);
	req  = &nand->bch_req;

	req->raw_data = dat;
	req->type     = BCH_REQ_DECODE_CORRECT;
	req->ecc_data = read_ecc;

	bch_request_submit(req);

	wait_for_completion(&nand->bch_req_done);

	if (req->ret_val == BCH_RET_OK)
		return req->cnt_ecc_errors;

	return -1;
}

void jz4775_nand_bch_req_complete(struct bch_request *req)
{
	struct jz4775_nand *nand;

	nand = container_of(req, struct jz4775_nand, bch_req);

	complete(&nand->bch_req_done);
}

static irqreturn_t jz4775_nand_busy_isr(int irq, void *devid)
{
	nand_flash_if_t *nand_if = devid;

	complete(&nand_if->ready);

	return IRQ_HANDLED;
}

static int request_busy_poll(nand_flash_if_t *nand_if)
{
	int ret;

	if (!gpio_is_valid(nand_if->busy_gpio))
		return -EINVAL;

	ret = gpio_request(nand_if->busy_gpio,
				label_busy_gpio[nand_if->bank]);
	if (ret)
		return ret;

	ret = gpio_direction_input(nand_if->busy_gpio);

	return ret;
}

static int request_busy_irq(nand_flash_if_t *nand_if)
{
	int ret;
	unsigned long irq_flags;

	if (!gpio_is_valid(nand_if->busy_gpio))
		return -EINVAL;

	ret = gpio_request(nand_if->busy_gpio,
				label_busy_gpio[nand_if->bank]);
	if (ret)
		return ret;

	ret = gpio_direction_input(nand_if->busy_gpio);
	if (ret)
		return ret;

	nand_if->busy_irq = gpio_to_irq(nand_if->busy_gpio);

	irq_flags = nand_if->busy_gpio_low_assert ?
			IRQF_TRIGGER_RISING :
				IRQF_TRIGGER_FALLING;

	ret = request_irq(nand_if->busy_irq, jz4775_nand_busy_isr,
				irq_flags, label_busy_gpio[nand_if->bank], nand_if);

	if (ret) {
		gpio_free(nand_if->busy_gpio);
		return ret;
	}

	init_completion(&nand_if->ready);

	if (!nand_if->ready_timout_ms)
		nand_if->ready_timout_ms = MAX_RB_TIMOUT_MS;

	return 0;
}

static nand_flash_info_t *
jz4775_nand_match_nand_chip_info(struct jz4775_nand *nand)
{
	struct mtd_info *mtd;
	struct nand_chip *chip;

	nand_flash_if_t *nand_if;
	struct jz4775_nand_platform_data *pdata;

	unsigned int nand_mfr_id;
	unsigned int nand_dev_id;
	int i;

	pdata = nand->pdata;
	chip = &nand->chip;
	mtd = &nand->mtd;

	nand_if = nand->nand_flash_if_table[0];

	if (!chip->onfi_version) {
		/*
		 * by traditional way
		 */
		chip->select_chip(mtd, 0);
		chip->cmdfunc(mtd, NAND_CMD_RESET, -1, -1);
		chip->cmdfunc(mtd, NAND_CMD_READID, 0x00, -1);
		nand_mfr_id = chip->read_byte(mtd);
		nand_dev_id = chip->read_byte(mtd);
		chip->select_chip(mtd, -1);

		/*
		 * first match from board specific timings
		 */
		for (i = 0; i < pdata->num_nand_flash_info; i++) {
			if (nand_mfr_id ==
					pdata->nand_flash_info_table[i].nand_mfr_id &&
				nand_dev_id ==
					pdata->nand_flash_info_table[i].nand_dev_id &&
				nand_if->cs.bank_type ==
					pdata->nand_flash_info_table[i].type)

				return &pdata->nand_flash_info_table[i];
		}

		/*
		 * if got nothing form board specific timings
		 * we try to match form driver built-in timings
		 */
		for (i = 0; i < ARRAY_SIZE(builtin_nand_info_table); i++) {
			if (nand_mfr_id ==
					builtin_nand_info_table[i].nand_mfr_id &&
				nand_dev_id ==
					builtin_nand_info_table[i].nand_dev_id &&
				nand_if->cs.bank_type ==
					builtin_nand_info_table[i].type)

				return &builtin_nand_info_table[i];
		}
	} else {
		/*
		 * by ONFI way
		 */


		/*
		 * first match from board specific timings
		 */
		for (i = 0; i < pdata->num_nand_flash_info; i++) {
			if (!strncmp(chip->onfi_params.model,
					pdata->nand_flash_info_table[i].name, 20) &&
					nand_if->cs.bank_type ==
							pdata->nand_flash_info_table[i].type)
				return &pdata->nand_flash_info_table[i];
		}

		/*
		 * if got nothing form board specific timings
		 * we try to match form driver built-in timings
		 */
		for (i = 0; i < ARRAY_SIZE(builtin_nand_info_table); i++) {
			if (!strncmp(chip->onfi_params.model,
					builtin_nand_info_table[i].name, 20) &&
					nand_if->cs.bank_type ==
							builtin_nand_info_table[i].type)
				return &builtin_nand_info_table[i];
		}
	}


	if (!chip->onfi_version) {
		  dev_err(&nand->pdev->dev,
				  "Failed to find NAND info for devid: 0x%x\n",
						  nand_dev_id);
	} else {
		  dev_err(&nand->pdev->dev,
				  "Failed to find NAND info for model: %s\n",
						  chip->onfi_params.model);
	}

	return NULL;
}

static inline void jz4775_nand_cpu_read_buf(struct mtd_info *mtd,
		uint8_t *buf, int len)
{
	int i;
	struct nand_chip *chip = mtd->priv;

	for (i = 0; i < len; i++)
		buf[i] = readb(chip->IO_ADDR_R);
}

static inline void jz4775_nand_noirq_dma_read(struct mtd_info *mtd,
		uint8_t *addr, int len)
{
	struct jz4775_nand *nand = mtd_to_jz4775_nand(mtd);
	struct jzdma_channel *dmac_nand;
	unsigned long timeo;
	int bytes_left;

	int *dst_buf = (int *)addr;
	int *src_buf = (int *)nand->dma_buf.buf;
	int i;

	/*
	 * TODO:
	 * this is ugly but got great speed gain
	 * this stuff implement none-interrupt DMA transfer
	 * and raw NAND read speed gain is about 40%
	 *
	 * fix can not invalidate cache under high memory
	 * this problem is caused by our kernel porting
	 *
	 * now we use following data path to workaround.
	 * NAND ---> KSEG1 Buffer ---> buffer
	 *      DMA          CPU copy back
	 *
	 * step1. configure NAND channel, NAND -> KSEG1 buffer
	 */
	dmac_nand = to_jzdma_chan(nand->dma_pipe_nand.chan);

	writel(nand->dma_buf.phy_addr, dmac_nand->iomem + CH_DTA);
	writel(nand->dma_pipe_nand.cfg.src_addr,
			dmac_nand->iomem + CH_DSA);
	writel(DCM_CH1_NAND_TO_DDR | DCM_DAI |
			(7 << 8), dmac_nand->iomem + CH_DCM);
	writel(len, dmac_nand->iomem + CH_DTC);
	writel(nand->dma_pipe_nand.type, dmac_nand->iomem + CH_DRT);

	/*
	 * step2. start NAND transfer
	 */
	writel(BIT(31) | BIT(0), dmac_nand->iomem + CH_DCS);

	/*
	 * step3. wait for NAND transfer done
	 */
	timeo = jiffies + msecs_to_jiffies(MAX_DMA_TRANSFER_TIMOUT_MS);
	do {
		if (readl(dmac_nand->iomem + CH_DCS) & DCS_TT)
			goto dma_done;
	} while (time_before(jiffies, timeo));

	if (!(readl(dmac_nand->iomem + CH_DCS) & DCS_TT)) {
		writel(0, dmac_nand->iomem + CH_DCS);

		WARN(1, "Timeout when DMA read NAND for %dms.\n",
				MAX_DMA_TRANSFER_TIMOUT_MS);
		/*
		 * emergency CPU transfer
		 */
		bytes_left = readl(dmac_nand->iomem + CH_DTC);

		for (i = 0; i < len - bytes_left; i++)
			addr[i] = ((uint8_t *)nand->dma_buf.buf)[i];

		jz4775_nand_cpu_read_buf(mtd,
				(uint8_t *)(addr + len - bytes_left),
				bytes_left);

		return;
	}

dma_done:
	/*
	 * step4. stop NAND transfer
	 */
	writel(0, dmac_nand->iomem + CH_DCS);

	/*
	 * step5. copy back KSEG1 buffer -> buffer
	 */
	for (i = 0; i < (len >> 2); i += 16) {
		dst_buf[i +  0] = src_buf[i +  0];
		dst_buf[i +  1] = src_buf[i +  1];
		dst_buf[i +  2] = src_buf[i +  2];
		dst_buf[i +  3] = src_buf[i +  3];
		dst_buf[i +  4] = src_buf[i +  4];
		dst_buf[i +  5] = src_buf[i +  5];
		dst_buf[i +  6] = src_buf[i +  6];
		dst_buf[i +  7] = src_buf[i +  7];

		dst_buf[i +  8] = src_buf[i +  8];
		dst_buf[i +  9] = src_buf[i +  9];
		dst_buf[i + 10] = src_buf[i + 10];
		dst_buf[i + 11] = src_buf[i + 11];
		dst_buf[i + 12] = src_buf[i + 12];
		dst_buf[i + 13] = src_buf[i + 13];
		dst_buf[i + 14] = src_buf[i + 14];
		dst_buf[i + 15] = src_buf[i + 15];
	}
}

static void jz4775_nand_read_buf(struct mtd_info *mtd, uint8_t *buf, int len)
{
	if (((uint32_t)buf & 0x3) || (len & 0x3f))
		jz4775_nand_cpu_read_buf(mtd, buf, len);
	else
		jz4775_nand_noirq_dma_read(mtd, buf, len);
}

static inline void jz4775_nand_cpu_write_buf(struct mtd_info *mtd,
		const uint8_t *buf, int len)
{
	int i;
	struct nand_chip *chip = mtd->priv;

	for (i = 0; i < len; i++)
		writeb(buf[i], chip->IO_ADDR_W);
}

static inline void jz4775_nand_noirq_dma_write(struct mtd_info *mtd,
		const uint8_t *addr, int len)
{
	struct jz4775_nand *nand = mtd_to_jz4775_nand(mtd);
	struct jzdma_channel *dmac_nand;
	unsigned long timeo;
	int bytes_left;

	int *dst_buf = (int *)nand->dma_buf.buf;
	int *src_buf = (int *)addr;
	int i;

	/*
	 * TODO:
	 * this is ugly but got great speed gain
	 * this stuff implement none-interrupt DMA transfer
	 * and raw NAND read speed gain is about 40%
	 *
	 * fix can not invalidate cache under high memory
	 * this problem is caused by our kernel porting
	 *
	 * now we use following data path to workaround.
	 * buffer ---> KSEG1 Buffer ---> NAND
	 *        CPU               DMA
	 *
     *
	 * step1. buffer -> KSEG1 buffer
	 */
	for (i = 0; i < (len >> 2); i += 16) {
		dst_buf[i +  0] = src_buf[i +  0];
		dst_buf[i +  1] = src_buf[i +  1];
		dst_buf[i +  2] = src_buf[i +  2];
		dst_buf[i +  3] = src_buf[i +  3];
		dst_buf[i +  4] = src_buf[i +  4];
		dst_buf[i +  5] = src_buf[i +  5];
		dst_buf[i +  6] = src_buf[i +  6];
		dst_buf[i +  7] = src_buf[i +  7];

		dst_buf[i +  8] = src_buf[i +  8];
		dst_buf[i +  9] = src_buf[i +  9];
		dst_buf[i + 10] = src_buf[i + 10];
		dst_buf[i + 11] = src_buf[i + 11];
		dst_buf[i + 12] = src_buf[i + 12];
		dst_buf[i + 13] = src_buf[i + 13];
		dst_buf[i + 14] = src_buf[i + 14];
		dst_buf[i + 15] = src_buf[i + 15];
	}

	/*
	 * step2. configure NAND channel, NAND -> KSEG1 buffer
	 */
	dmac_nand = to_jzdma_chan(nand->dma_pipe_nand.chan);

	writel(nand->dma_pipe_nand.cfg.dst_addr, dmac_nand->iomem + CH_DTA);
	writel(nand->dma_buf.phy_addr,
			dmac_nand->iomem + CH_DSA);
	writel(DCM_CH1_DDR_TO_NAND | DCM_SAI |
			(7 << 8), dmac_nand->iomem + CH_DCM);
	writel(len, dmac_nand->iomem + CH_DTC);
	writel(nand->dma_pipe_nand.type, dmac_nand->iomem + CH_DRT);

	/*
	 * step3. start NAND transfer
	 */
	writel(BIT(31) | BIT(0), dmac_nand->iomem + CH_DCS);

	/*
	 * step4. wait for NAND transfer done
	 */
	timeo = jiffies + msecs_to_jiffies(MAX_DMA_TRANSFER_TIMOUT_MS);
	do {
		if (readl(dmac_nand->iomem + CH_DCS) & DCS_TT) {
			/*
			 * step5. stop NAND transfer
			 */
			writel(0, dmac_nand->iomem + CH_DCS);
			return;
		}
	} while (time_before(jiffies, timeo));

	if (!(readl(dmac_nand->iomem + CH_DCS) & DCS_TT)) {
		writel(0, dmac_nand->iomem + CH_DCS);

		WARN(1, "Timeout when DMA read NAND for %dms.\n",
				MAX_DMA_TRANSFER_TIMOUT_MS);
		/*
		 * emergency CPU transfer
		 */
		bytes_left = readl(dmac_nand->iomem + CH_DTC);

		jz4775_nand_cpu_write_buf(mtd,
				(uint8_t *)(addr + len - bytes_left),
				bytes_left);

		return;
	}
}

static void jz4775_nand_write_buf(struct mtd_info *mtd,
		const uint8_t *buf, int len)
{
	if (((uint32_t)buf & 0x3) || (len & 0x3f))
		jz4775_nand_cpu_write_buf(mtd, buf, len);
	else
		jz4775_nand_noirq_dma_write(mtd, buf, len);
}

static int jz4775_nand_pre_init(struct jz4775_nand *nand)
{
	if (nand->curr_nand_flash_info->nand_pre_init)
		return nand->curr_nand_flash_info->nand_pre_init(nand);

	return 0;
}

static int jz4775_nand_onfi_set_features(struct mtd_info *mtd,
		struct nand_chip *chip, int addr, uint8_t *subfeature_param)
{
	int status;

	if (!chip->onfi_version)
		return -EINVAL;

	chip->cmdfunc(mtd, NAND_CMD_SET_FEATURES, addr, -1);
	chip->write_buf(mtd, subfeature_param, ONFI_SUBFEATURE_PARAM_LEN);
	status = chip->waitfunc(mtd, chip);
	if (status & NAND_STATUS_FAIL)
		return -EIO;
	return 0;
}

static int jz4775_nand_onfi_get_features(struct mtd_info *mtd,
		struct nand_chip *chip, int addr, uint8_t *subfeature_param)
{
	if (!chip->onfi_version)
		return -EINVAL;

	/* clear the sub feature parameters */
	memset(subfeature_param, 0, ONFI_SUBFEATURE_PARAM_LEN);

	chip->cmdfunc(mtd, NAND_CMD_GET_FEATURES, addr, -1);
	chip->read_buf(mtd, subfeature_param, ONFI_SUBFEATURE_PARAM_LEN);
	return 0;
}

#ifdef CONFIG_DEBUG_FS

static int jz4775_nand_debugfs_show(struct seq_file *m, void *__unused)
{
	struct jz4775_nand *nand = (struct jz4775_nand *)m->private;
	nand_flash_if_t *nand_if;
	nand_flash_info_t *nand_info = nand->curr_nand_flash_info;
	int i, j;

	seq_printf(m, "Attached banks:\n");
	for (i = 0; i < nand->num_nand_flash_if; i++) {
		nand_if = nand->nand_flash_if_table[i];

		seq_printf(m, "bank%d\n", nand_if->bank);
	}

	if (nand->curr_nand_flash_if != -1) {
		nand_if = nand->nand_flash_if_table[nand->curr_nand_flash_if];
		seq_printf(m, "selected: bank%d\n",
				nand_if->bank);
	} else {
		seq_printf(m, "selected: none\n");
	}

	if (nand_info) {
		seq_printf(m, "\n");
		seq_printf(m, "Attached NAND flash:\n");
		seq_printf(m, "Chip name: %s\n", nand_info->name);
		if (nand->chip.onfi_version) {
			seq_printf(m, "ONFI: v%d\n", nand->chip.onfi_version);
			seq_printf(m, "Timing mode: %d\n",
					nand_info->onfi_special.timing_mode);
			seq_printf(m, "Chip mfrid: 0x%x(%s)\n", nand_info->nand_mfr_id,
					nand->chip.onfi_params.manufacturer);
		} else {
			seq_printf(m, "ONFI: unsupported\n");
			/* Try to identify manufacturer */
			for (i = 0; nand_manuf_ids[i].id != 0x0; i++) {
				if (nand_manuf_ids[i].id == nand_info->nand_mfr_id)
					break;
			}
			seq_printf(m, "Chip mfrid: 0x%x(%s)\n", nand_info->nand_mfr_id,
					nand_manuf_ids[i].name);
		}

		seq_printf(m, "Chip devid: 0x%x\n", nand_info->nand_dev_id);
		seq_printf(m, "Chip size: %dMB\n", (int)(nand->chip.chipsize >> 20));
		seq_printf(m, "Erase size: %ubyte\n", nand->mtd.erasesize);
		seq_printf(m, "Write size: %dbyte\n", nand->mtd.writesize);
		seq_printf(m, "OOB size: %dbyte\n", nand->mtd.oobsize);

		seq_printf(m, "\n");
		seq_printf(m, "Data path:\n");
		seq_printf(m, "Use DMA: %d\n", nand->use_dma);
		seq_printf(m, "Use R/B# poll: %d\n", nand->busy_poll);

		seq_printf(m, "\n");
		seq_printf(m, "NAND flash output driver strength: ");
		switch (nand_info->output_strength) {
		case NAND_OUTPUT_NORMAL_DRIVER:
			seq_printf(m, "Normal driver\n");
			break;

		case NAND_OUTPUT_UNDER_DRIVER1:
			seq_printf(m, "Under driver(1)\n");
			break;
		case NAND_OUTPUT_UNDER_DRIVER2:
			seq_printf(m, "Under driver(2)\n");
			break;

		case NAND_OUTPUT_OVER_DRIVER1:
			seq_printf(m, "Over driver(1)\n");
			break;
		case NAND_OUTPUT_OVER_DRIVER2:
			seq_printf(m, "Over driver(2)\n");
			break;
		case CAN_NOT_ADJUST_OUTPUT_STRENGTH:
			seq_printf(m, "unsupport\n");
			break;
		}
		seq_printf(m, "NAND flash R/B# pull-down driver strength: ");
		switch (nand_info->rb_down_strength) {
		case NAND_RB_DOWN_FULL_DRIVER:
			seq_printf(m, "full\n");
			break;

		case NAND_RB_DOWN_THREE_QUARTER_DRIVER:
			seq_printf(m, "3/4 full\n");
			break;

		case NAND_RB_DOWN_ONE_HALF_DRIVER:
			seq_printf(m, "1/2 full\n");
			break;

		case NAND_RB_DOWN_ONE_QUARTER_DRIVER:
			seq_printf(m, "1/4 full\n");
			break;

		case CAN_NOT_ADJUST_RB_DOWN_STRENGTH:
			seq_printf(m, "unsupport\n");
			break;
		}

		seq_printf(m, "\n");
		seq_printf(m, "Attached NAND flash ECC:\n");
		seq_printf(m, "ECC type: %s\n", nand->ecc_type == NAND_ECC_TYPE_HW ?
				"HW-BCH" : "SW-BCH");
		if (nand->ecc_type == NAND_ECC_TYPE_SW) {
			struct nand_bch_control *nbc = nand->chip.ecc.priv;
			/*
			 * check these parameters you can make a
			 * fixed configuration to get speed improvement
			 */
			seq_printf(m, "Soft ECC-BCH parameter m: %d\n",
					nbc->bch->m);
			seq_printf(m, "Soft ECC-BCH parameter t: %d\n",
					nbc->bch->t);
			seq_printf(m, "\n");
		}

		seq_printf(m, "ECC size: %dbyte\n", nand->chip.ecc.size);
		seq_printf(m, "ECC bits: %d\n", nand->chip.ecc.strength);
		seq_printf(m, "ECC bytes: %d\n", nand->chip.ecc.bytes);
		seq_printf(m, "ECC steps: %d\n", nand->chip.ecc.steps);

		seq_printf(m, "\n");
		seq_printf(m, "ECC layout:\n");
		seq_printf(m, "ecclayout.eccbytes: %d\n", nand->ecclayout.eccbytes);
		seq_printf(m, "ecclayout.eccpos:\n");
		for (i = 0; i < nand->chip.ecc.steps; i++) {
			seq_printf(m, "ecc step: %d\n", i + 1);
			for (j = 0; j < nand->chip.ecc.bytes - 1; j++) {
				seq_printf(m, "%d, ",
						nand->ecclayout.eccpos[i * nand->chip.ecc.bytes + j]);

				if ((j + 1) % 10 == 0)
					seq_printf(m, "\n");
			}

			seq_printf(m, "%d\n",
					nand->ecclayout.eccpos[i * nand->chip.ecc.bytes + j]);
		}

		seq_printf(m, "ecclayout.oobavail: %d\n", nand->ecclayout.oobavail);
		seq_printf(m, "ecclayout.oobfree:\n");
		for (i = 0; nand->ecclayout.oobfree[i].length &&
					i < ARRAY_SIZE(nand->ecclayout.oobfree); i++) {
			seq_printf(m ,"oobfree[%d]:\n", i);
			seq_printf(m, "length: %u\n", nand->ecclayout.oobfree[i].length);
			seq_printf(m, "offset: %u\n", nand->ecclayout.oobfree[i].offset);
		}

		seq_printf(m, "\n");
		seq_printf(m, "Runtime informations:\n");
/*
 * TODO
 */
#if 0
		seq_printf(m, "Page read times: %llu\n", nand->cnt_page_read);
		seq_printf(m, "Page write times: %llu\n", nand->cnt_page_write);
		seq_printf(m, "Subpage read times: %llu\n", nand->cnt_subpage_read);
#endif

	}

	return 0;
}

static int jz4775_nand_debugfs_open(struct inode *inode, struct file *file)
{
	return single_open(file, jz4775_nand_debugfs_show, inode->i_private);
}

static const struct file_operations jz4775_nand_debugfs_ops = {
	.open     = jz4775_nand_debugfs_open,
	.read     = seq_read,
	.llseek   = seq_lseek,
	.release  = single_release,
};

static struct dentry *jz4775_nand_debugfs_init(struct jz4775_nand *nand)
{
	return debugfs_create_file(dev_name(&nand->pdev->dev), S_IFREG | S_IRUGO,
			debugfs_root, nand, &jz4775_nand_debugfs_ops);
}

#endif

static int jz4775_nand_probe(struct platform_device *pdev)
{
	int ret = 0;
	int bank = 0;
	int i = 0, j = 0, k = 0, m = 0;
	int eccpos_start;

	struct nand_chip *chip;
	struct mtd_info *mtd;

	struct jz4775_nand *nand;
	struct jz4775_nand_platform_data *pdata;

	nand_flash_if_t *nand_if;

	/*
	 * sanity check
	 */
	pdata = dev_get_platdata(&pdev->dev);
	if (!pdata) {
		dev_err(&pdev->dev, "Failed to get platform_data.\n");
		return -ENXIO;
	}

	nand = kzalloc(sizeof(struct jz4775_nand), GFP_KERNEL);
	if (!nand) {
		dev_err(&pdev->dev,
			"Failed to allocate jz4775_nand.\n");
		return -ENOMEM;
	}

	nand->pdev = pdev;
	nand->pdata = pdata;
	platform_set_drvdata(pdev, nand);

	nand->num_nand_flash_if = pdata->num_nand_flash_if;
	nand->xfer_type = pdata->xfer_type;
	nand->ecc_type = pdata->ecc_type;

	/*
	 * request GPEMC banks
	 */
	for (i = 0; i < nand->num_nand_flash_if; i++, j = i) {
		nand_if = &pdata->nand_flash_if_table[i];
		nand->nand_flash_if_table[i] = nand_if;
		bank = nand_if->bank;

		ret = gpemc_request_cs(&pdev->dev, &nand_if->cs, bank);
		if (ret) {
			dev_err(&pdev->dev,
				"Failed to request GPEMC bank%d.\n", bank);
			goto err_release_cs;
		}
	}

	/*
	 * request busy GPIO interrupt
	 */
	switch (nand->xfer_type) {
	case NAND_XFER_CPU_IRQ:
	case NAND_XFER_DMA_IRQ:
		for (i = 0; i < nand->num_nand_flash_if; i++, k = i) {
			nand_if = &pdata->nand_flash_if_table[i];

			if (nand_if->busy_gpio < 0)
				continue;

			ret = request_busy_irq(nand_if);
			if (ret) {
				dev_err(&pdev->dev,
					"Failed to request busy"
					" gpio irq for bank%d\n", bank);
				goto err_free_busy_irq;
			}
		}

		break;

	case NAND_XFER_CPU_POLL:
	case NAND_XFER_DMA_POLL:
		for (i = 0; i < nand->num_nand_flash_if; i++, k = i) {
			nand_if = &pdata->nand_flash_if_table[i];

			if (nand_if->busy_gpio < 0)
				continue;

			ret = request_busy_poll(nand_if);
			if (ret) {
				dev_err(&pdev->dev,
					"Failed to request busy"
					" gpio irq for bank%d\n", bank);
				goto err_free_busy_irq;
			}
		}

		nand->busy_poll = 1;

		break;

	default:
		WARN(1, "Unsupport transfer type.\n");
		BUG();

		break;
	}

	/*
	 * request WP GPIO
	 */
	for (i = 0; i < nand->num_nand_flash_if; i++, m = i) {
		nand_if = &pdata->nand_flash_if_table[i];

		if (nand_if->wp_gpio < 0)
			continue;

		if (!gpio_is_valid(nand_if->wp_gpio)) {
			dev_err(&pdev->dev,
				"Invalid wp GPIO:%d\n", nand_if->wp_gpio);

			ret = -EINVAL;
			goto err_free_wp_gpio;
		}

		bank = nand_if->bank;
		ret = gpio_request(nand_if->wp_gpio, label_wp_gpio[bank]);
		if (ret) {
			dev_err(&pdev->dev,
				"Failed to request wp GPIO:%d\n", nand_if->wp_gpio);

			goto err_free_wp_gpio;
		}

		gpio_direction_output(nand_if->wp_gpio, 0);

		/* Write protect disabled by default */
		jz4775_nand_enable_wp(nand_if, 0);
	}

	/*
	 * NAND flash devices support list override
	 */
	nand->nand_flash_table = pdata->nand_flash_table ?
		pdata->nand_flash_table : builtin_nand_flash_table;
	nand->num_nand_flash = pdata->nand_flash_table ?
		pdata->num_nand_flash :
			ARRAY_SIZE(builtin_nand_flash_table);

	/*
	 * attach to MTD subsystem
	 */
	chip              = &nand->chip;
	chip->chip_delay  = MAX_RB_DELAY_US;
	chip->cmdfunc     = jz4775_nand_command;
	chip->dev_ready   = jz4775_nand_dev_is_ready;
	chip->select_chip = jz4775_nand_select_chip;
	chip->cmd_ctrl    = jz4775_nand_cmd_ctrl;
	chip->onfi_get_features = jz4775_nand_onfi_get_features;
	chip->onfi_set_features = jz4775_nand_onfi_set_features;

	switch (nand->xfer_type) {
	case NAND_XFER_DMA_IRQ:
	case NAND_XFER_DMA_POLL:
		/*
		 * DMA transfer
		 */
		ret = jz4775_nand_request_dma(nand);
		if (ret) {
			dev_err(&pdev->dev, "Failed to request DMA channel.\n");
			goto err_free_wp_gpio;
		}

		chip->read_buf  = jz4775_nand_read_buf;
		chip->write_buf = jz4775_nand_write_buf;

		nand->use_dma = 1;

		break;

	case NAND_XFER_CPU_IRQ:
	case NAND_XFER_CPU_POLL:
		/*
		 * CPU transfer
		 */
		chip->read_buf  = jz4775_nand_cpu_read_buf;
		chip->write_buf = jz4775_nand_cpu_write_buf;

		break;

	default:
		WARN(1, "Unsupport transfer type.\n");
		BUG();

		break;
	}

	mtd              = &nand->mtd;
	mtd->priv        = chip;
	mtd->name        = dev_name(&pdev->dev);
	mtd->owner       = THIS_MODULE;

	/*
	 * if you use u-boot BBT creation code,specifying
	 * this flag will let the kernel fish out the BBT
	 * from the NAND, and also skip the full NAND scan
	 * that can take 1/2s or so. little things...
	 */
	if (pdata->flash_bbt) {
		chip->bbt_options |= NAND_BBT_USE_FLASH;
		chip->options |= NAND_SKIP_BBTSCAN;
	}
	/*
	 * nand_base handle subpage write by fill space
	 * where are outside of the subpage with 0xff,
	 * that make things totally wrong, so disable it.
	 */
	chip->options |= NAND_NO_SUBPAGE_WRITE;

	/*
	 * for relocation
	 */
	nand->gpemc_enable_nand_flash = gpemc_enable_nand_flash;
	nand->nand_wait_ready = nand_wait_ready;
	nand->gpio_get_value = gpio_get_value;
	nand->wait_for_completion_timeout = wait_for_completion_timeout;
	nand->msecs_to_jiffies = msecs_to_jiffies;
	nand->printk = printk;
	nand->udelay = __udelay;
	nand->ndelay = __ndelay;

	/*
	 * Detect NAND flash chips
	 */

	/* step1. relax bank timings to scan */
	for (bank = 0; bank < nand->num_nand_flash_if; bank++) {
		nand_if = nand->nand_flash_if_table[bank];

		gpemc_relax_bank_timing(&nand_if->cs);
	}

	if (nand_scan_ident(mtd, nand->num_nand_flash_if,
			nand->nand_flash_table)) {

		ret = -ENXIO;
		dev_err(&pdev->dev, "Failed to detect NAND flash.\n");
		goto err_dma_release_channel;
	}

	/*
	 * post configure bank timing by detected NAND device
	 */

	/* step1. match NAND chip information */
	nand->curr_nand_flash_info = jz4775_nand_match_nand_chip_info(nand);
	if (!nand->curr_nand_flash_info) {
		ret = -ENODEV;
		goto err_dma_release_channel;
	}

	/*
	 * step2. preinitialize NAND flash
	 */
	ret = jz4775_nand_pre_init(nand);
	if (ret) {
		dev_err(&nand->pdev->dev, "Failed to"
				" preinitialize NAND chip.\n");
		goto err_dma_release_channel;
	}

	/* step3. replace NAND command function with large page version */
	if (mtd->writesize > 512)
		chip->cmdfunc = jz4775_nand_command_lp;

	/* step4. configure bank timings */
	switch (nand->curr_nand_flash_info->type) {
	case BANK_TYPE_NAND:
		for (bank = 0; bank < nand->num_nand_flash_if; bank++) {
			nand_if = nand->nand_flash_if_table[bank];

			gpemc_fill_timing_from_nand(&nand_if->cs,
				&nand->curr_nand_flash_info->
				nand_timing.common_nand_timing);

			ret = gpemc_config_bank_timing(&nand_if->cs);
			if (ret) {
				dev_err(&pdev->dev,
					"Failed to configure timings for bank%d\n"
						, nand_if->bank);
				goto err_dma_release_channel;
			}
		}

		break;

	case BANK_TYPE_TOGGLE:
		for (bank = 0; bank < nand->num_nand_flash_if; bank++) {
			nand_if = nand->nand_flash_if_table[bank];

			gpemc_fill_timing_from_toggle(&nand_if->cs,
				&nand->curr_nand_flash_info->
				nand_timing.toggle_nand_timing);

			ret = gpemc_config_bank_timing(&nand_if->cs);
			if (ret) {
				dev_err(&pdev->dev,
					"Failed to configure timings for bank%d\n"
						, nand_if->bank);
				goto err_dma_release_channel;
			}
		}

		break;

	default:
		WARN(1, "Unsupported NAND type.\n");
		BUG();

		break;
	}

	/*
	 * initialize ECC control
	 */

	/* step1. configure ECC step */
	switch (nand->ecc_type) {
	case NAND_ECC_TYPE_SW:
		/*
		 * valid ECC configuration ?
		 */
		if (nand->curr_nand_flash_info->
				ecc_step.data_size % 8
				|| nand->curr_nand_flash_info->
					ecc_step.ecc_bits % 8) {
			ret = -EINVAL;
			dev_err(&nand->pdev->dev, "Failed when configure ECC,"
					" ECC size, and ECC bits must be a multiple of 8.\n");
			goto err_dma_release_channel;
		}

		chip->ecc.mode  = NAND_ECC_SOFT_BCH;
		chip->ecc.size  =
			nand->curr_nand_flash_info->ecc_step.data_size;
		chip->ecc.bytes = (fls(8 * chip->ecc.size) *
			(nand->curr_nand_flash_info->ecc_step.ecc_bits) + 7) / 8;

		break;

	case NAND_ECC_TYPE_HW:
		nand->bch_req.dev       = &nand->pdev->dev;
		nand->bch_req.complete  = jz4775_nand_bch_req_complete;
		nand->bch_req.ecc_level =
				nand->curr_nand_flash_info->ecc_step.ecc_bits;
		nand->bch_req.blksz     =
				nand->curr_nand_flash_info->ecc_step.data_size;

		nand->bch_req.errrept_data = kzalloc(MAX_ERRREPT_DATA_SIZE,
				GFP_KERNEL);
		if (!nand->bch_req.errrept_data) {
			dev_err(&pdev->dev,
				"Failed to allocate ECC errrept_data buffer\n");
			ret = -ENOMEM;
			goto err_dma_release_channel;
		}

		init_completion(&nand->bch_req_done);

		chip->ecc.mode      = NAND_ECC_HW;
		chip->ecc.calculate = jz4775_nand_ecc_calculate_bch;
		chip->ecc.correct   = jz4775_nand_ecc_correct_bch;
		chip->ecc.hwctl     = jz4775_nand_ecc_hwctl;
		chip->ecc.size  =
			nand->curr_nand_flash_info->ecc_step.data_size;
		chip->ecc.bytes = bch_ecc_bits_to_bytes(
			nand->curr_nand_flash_info->ecc_step.ecc_bits);

		chip->ecc.strength = nand->bch_req.ecc_level;

		break;

	default :
		WARN(1, "Unsupported ECC type.\n");
		BUG();

		break;
	}

	/* step2. generate ECC layout */

	/*
	 * eccbytes = eccsteps * eccbytes_prestep;
	 */
	nand->ecclayout.eccbytes =
		mtd->writesize / chip->ecc.size * chip->ecc.bytes;

	if (mtd->oobsize < (nand->ecclayout.eccbytes +
			chip->badblockpos + 2)) {
		WARN(1, "ECC codes are out of OOB area.\n");
		BUG();
	}

	/*
	 * ECC codes are right aligned
	 * start position = oobsize - eccbytes
	 */
//	eccpos_start = mtd->oobsize - nand->ecclayout.eccbytes;
	eccpos_start = 4;
	for (bank = 0; bank < nand->ecclayout.eccbytes; bank++)
		nand->ecclayout.eccpos[bank] = eccpos_start + bank;

	nand->ecclayout.oobfree->offset = chip->badblockpos + 2;
	nand->ecclayout.oobfree->length =
		mtd->oobsize - (nand->ecclayout.eccbytes
			+ chip->badblockpos + 2);

	chip->ecc.layout = &nand->ecclayout;

	/*
	 * second phase NAND scan
	 */
	if (nand_scan_tail(mtd)) {
		ret = -ENXIO;
		goto err_free_ecc;
	}

#ifdef CONFIG_DEBUG_FS

	nand->debugfs_entry = jz4775_nand_debugfs_init(nand);
	if (IS_ERR(nand->debugfs_entry)) {
		dev_err(&pdev->dev, "Failed to register debugfs entry.\n");

		ret = PTR_ERR(nand->debugfs_entry);
		goto err_free_ecc;
	}

#endif

	/*
	 * relocate hot functions to TCSM
	 */
	if (pdata->try_to_reloc_hot) {
		ret = jz4775_nand_reloc_hot_to_tcsm(nand);
		if (ret) {
			dev_err(&pdev->dev, "Failed to relocate hot functions.\n");
			goto err_debugfs_remove;
		}
	}

	/*
	 * MTD register
	 */
	ret = mtd_device_parse_register(mtd, NULL, NULL,
			pdata->part_table, pdata->num_part);
	if (ret) {
		dev_err(&pdev->dev, "Failed to add MTD device\n");
		goto err_unreloc_hot;
	}

	dev_info(&pdev->dev,
		"Successfully registered JZ4775 SoC NAND controller driver.\n");

	return 0;

err_unreloc_hot:
	if (pdata->try_to_reloc_hot)
		jz4775_nand_unreloc_hot_from_tcsm(nand);

err_debugfs_remove:
#ifdef CONFIG_DEBUG_FS

	debugfs_remove_recursive(nand->debugfs_entry);

#endif

err_free_ecc:
	if (pdata->ecc_type == NAND_ECC_TYPE_HW)
		kfree(nand->bch_req.errrept_data);

err_dma_release_channel:
	if (nand->xfer_type == NAND_XFER_DMA_IRQ ||
			nand->xfer_type == NAND_XFER_DMA_POLL)
		dma_release_channel(nand->dma_pipe_nand.chan);

err_free_wp_gpio:
	for (bank = 0; bank < m; bank++) {
		nand_if = &pdata->nand_flash_if_table[bank];

		if (nand_if->wp_gpio < 0)
			continue;

		gpio_free(nand_if->wp_gpio);
	}

err_free_busy_irq:
	for (bank = 0; bank < k; bank++) {
		nand_if = &pdata->nand_flash_if_table[bank];

		if (nand_if->busy_gpio < 0)
			continue;

		if (pdata->xfer_type == NAND_XFER_CPU_IRQ ||
				pdata->xfer_type ==NAND_XFER_DMA_IRQ)
			free_irq(nand_if->busy_irq, nand_if);

		gpio_free(nand_if->busy_gpio);
	}

err_release_cs:
	for (bank = 0; bank < j; bank++) {
		nand_if = &pdata->nand_flash_if_table[bank];

		gpemc_release_cs(&nand_if->cs);
	}

	kfree(nand);

	return ret;
}

static int jz4775_nand_remove(struct platform_device *pdev)
{
	struct jz4775_nand *nand;
	nand_flash_if_t *nand_if;
	int i;

	nand = platform_get_drvdata(pdev);

#ifdef CONFIG_DEBUG_FS

	debugfs_remove_recursive(nand->debugfs_entry);

#endif

	nand_release(&nand->mtd);

	/* free NAND flash interface resource */
	for (i = 0; i < nand->num_nand_flash_if; i++) {
		nand_if = nand->nand_flash_if_table[i];

		if (nand_if->busy_gpio != -1) {
			if (nand->xfer_type == NAND_XFER_CPU_IRQ ||
				nand->xfer_type == NAND_XFER_DMA_IRQ)
				free_irq(nand_if->busy_irq, nand_if);

			gpio_free(nand_if->busy_gpio);
		}

		if (nand_if->wp_gpio != -1) {
			jz4775_nand_enable_wp(nand_if, 1);
			gpio_free(nand_if->wp_gpio);
		}

		gpemc_release_cs(&nand_if->cs);
	}

	if (nand->pdata->ecc_type == NAND_ECC_TYPE_HW &&
			nand->bch_req.errrept_data)
		kfree(nand->bch_req.errrept_data);

	if (nand->xfer_type == NAND_XFER_DMA_IRQ ||
			nand->xfer_type == NAND_XFER_DMA_POLL)
		dma_release_channel(nand->dma_pipe_nand.chan);

	/*
	 * TODO
	 * "unreloc..." implements nothing
	 * so you may get in trouble when
	 * do "insmod jz4775_nand.ko"
	 * becuase of failed to allocate TCSM
	 */
	if (nand->pdata->try_to_reloc_hot)
		jz4775_nand_unreloc_hot_from_tcsm(nand);

	kfree(nand);

	return 0;
}

static struct platform_driver jz4775_nand_driver = {
	.probe = jz4775_nand_probe,
	.remove = jz4775_nand_remove,
	.driver = {
		.name = DRVNAME,
		.owner = THIS_MODULE,
	},
};

static int __init jz4775_nand_init(void)
{
#ifdef CONFIG_DEBUG_FS

	debugfs_root = debugfs_create_dir(DRVNAME, NULL);
	if (IS_ERR(debugfs_root))
		return PTR_ERR(debugfs_root);

#endif

	return platform_driver_register(&jz4775_nand_driver);
}
module_init(jz4775_nand_init);

static void __exit jz4775_nand_exit(void)
{
	platform_driver_unregister(&jz4775_nand_driver);

#ifdef CONFIG_DEBUG_FS

	debugfs_remove_recursive(debugfs_root);

#endif
}
module_exit(jz4775_nand_exit);

MODULE_LICENSE("GPL");
MODULE_AUTHOR("Fighter Sun <wanmyqawdr@126.com>");
MODULE_DESCRIPTION("NAND controller driver for JZ4775 SoC");
MODULE_ALIAS("platform:"DRVNAME);
