-Register, Accumulator
	-Removed input tstate gate, not needed after clk modification
-Memory
	Reverted last checkin
-CPU.v:	
  - latched ALU status in status register. Not accessible on data bus
