Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 20 20:51:37 2024
| Host         : DESKTOP-FDL4QU3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TL_control_sets_placed.rpt
| Design       : TL
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              58 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------+---------------------------+------------------+----------------+--------------+
|                  Clock Signal                  | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+---------------+---------------------------+------------------+----------------+--------------+
|  comp3/shift_s_reg_i_1_n_0                     |               |                           |                1 |              1 |         1.00 |
|  comp3/enSIPO_s_reg_i_2_n_0                    |               |                           |                1 |              1 |         1.00 |
|  comp4/inst/clk_o                              |               |                           |                1 |              1 |         1.00 |
|  comp3/FSM_sequential_current_state_s_reg[1]_0 |               | comp3/comp1/bbstub_locked |                2 |              8 |         4.00 |
|  comp3/clk_i0_out                              |               | comp3/comp1/bbstub_locked |                3 |             16 |         5.33 |
|  comp4/inst/clk_o                              |               | comp3/comp1/bbstub_locked |                9 |             34 |         3.78 |
+------------------------------------------------+---------------+---------------------------+------------------+----------------+--------------+


