```python
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.autotune(
    configs=[
        triton.Config({'BLOCK_M': 64, 'BLOCK_N': 128, 'BLOCK_K': 32, 'num_warps': 8}),
        triton.Config({'BLOCK_M': 128, 'BLOCK_N': 64, 'BLOCK_K': 32, 'num_warps': 8}),
        triton.Config({'BLOCK_M': 128, 'BLOCK_N': 128, 'BLOCK_K': 32, 'num_warps': 8}),
        triton.Config({'BLOCK_M': 64, 'BLOCK_N': 256, 'BLOCK_K': 32, 'num_warps': 8}),
        triton.Config({'BLOCK_M': 256, 'BLOCK_N': 64, 'BLOCK_K': 32, 'num_warps': 8}),
        triton.Config({'BLOCK_M': 64, 'BLOCK_N': 128, 'BLOCK_K': 64, 'num_warps': 8}),
        triton.Config({'BLOCK_M': 128, 'BLOCK_N': 64, 'BLOCK_K': 64, 'num_warps': 8}),
    ],
    key=['M', 'N', 'K'],
)
@triton.jit
def matmul_kernel(
    a_ptr,
    b_ptr,
    c_ptr,
    M,
    N,
    K,
    stride_am,
    stride_ak,
    stride_bk,
    stride_bn,
    stride_cm,
    stride_cn,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    BLOCK_K: tl.constexpr,
):
    pid = tl.program_id(0)
    num_pid_m = tl.cdiv(M, BLOCK_M)
    num_pid_n = tl.cdiv(N, BLOCK_N)
    num_pid_in_group = BLOCK_M * num_pid_n
    group_id = pid // num_pid_in_group
    first_pid_m = group_id * BLOCK_M
    group_size = min(num_pid_m - first_pid_m, BLOCK_M)
    
    pid_m = first_pid_m + (pid % group_size)
    pid_n = (pid % num_pid_in_group) // group_size
    
    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)
    offs_k = tl.arange(0, BLOCK_K)
    
    a_ptrs = a_ptr + (offs_m[:, None] * stride_am + offs_k[None, :] * stride_ak)
    b_ptrs = b_ptr + (offs_k[:, None] * stride_bk + offs_n[None, :] * stride_bn)
    
    accumulator = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)
    
    for k in range(0, tl.cdiv(K, BLOCK_K)):
        k_remaining = K - k * BLOCK_K
        a = tl.load(a_ptrs, mask=(offs_m[:, None] < M) & (offs_k[None, :] < k_remaining), other=0.0)
        b = tl.load(b_ptrs, mask=(offs_k[:, None] < k_remaining) & (offs_n[None, :] < N), other=0.0)
        accumulator = tl.dot(a, b, accumulator)
        a_ptrs += BLOCK_K * stride_ak
        b_ptrs += BLOCK_K * stride_bk
    
    offs_cm = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_cn = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)
    c_ptrs = c_ptr + (offs_cm[:, None] * stride_cm + offs_cn[None, :] * stride_cn)
    c_mask = (offs_cm[:, None] < M) & (offs_cn[None, :] < N)
    tl.store(c_ptrs, accumulator, mask=c_mask)


def triton_matmul(a: torch.Tensor, b: torch.Tensor) -> torch.Tensor:
    M, K = a.shape
    K, N = b.shape
    
    assert a.is_cuda and b.is_cuda, "Inputs must be on GPU"
    assert a.dtype == b.dtype == torch.float32, "Only float32 supported"
    
    a = a.contiguous()
    b = b.contiguous()
    c = torch.empty((M, N), device=a.device, dtype=a.dtype)
    
    grid = lambda META: (triton.cdiv(M, META['BLOCK_M']) * triton.cdiv(N, META['BLOCK_N']),)
    
    matmul_kernel[grid](
        a, b, c,
        M, N, K,
        a.stride(0), a.stride(1),
        b.stride(0), b.stride(1),
        c.stride(0), c.stride(1),
    )
    
    return c


class ModelNew(nn.Module):
    def __init__(self):
        super(ModelNew, self).__init__()
    
    def forward(self, A: torch.Tensor, B: torch.Tensor) -> torch.Tensor:
        return triton_matmul(A, B)
```

## Optimization Analysis

### 1D Grid Strategy
The key optimization is switching from a 2D grid `(cdiv(M, BLOCK_M), cdiv(N, BLOCK_N))` to a 1D grid `(cdiv(M, BLOCK_M) * cdiv(N, BLOCK_N),)`. This dramatically improves SM utilization by:

1. **Better work distribution**: 1D grids allow the CUDA scheduler to better distribute work across SMs, avoiding the "corner cases" where some SMs are underutilized in 2D grids
2. **Increased parallelism**: Each SM can process multiple blocks from the larger 1D grid, improving occupancy
3. **Reduced grid launch overhead**: Fewer kernel launch parameters simplify scheduling

### Autotuning Configuration
The autotune configs are optimized for Ada Lovelace:
- **Block sizes**: Combinations of 64/128/256 for M and N dimensions to find optimal tile sizes
- **Warp count**: Fixed at 8 warps (256 threads) to match Ada's 1024 thread/block limit while maintaining good occupancy
- **K dimension**: 32/64 to balance shared memory usage and parallelism

### Performance Improvements
- **SM Throughput**: Expected to increase from 18.87% to 60%+ by better distributing work
- **Active Warps**: Should increase from 16.54% by using 8 warps consistently
- **Grid Size**: Maintains same total parallelism (65536) but in 1D form for better scheduling

### Kernel Changes
1. **Single program_id**: Uses `pid = tl.program_id(0)` for 1D grid
2. **Block grouping**: Groups M dimension blocks to improve cache locality
3. **Simplified loop**: Clean K-dimension loop without special casing
4. **Lambda grid**: Dynamic grid calculation based on autotuned BLOCK sizes

This configuration maximizes Ada Lovelace's 128 SMs by providing ample parallel work in a 1D grid that the CUDA scheduler can efficiently distribute.