# RecoNIC HBMç›´æ¥é›†æˆä»¿çœŸæ–¹æ¡ˆæ€»ç»“

æ ¹æ®æ‚¨çš„è¦æ±‚ï¼Œæˆ‘å·²ç»ä¿®æ”¹äº†ä»¿çœŸç¯å¢ƒï¼Œç›´æ¥ä½¿ç”¨æ‚¨çš„`design_1.tcl`ç”Ÿæˆçš„HBMå—è®¾è®¡è¿›è¡ŒQuestasimä»¿çœŸã€‚

## âœ… æŒ‰æ‚¨è¦æ±‚å®Œæˆçš„ä¿®æ”¹

### 1. **ç›´æ¥ä½¿ç”¨design_1å—è®¾è®¡**
- âœ… ä¿®æ”¹äº†`rn_tb_top_hbm.sv`ï¼Œç›´æ¥ä¾‹åŒ–`design_1_wrapper`æ›¿æ¢åŸæ¥çš„`axi_3to1_interconnect_to_dev_mem`
- âœ… æ‚¨çš„`design_1`å—è®¾è®¡å†…éƒ¨å·²åŒ…å«smartconnectå’Œclock converterï¼Œæ— éœ€é¢å¤–è½¬æ¢
- âœ… ç›´æ¥ä½¿ç”¨HBM IPçš„å†…å­˜èµ„æºï¼Œä¸ä½¿ç”¨BRAMæ¨¡æ‹Ÿ

### 2. **ä»…æ”¯æŒQuestasimä»¿çœŸ**
- âœ… åˆ é™¤äº†æ‰€æœ‰Xsimç›¸å…³çš„æ”¯æŒ
- âœ… ä¸“é—¨ä¼˜åŒ–ä¸ºQuestasimä»¿çœŸæµç¨‹
- âœ… æ›´æ–°äº†æ‰€æœ‰è„šæœ¬å’Œæ–‡æ¡£è¯´æ˜

### 3. **å¤„ç†60us HBMå¤ä½æ—¶é—´**
- âœ… åœ¨testbenchä¸­æ·»åŠ äº†60uså¤ä½è®¡æ•°å™¨ï¼ˆ15,000 cycles @ 250MHzï¼‰
- âœ… ç¡®ä¿HBMç³»ç»Ÿåœ¨å¤ä½å®Œæˆåæ‰å¼€å§‹å·¥ä½œ
- âœ… æ·»åŠ äº†å¤ä½çŠ¶æ€ç›‘æ§å’Œæ˜¾ç¤º

### 4. **å®Œæ•´çš„è„šæœ¬é“¾**
- âœ… `gen_vivado_ip_hbm.tcl`: ç”Ÿæˆdesign_1å—è®¾è®¡çš„ä»¿çœŸæ–‡ä»¶
- âœ… `questasim_compile_hbm.do`: ç¼–è¯‘design_1å’Œç›¸å…³IP
- âœ… `simulate_hbm.sh`: è¿è¡ŒQuestasimä»¿çœŸ
- âœ… `run_testcase_hbm.py`: Pythonæµ‹è¯•è¿è¡Œå™¨

## ğŸ“ ä¿®æ”¹å’Œæ–°å¢çš„æ–‡ä»¶

### æ–°å¢æ–‡ä»¶
```
RecoNIC/sim/
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ gen_vivado_ip_hbm.tcl        # ç”Ÿæˆdesign_1å—è®¾è®¡ä»¿çœŸæ–‡ä»¶
â”‚   â”œâ”€â”€ setup_hbm_simulation.sh     # HBMç¯å¢ƒä¸€é”®è®¾ç½®
â”‚   â”œâ”€â”€ questasim_compile_hbm.do    # Questasimç¼–è¯‘è„šæœ¬
â”‚   â””â”€â”€ simulate_hbm.sh             # Questasimä»¿çœŸè¿è¡Œè„šæœ¬
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ hbm_clk_gen.sv              # HBM 100MHzå·®åˆ†æ—¶é’Ÿç”Ÿæˆå™¨
â”‚   â””â”€â”€ rn_tb_top_hbm.sv            # HBM testbenchï¼ˆç›´æ¥ä¾‹åŒ–open_nic_shellï¼‰
â”œâ”€â”€ testcases/
â”‚   â”œâ”€â”€ read_2rdma_hbm/             # HBMè¯»æµ‹è¯•ç”¨ä¾‹
â”‚   â””â”€â”€ write_2rdma_hbm/            # HBMå†™æµ‹è¯•ç”¨ä¾‹
â”œâ”€â”€ run_testcase_hbm.py             # HBMä¸“ç”¨æµ‹è¯•è¿è¡Œå™¨
â””â”€â”€ shell/plugs/rdma_onic_plugin/vivado_ip/sim_vivado_ip_hbm.tcl
```

### å·²åˆ é™¤çš„æ–‡ä»¶
- `sim/src/design_1_sim_wrapper.sv` (ç®€åŒ–ç‰ˆæœ¬ï¼Œå·²ä¸éœ€è¦)
- `sim/scripts/xsim_compile_hbm.do` (Xsimä¸æ”¯æŒHBM)

## ğŸ”§ å…³é”®æŠ€æœ¯å®ç°

### 1. ç›´æ¥é›†æˆdesign_1
```systemverilog
// åœ¨rn_tb_top_hbm.svä¸­ç›´æ¥ä¾‹åŒ–design_1
design_1_wrapper hbm_subsystem_inst (
  .axis_aclk     (axis_clk),
  .axis_arestn   (powerup_rstn), // å¸¦60uså»¶æ—¶
  .hbm_clk_clk_n (hbm_clk_n),
  .hbm_clk_clk_p (hbm_clk_p),
  // ... HBMå—è®¾è®¡çš„å®Œæ•´æ¥å£
);
```

### 2. 60uså¤ä½é€»è¾‘
```systemverilog
// HBMå¤ä½é€»è¾‘ï¼š60us @ 250MHz = 15,000 cycles
always_ff @(posedge axis_clk or negedge axis_rstn) begin
    if (~axis_rstn) begin
        hbm_reset_counter <= 16'd0;
        hbm_rst_done <= 1'b0;
    end else begin
        if (hbm_reset_counter < 16'd15000) begin
            hbm_reset_counter <= hbm_reset_counter + 1'b1;
            hbm_rst_done <= 1'b0;
        end else begin
            hbm_rst_done <= 1'b1;
        end
    end
end
```

### 3. æ—¶é’Ÿç”Ÿæˆ
```systemverilog
// 100MHz HBMå·®åˆ†æ—¶é’Ÿç”Ÿæˆ
hbm_clk_gen hbm_clk_gen_inst (
    .hbm_clk_p    (hbm_clk_p),
    .hbm_clk_n    (hbm_clk_n),
    .hbm_clk_locked(hbm_clk_locked)
);
```

## ğŸš€ ä½¿ç”¨æ–¹æ³•

### å¿«é€Ÿå¼€å§‹
```bash
# 1. è®¾ç½®ç¯å¢ƒå˜é‡
export VIVADO_DIR=/your/vivado/path/Vivado/2021.2
export COMPILED_LIB_DIR=/your/vivado/compiled_lib_dir/for/questasim

# 2. è®¾ç½®HBMç¯å¢ƒï¼ˆé¦–æ¬¡è¿è¡Œï¼‰
cd RecoNIC/sim/scripts
./setup_hbm_simulation.sh

# 3. è¿è¡ŒHBMä»¿çœŸ
cd RecoNIC/sim
python run_testcase_hbm.py -roce -tc read_2rdma_hbm -gui
```

### æ”¯æŒçš„æ“ä½œ
- âœ… RDMAè¯»æ“ä½œ (`read_2rdma_hbm`)
- âœ… RDMAå†™æ“ä½œ (`write_2rdma_hbm`)  
- âœ… å›å½’æµ‹è¯•
- âœ… è°ƒè¯•æ¨¡å¼ï¼ˆGUIï¼‰
- âœ… æ‰¹å¤„ç†æ¨¡å¼ï¼ˆæ— GUIï¼‰

## ğŸ”— è®¾è®¡é“¾è·¯

```
testbench (rn_tb_top_hbm) 
    â†“
open_nic_shell.sv (æ‚¨ä¿®æ”¹çš„ç‰ˆæœ¬)
    â†“  
design_1_wrapper (ç”±æ‚¨çš„design_1.tclç”Ÿæˆ)
    â†“
HBM IP + SmartConnect + Clock Converter
```

## âš™ï¸ ä¸åŸè®¾è®¡çš„å·®å¼‚

| ç‰¹æ€§ | åŸè®¾è®¡ | æ–°HBMè®¾è®¡ |
|------|--------|----------|
| è®¾å¤‡å†…å­˜ | `axi_3to1_interconnect_to_dev_mem` + BRAM | `design_1_wrapper` (HBM) |
| ä»¿çœŸå™¨æ”¯æŒ | Xsim + Questasim | ä»…Questasim |
| å¤ä½æ—¶é—´ | æ ‡å‡† | 60us |
| æ—¶é’Ÿè½¬æ¢ | å¤–éƒ¨ | å—è®¾è®¡å†…éƒ¨ |
| ä½å®½è½¬æ¢ | å¤–éƒ¨ | å—è®¾è®¡å†…éƒ¨ |

## âš ï¸ ä½¿ç”¨æ³¨æ„äº‹é¡¹

1. **ä»¿çœŸå™¨**: å¿…é¡»ä½¿ç”¨Questasimï¼ŒXsimä¸æ”¯æŒHBMä»¿çœŸ
2. **å¤ä½æ—¶é—´**: HBMéœ€è¦60uså¤ä½æ—¶é—´ï¼Œä»¿çœŸå¼€å§‹ä¼šæœ‰å»¶è¿Ÿ
3. **ç¯å¢ƒå˜é‡**: å¿…é¡»è®¾ç½®`COMPILED_LIB_DIR`
4. **ç£ç›˜ç©ºé—´**: HBMå—è®¾è®¡æ–‡ä»¶å ç”¨è¾ƒå¤šç©ºé—´
5. **ä»¿çœŸé€Ÿåº¦**: HBMä»¿çœŸæ¯”BRAMæ¨¡æ‹Ÿæ…¢ï¼Œä½†æ›´çœŸå®

## ğŸ¯ éªŒè¯æ–¹æ³•

è¿è¡Œä»¥ä¸‹å‘½ä»¤éªŒè¯HBMä»¿çœŸç¯å¢ƒï¼š

```bash
# è®¾ç½®ç¯å¢ƒ
export VIVADO_DIR=/your/vivado/path
export COMPILED_LIB_DIR=/your/compiled/lib/path

# å¿«é€ŸéªŒè¯
cd RecoNIC/sim
./demo_hbm_simulation.sh
```

ä»¿çœŸæ—¥å¿—ä¸­åº”è¯¥çœ‹åˆ°ï¼š
- `HBM clock locked at time xxx`
- `HBM reset completed at time xxx` 
- `HBM system ready at time xxx`

## ğŸ“ æŠ€æœ¯æ”¯æŒ

å¦‚æœé‡åˆ°é—®é¢˜ï¼š
1. ç¡®è®¤ç¯å¢ƒå˜é‡è®¾ç½®æ­£ç¡®
2. æ£€æŸ¥Questasimç‰ˆæœ¬å…¼å®¹æ€§
3. éªŒè¯Vivadoä»¿çœŸåº“å·²é¢„ç¼–è¯‘
4. æ£€æŸ¥design_1å—è®¾è®¡æ˜¯å¦æ­£ç¡®ç”Ÿæˆ

è¿™ä¸ªæ–¹æ¡ˆå®Œå…¨æŒ‰ç…§æ‚¨çš„è¦æ±‚ï¼Œç›´æ¥ä½¿ç”¨æ‚¨çš„`design_1.tcl`å—è®¾è®¡ï¼Œæ”¯æŒ60uså¤ä½æ—¶é—´ï¼Œä»…æ”¯æŒQuestasimä»¿çœŸã€‚