
---------- Begin Simulation Statistics ----------
final_tick                                60011497500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 161285                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685296                       # Number of bytes of host memory used
host_op_rate                                   163064                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   620.02                       # Real time elapsed on the host
host_tick_rate                               96789713                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101103051                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060011                       # Number of seconds simulated
sim_ticks                                 60011497500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.210259                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4083550                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4849231                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352113                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5095371                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102886                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676259                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573373                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6502114                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312025                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37642                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101103051                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.200230                       # CPI: cycles per instruction
system.cpu.discardedOps                        975444                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48884181                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40578696                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6265600                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4051464                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.833174                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        120022995                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55116071     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167437     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379167      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101103051                       # Class of committed instruction
system.cpu.tickCycles                       115971531                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    52                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          902                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           77                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        68646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9550                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       138796                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9627                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  60011497500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5454                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10264                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4179                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11829                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11829                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5454                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        49009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  49009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1763008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1763008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17283                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17283    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17283                       # Request fanout histogram
system.membus.respLayer1.occupancy           92310500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            77351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  60011497500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16639                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67357                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3318                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21072                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            53525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           53525                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3826                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12813                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       197990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                208960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       457216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7899584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8356800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23115                       # Total snoops (count)
system.tol2bus.snoopTraffic                    656896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            93279                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.113852                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320221                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82736     88.70%     88.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10466     11.22%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     77      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              93279                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          129809000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          99510992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5739998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  60011497500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2204                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                50668                       # number of demand (read+write) hits
system.l2.demand_hits::total                    52872                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2204                       # number of overall hits
system.l2.overall_hits::.cpu.data               50668                       # number of overall hits
system.l2.overall_hits::total                   52872                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1622                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15670                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17292                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1622                       # number of overall misses
system.l2.overall_misses::.cpu.data             15670                       # number of overall misses
system.l2.overall_misses::total                 17292                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    126440500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1250225500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1376666000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    126440500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1250225500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1376666000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3826                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            66338                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70164                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3826                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           66338                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70164                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.423941                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.236215                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.246451                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.423941                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.236215                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.246451                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77953.452528                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79784.652202                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79612.884571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77953.452528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79784.652202                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79612.884571                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10264                       # number of writebacks
system.l2.writebacks::total                     10264                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17283                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17283                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    110147000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1093193000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1203340000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    110147000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1093193000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1203340000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.423419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.236109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.246323                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.423419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.236109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.246323                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67991.975309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69794.611505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69625.643696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67991.975309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69794.611505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69625.643696                       # average overall mshr miss latency
system.l2.replacements                          23115                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        57093                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            57093                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        57093                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        57093                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3227                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3227                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3227                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3227                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          955                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           955                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             41696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41696                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11829                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    931064000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     931064000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         53525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             53525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.221000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.221000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78710.288275                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78710.288275                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    812774000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    812774000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.221000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.221000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68710.288275                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68710.288275                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    126440500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    126440500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.423941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.423941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77953.452528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77953.452528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1620                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1620                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    110147000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    110147000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.423419                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.423419                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67991.975309                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67991.975309                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3841                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3841                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    319161500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    319161500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.299774                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.299774                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83093.335069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83093.335069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    280419000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    280419000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.299227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.299227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73140.062598                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73140.062598                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  60011497500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2037.503551                       # Cycle average of tags in use
system.l2.tags.total_refs                      136930                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25163                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.441720                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     700.603524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        39.694266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1297.205761                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.342092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.019382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.633401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994875                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          579                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          739                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          726                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1128315                       # Number of tag accesses
system.l2.tags.data_accesses                  1128315                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60011497500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         103680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1002432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1106112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       103680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       656896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          656896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        10264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10264                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1727669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          16703999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              18431668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1727669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1727669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10946169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10946169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10946169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1727669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         16703999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29377837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011293602500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          586                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          586                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               58667                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9623                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17283                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10264                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17283                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    554                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    42                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              343                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    183497000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   83645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               497165750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10968.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29718.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8571                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17283                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10264                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.257601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.772686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.081594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3290     41.85%     41.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2741     34.87%     76.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          652      8.29%     85.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          250      3.18%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          188      2.39%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          125      1.59%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          119      1.51%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           93      1.18%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          403      5.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7861                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.540956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    139.534976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           585     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           586                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.409556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.377958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.040797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              195     33.28%     33.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.51%     33.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              345     58.87%     92.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               39      6.66%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           586                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1070656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   35456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  652928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1106112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               656896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        17.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     18.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   59926719000                       # Total gap between requests
system.mem_ctrls.avgGap                    2175435.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       103680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       966976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       652928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1727668.935440246249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 16113178.978744866326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 10880048.444050243124                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     43761500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    453404250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1354926065750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27013.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28947.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 132007605.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             29730960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             15802380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            62039460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           31534020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4737030480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5313989160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18569476800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        28759603260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.234888                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48224800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2003820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9782877500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             26396580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             14030115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            57405600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           21720420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4737030480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4904831760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18914030400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        28675445355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        477.832525                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  49123924250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2003820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8883753250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     60011497500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60011497500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17312588                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17312588                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17312588                       # number of overall hits
system.cpu.icache.overall_hits::total        17312588                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3826                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3826                       # number of overall misses
system.cpu.icache.overall_misses::total          3826                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    159548000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    159548000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    159548000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    159548000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17316414                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17316414                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17316414                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17316414                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000221                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000221                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000221                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000221                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41700.993204                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41700.993204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41700.993204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41700.993204                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3318                       # number of writebacks
system.cpu.icache.writebacks::total              3318                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3826                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3826                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3826                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3826                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155722000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155722000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155722000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155722000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40700.993204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40700.993204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40700.993204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40700.993204                       # average overall mshr miss latency
system.cpu.icache.replacements                   3318                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17312588                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17312588                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3826                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    159548000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    159548000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17316414                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17316414                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41700.993204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41700.993204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3826                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3826                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155722000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155722000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40700.993204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40700.993204                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60011497500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.511412                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17316414                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3826                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4525.983795                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.511412                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991233                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991233                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34636654                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34636654                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  60011497500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  60011497500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60011497500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43876154                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43876154                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43884731                       # number of overall hits
system.cpu.dcache.overall_hits::total        43884731                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        76435                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          76435                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        76590                       # number of overall misses
system.cpu.dcache.overall_misses::total         76590                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2495485000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2495485000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2495485000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2495485000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43952589                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43952589                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43961321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43961321                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001739                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001739                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001742                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001742                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32648.459475                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32648.459475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32582.386735                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32582.386735                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57093                       # number of writebacks
system.cpu.dcache.writebacks::total             57093                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10240                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10240                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        66195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        66195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        66337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        66337                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1872617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1872617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1882557000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1882557000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001506                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001506                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001509                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001509                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28289.402523                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28289.402523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28378.687610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28378.687610                       # average overall mshr miss latency
system.cpu.dcache.replacements                  65314                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37618811                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37618811                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    442066000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    442066000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37631611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37631611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34536.406250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34536.406250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    423296000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    423296000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33409.313339                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33409.313339                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6257343                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6257343                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        63635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        63635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2053419000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2053419000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010067                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010067                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32268.704329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32268.704329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        53525                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        53525                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1449321000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1449321000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27077.459131                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27077.459131                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8577                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8577                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          155                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          155                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8732                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8732                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.017751                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.017751                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          142                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          142                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      9940000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      9940000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016262                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016262                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        70000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        70000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60011497500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.845865                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43951400                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66338                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            662.537309                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.845865                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          583                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          292                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87989644                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87989644                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  60011497500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  60011497500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
