0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_DATA/lab_practise/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_DATA/lab_practise/project_2/project_2.srcs/sim_1/new/TB_updown_Counter.v,1690309064,verilog,,,,TB_updown_Counter,,,,,,,,
D:/FPGA_DATA/lab_practise/project_2/project_2.srcs/sources_1/new/updown_2_Counter.v,1690308408,verilog,,D:/FPGA_DATA/lab_practise/project_2/project_2.srcs/sim_1/new/TB_updown_Counter.v,,updown_2_Counter,,,,,,,,
