From: Matthew Vick <matthew.vick@intel.com>
Date: Fri, 16 Mar 2012 09:03:00 +0000
Subject: e1000e: Guarantee descriptor writeback flush success.
Patch-mainline: v3.4-rc2
Git-commit: bf03085f85112eac2d19036ea3003071220285bb
References: bnc#795174 FATE#313648

In rare circumstances, a descriptor writeback flush may not work if it
arrives on a specific clock cycle as a writeback request is going out.

Signed-off-by: Matthew Vick <matthew.vick@intel.com>
Tested-by: Aaron Brown <aaron.f.brown@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
Acked-by: Benjamin Poirier <bpoirier@suse.de>
---
 drivers/net/ethernet/intel/e1000e/netdev.c |   17 +++++++++++++++++
 1 file changed, 17 insertions(+)
--- a/drivers/net/ethernet/intel/e1000e/netdev.c
+++ b/drivers/net/ethernet/intel/e1000e/netdev.c
@@ -1050,6 +1050,13 @@ static void e1000_print_hw_hang(struct w
 		ew32(TIDV, adapter->tx_int_delay | E1000_TIDV_FPD);
 		/* execute the writes immediately */
 		e1e_flush();
+		/*
+		 * Due to rare timing issues, write to TIDV again to ensure
+		 * the write is successful
+		 */
+		ew32(TIDV, adapter->tx_int_delay | E1000_TIDV_FPD);
+		/* execute the writes immediately */
+		e1e_flush();
 		adapter->tx_hang_recheck = true;
 		return;
 	}
@@ -3517,6 +3524,16 @@ static void e1000e_flush_descriptors(str
 	ew32(TIDV, adapter->tx_int_delay | E1000_TIDV_FPD);
 	ew32(RDTR, adapter->rx_int_delay | E1000_RDTR_FPD);
 
+	/* execute the writes immediately */
+	e1e_flush();
+
+	/*
+	 * due to rare timing issues, write to TIDV/RDTR again to ensure the
+	 * write is successful
+	 */
+	ew32(TIDV, adapter->tx_int_delay | E1000_TIDV_FPD);
+	ew32(RDTR, adapter->rx_int_delay | E1000_RDTR_FPD);
+
 	/* execute the writes immediately */
 	e1e_flush();
 }
