(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2021-01-28T01:17:25Z")
 (DESIGN "Robot_PSoC_test")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Robot_PSoC_test")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_RESET\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_L\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_R\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ENCODER_R_OVF_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ENCODER_L_OVF_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:TXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb tx_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb rx_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ENC_L_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ENC_R_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RESET\:Sync\:ctrl_reg\\.control_1 \\PWM_L\:PWMUDB\:runmode_enable\\.ar_0 (6.571:6.571:6.571))
    (INTERCONNECT \\PWM_RESET\:Sync\:ctrl_reg\\.control_1 \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_0 (6.594:6.594:6.594))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_1 \\Encoder_L_Timer\:TimerUDB\:rstSts\:stsreg\\.reset (4.230:4.230:4.230))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_1 \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (6.291:6.291:6.291))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_1 \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (6.294:6.294:6.294))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_1 \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.main_8 (6.455:6.455:6.455))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_1 \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.main_7 (4.251:4.251:4.251))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_1 \\Encoder_L_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (6.257:6.257:6.257))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_1 \\Encoder_L_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (6.257:6.257:6.257))
    (INTERCONNECT Net_1361.q PWM_L_CW\(0\).pin_input (8.967:8.967:8.967))
    (INTERCONNECT Net_1373.q PWM_L_CCW\(0\).pin_input (8.307:8.307:8.307))
    (INTERCONNECT Encoder_L\(0\).fb \\Encoder_L_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (5.933:5.933:5.933))
    (INTERCONNECT Encoder_L\(0\).fb \\Encoder_L_Timer\:TimerUDB\:trig_last\\.main_0 (5.933:5.933:5.933))
    (INTERCONNECT Encoder_L\(0\).fb \\Encoder_L_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (5.933:5.933:5.933))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_0 \\Encoder_R_Timer\:TimerUDB\:rstSts\:stsreg\\.reset (5.797:5.797:5.797))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_0 \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (5.239:5.239:5.239))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_0 \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (4.138:4.138:4.138))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_0 \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.main_0 (4.803:4.803:4.803))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_0 \\Encoder_R_Timer\:TimerUDB\:trig_disable\\.main_0 (3.205:3.205:3.205))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_0 \\Encoder_R_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (4.768:4.768:4.768))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_0 \\Encoder_R_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (4.768:4.768:4.768))
    (INTERCONNECT Encoder_R\(0\).fb \\Encoder_R_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (8.656:8.656:8.656))
    (INTERCONNECT Encoder_R\(0\).fb \\Encoder_R_Timer\:TimerUDB\:trig_last\\.main_0 (7.749:7.749:7.749))
    (INTERCONNECT Encoder_R\(0\).fb \\Encoder_R_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (8.656:8.656:8.656))
    (INTERCONNECT Net_1428.q ENCODER_R_OVF_ISR.interrupt (6.214:6.214:6.214))
    (INTERCONNECT Net_1466.q Tx_1\(0\).pin_input (6.372:6.372:6.372))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_0\\.main_2 (5.015:5.015:5.015))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_1\\.main_3 (5.015:5.015:5.015))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_last\\.main_0 (5.014:5.014:5.014))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_postpoll\\.main_1 (5.912:5.912:5.912))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_2\\.main_5 (5.014:5.014:5.014))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxSts\\.interrupt \\UART\:TXInternalInterrupt\\.interrupt (7.872:7.872:7.872))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxSts\\.interrupt tx_isr.interrupt (7.161:7.161:7.161))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt \\UART\:RXInternalInterrupt\\.interrupt (10.340:10.340:10.340))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt rx_isr.interrupt (9.635:9.635:9.635))
    (INTERCONNECT Encoder_R.interrupt ENC_R_ISR.interrupt (5.037:5.037:5.037))
    (INTERCONNECT Net_1481.q ENCODER_L_OVF_ISR.interrupt (7.739:7.739:7.739))
    (INTERCONNECT Encoder_L.interrupt ENC_L_ISR.interrupt (1.000:1.000:1.000))
    (INTERCONNECT DIP_0\(0\).fb \\ROBOT_ID_REG\:sts\:sts_reg\\.status_0 (4.602:4.602:4.602))
    (INTERCONNECT DIP_1\(0\).fb \\ROBOT_ID_REG\:sts\:sts_reg\\.status_1 (5.606:5.606:5.606))
    (INTERCONNECT DIP_2\(0\).fb \\ROBOT_ID_REG\:sts\:sts_reg\\.status_2 (4.589:4.589:4.589))
    (INTERCONNECT DIP_3\(0\).fb \\ROBOT_ID_REG\:sts\:sts_reg\\.status_3 (5.578:5.578:5.578))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_1361.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_1373.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_1428.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_1481.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_975.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_976.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_L_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_L_Timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_L_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_L_Timer\:TimerUDB\:trig_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_L_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_R_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_R_Timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_R_Timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_R_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_R_Timer\:TimerUDB\:trig_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Encoder_R_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_L\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_L\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_R\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_R\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RESET\:Sync\:ctrl_reg\\.control_0 \\PWM_R\:PWMUDB\:runmode_enable\\.ar_0 (3.673:3.673:3.673))
    (INTERCONNECT \\PWM_RESET\:Sync\:ctrl_reg\\.control_0 \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_0 (2.888:2.888:2.888))
    (INTERCONNECT Net_975.q PWM_R_CW\(0\).pin_input (5.366:5.366:5.366))
    (INTERCONNECT Net_976.q PWM_R_CCW\(0\).pin_input (6.215:6.215:6.215))
    (INTERCONNECT PWM_L_CCW\(0\).pad_out PWM_L_CCW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_L_CW\(0\).pad_out PWM_L_CW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_R_CCW\(0\).pad_out PWM_R_CCW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_R_CW\(0\).pad_out PWM_R_CW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.main_0 (2.623:2.623:2.623))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.main_0 (2.630:2.630:2.630))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_2 Net_1481.main_2 (3.104:3.104:3.104))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_2 \\Encoder_L_Timer\:TimerUDB\:status_tc\\.main_2 (3.104:3.104:3.104))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_2 \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.main_4 (3.095:3.095:3.095))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_2 \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.main_3 (3.104:3.104:3.104))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_2 \\Encoder_L_Timer\:TimerUDB\:trig_reg\\.main_2 (3.095:3.095:3.095))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_3 Net_1481.main_1 (4.419:4.419:4.419))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_3 \\Encoder_L_Timer\:TimerUDB\:status_tc\\.main_1 (4.419:4.419:4.419))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_3 \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.main_3 (3.862:3.862:3.862))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_3 \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.main_2 (4.419:4.419:4.419))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_3 \\Encoder_L_Timer\:TimerUDB\:trig_reg\\.main_1 (3.862:3.862:3.862))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 Net_1481.main_0 (5.017:5.017:5.017))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\Encoder_L_Timer\:TimerUDB\:status_tc\\.main_0 (5.017:5.017:5.017))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.main_2 (5.009:5.009:5.009))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.main_1 (5.017:5.017:5.017))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\Encoder_L_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (3.237:3.237:3.237))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\Encoder_L_Timer\:TimerUDB\:trig_reg\\.main_0 (5.009:5.009:5.009))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\Encoder_L_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (3.237:3.237:3.237))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_L_Timer\:TimerUDB\:run_mode\\.main_0 (2.349:2.349:2.349))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.main_1 (3.263:3.263:3.263))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_L_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (2.349:2.349:2.349))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_L_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (2.349:2.349:2.349))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb Net_1481.main_4 (3.762:3.762:3.762))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.926:2.926:2.926))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.925:2.925:2.925))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_L_Timer\:TimerUDB\:status_tc\\.main_4 (3.762:3.762:3.762))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.main_7 (3.747:3.747:3.747))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.main_6 (3.762:3.762:3.762))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:run_mode\\.q Net_1481.main_3 (3.116:3.116:3.116))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:run_mode\\.q \\Encoder_L_Timer\:TimerUDB\:status_tc\\.main_3 (3.116:3.116:3.116))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:run_mode\\.q \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.main_6 (3.104:3.104:3.104))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:run_mode\\.q \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.main_5 (3.116:3.116:3.116))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Encoder_L_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.904:2.904:2.904))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Encoder_L_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.902:2.902:2.902))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:status_tc\\.q \\Encoder_L_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.314:2.314:2.314))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.q \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.main_5 (2.784:2.784:2.784))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.q \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.main_4 (2.792:2.792:2.792))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.q \\Encoder_L_Timer\:TimerUDB\:trig_reg\\.main_3 (2.784:2.784:2.784))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.q \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.main_9 (4.173:4.173:4.173))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.q \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.main_8 (3.597:3.597:3.597))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_fall_detected\\.q Net_1481.main_6 (4.929:4.929:4.929))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_fall_detected\\.q \\Encoder_L_Timer\:TimerUDB\:status_tc\\.main_6 (4.929:4.929:4.929))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_fall_detected\\.q \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.main_11 (4.380:4.380:4.380))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_fall_detected\\.q \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.main_10 (4.929:4.929:4.929))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_fall_detected\\.q \\Encoder_L_Timer\:TimerUDB\:trig_fall_detected\\.main_5 (2.637:2.637:2.637))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_fall_detected\\.q \\Encoder_L_Timer\:TimerUDB\:trig_reg\\.main_5 (4.380:4.380:4.380))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_last\\.q \\Encoder_L_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.289:2.289:2.289))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_last\\.q \\Encoder_L_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.289:2.289:2.289))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_reg\\.q \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (3.094:3.094:3.094))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_reg\\.q \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.094:3.094:3.094))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_rise_detected\\.q Net_1481.main_5 (6.865:6.865:6.865))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_rise_detected\\.q \\Encoder_L_Timer\:TimerUDB\:status_tc\\.main_5 (6.865:6.865:6.865))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_rise_detected\\.q \\Encoder_L_Timer\:TimerUDB\:timer_enable\\.main_10 (5.355:5.355:5.355))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_rise_detected\\.q \\Encoder_L_Timer\:TimerUDB\:trig_disable\\.main_9 (6.865:6.865:6.865))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_rise_detected\\.q \\Encoder_L_Timer\:TimerUDB\:trig_reg\\.main_4 (5.355:5.355:5.355))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:trig_rise_detected\\.q \\Encoder_L_Timer\:TimerUDB\:trig_rise_detected\\.main_5 (4.180:4.180:4.180))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_2 Net_1428.main_2 (3.122:3.122:3.122))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_2 \\Encoder_R_Timer\:TimerUDB\:status_tc\\.main_2 (3.122:3.122:3.122))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_2 \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.main_4 (3.122:3.122:3.122))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_2 \\Encoder_R_Timer\:TimerUDB\:trig_disable\\.main_3 (3.888:3.888:3.888))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_2 \\Encoder_R_Timer\:TimerUDB\:trig_reg\\.main_2 (3.143:3.143:3.143))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_3 Net_1428.main_1 (2.809:2.809:2.809))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_3 \\Encoder_R_Timer\:TimerUDB\:status_tc\\.main_1 (2.809:2.809:2.809))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_3 \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.main_3 (2.809:2.809:2.809))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_3 \\Encoder_R_Timer\:TimerUDB\:trig_disable\\.main_2 (3.743:3.743:3.743))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_3 \\Encoder_R_Timer\:TimerUDB\:trig_reg\\.main_1 (2.817:2.817:2.817))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 Net_1428.main_0 (2.611:2.611:2.611))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\Encoder_R_Timer\:TimerUDB\:status_tc\\.main_0 (2.611:2.611:2.611))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.main_2 (2.611:2.611:2.611))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\Encoder_R_Timer\:TimerUDB\:trig_disable\\.main_1 (3.547:3.547:3.547))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\Encoder_R_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (2.622:2.622:2.622))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\Encoder_R_Timer\:TimerUDB\:trig_reg\\.main_0 (2.622:2.622:2.622))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\Encoder_R_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (2.622:2.622:2.622))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_R_Timer\:TimerUDB\:run_mode\\.main_0 (2.617:2.617:2.617))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.main_1 (2.610:2.610:2.610))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_R_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (2.617:2.617:2.617))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_R_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (2.617:2.617:2.617))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb Net_1428.main_4 (2.904:2.904:2.904))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.904:2.904:2.904))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.903:2.903:2.903))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_R_Timer\:TimerUDB\:status_tc\\.main_4 (2.904:2.904:2.904))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.main_7 (2.904:2.904:2.904))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_R_Timer\:TimerUDB\:trig_disable\\.main_6 (3.833:3.833:3.833))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:run_mode\\.q Net_1428.main_3 (3.164:3.164:3.164))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:run_mode\\.q \\Encoder_R_Timer\:TimerUDB\:status_tc\\.main_3 (3.164:3.164:3.164))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:run_mode\\.q \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.main_6 (3.164:3.164:3.164))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:run_mode\\.q \\Encoder_R_Timer\:TimerUDB\:trig_disable\\.main_5 (4.505:4.505:4.505))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Encoder_R_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.306:2.306:2.306))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Encoder_R_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:status_tc\\.q \\Encoder_R_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.324:2.324:2.324))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.q \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.main_5 (3.470:3.470:3.470))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.q \\Encoder_R_Timer\:TimerUDB\:trig_disable\\.main_4 (4.818:4.818:4.818))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.q \\Encoder_R_Timer\:TimerUDB\:trig_reg\\.main_3 (3.191:3.191:3.191))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_disable\\.q \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.main_8 (4.107:4.107:4.107))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_disable\\.q \\Encoder_R_Timer\:TimerUDB\:trig_disable\\.main_7 (4.161:4.161:4.161))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_fall_detected\\.q Net_1428.main_6 (3.804:3.804:3.804))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_fall_detected\\.q \\Encoder_R_Timer\:TimerUDB\:status_tc\\.main_6 (3.804:3.804:3.804))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_fall_detected\\.q \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.main_10 (3.804:3.804:3.804))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_fall_detected\\.q \\Encoder_R_Timer\:TimerUDB\:trig_disable\\.main_9 (7.078:7.078:7.078))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_fall_detected\\.q \\Encoder_R_Timer\:TimerUDB\:trig_fall_detected\\.main_5 (6.150:6.150:6.150))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_fall_detected\\.q \\Encoder_R_Timer\:TimerUDB\:trig_reg\\.main_5 (6.150:6.150:6.150))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_last\\.q \\Encoder_R_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.902:2.902:2.902))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_last\\.q \\Encoder_R_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.902:2.902:2.902))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_reg\\.q \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.440:4.440:4.440))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_reg\\.q \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (5.876:5.876:5.876))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_rise_detected\\.q Net_1428.main_5 (2.598:2.598:2.598))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_rise_detected\\.q \\Encoder_R_Timer\:TimerUDB\:status_tc\\.main_5 (2.598:2.598:2.598))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_rise_detected\\.q \\Encoder_R_Timer\:TimerUDB\:timer_enable\\.main_9 (2.598:2.598:2.598))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_rise_detected\\.q \\Encoder_R_Timer\:TimerUDB\:trig_disable\\.main_8 (3.519:3.519:3.519))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_rise_detected\\.q \\Encoder_R_Timer\:TimerUDB\:trig_reg\\.main_4 (2.593:2.593:2.593))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:trig_rise_detected\\.q \\Encoder_R_Timer\:TimerUDB\:trig_rise_detected\\.main_5 (2.593:2.593:2.593))
    (INTERCONNECT \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_1361.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_1373.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_L\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_L\:PWMUDB\:runmode_enable\\.main_0 (2.340:2.340:2.340))
    (INTERCONNECT \\PWM_L\:PWMUDB\:runmode_enable\\.q Net_1361.main_0 (2.597:2.597:2.597))
    (INTERCONNECT \\PWM_L\:PWMUDB\:runmode_enable\\.q Net_1373.main_0 (2.597:2.597:2.597))
    (INTERCONNECT \\PWM_L\:PWMUDB\:runmode_enable\\.q \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.606:2.606:2.606))
    (INTERCONNECT \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.286:2.286:2.286))
    (INTERCONNECT \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_975.main_1 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_976.main_1 (2.245:2.245:2.245))
    (INTERCONNECT \\PWM_R\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_R\:PWMUDB\:runmode_enable\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\PWM_R\:PWMUDB\:runmode_enable\\.q Net_975.main_0 (4.724:4.724:4.724))
    (INTERCONNECT \\PWM_R\:PWMUDB\:runmode_enable\\.q Net_976.main_0 (4.716:4.716:4.716))
    (INTERCONNECT \\PWM_R\:PWMUDB\:runmode_enable\\.q \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (4.701:4.701:4.701))
    (INTERCONNECT \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.232:2.232:2.232))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.292:2.292:2.292))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_3 (3.587:3.587:3.587))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_4 (3.587:3.587:3.587))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_2 (6.356:6.356:6.356))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_2 (2.661:2.661:2.661))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_0 (3.413:3.413:3.413))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (4.017:4.017:4.017))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_parity_bit\\.main_2 (5.323:5.323:5.323))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_2 (5.323:5.323:5.323))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_2 (5.333:5.333:5.333))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_2 (2.307:2.307:2.307))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (5.333:5.333:5.333))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_2\\.main_2 (5.323:5.323:5.323))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_2 (5.333:5.333:5.333))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.629:4.629:4.629))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (2.921:2.921:2.921))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_1 (2.924:2.924:2.924))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_1 (2.924:2.924:2.924))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (2.924:2.924:2.924))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_0 (2.925:2.925:2.925))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_0 (2.925:2.925:2.925))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (2.925:2.925:2.925))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_8 (2.325:2.325:2.325))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (2.325:2.325:2.325))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_7 (2.329:2.329:2.329))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (2.329:2.329:2.329))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_6 (2.314:2.314:2.314))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (2.314:2.314:2.314))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (2.311:2.311:2.311))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (6.093:6.093:6.093))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (2.909:2.909:2.909))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_6 (2.302:2.302:2.302))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (7.438:7.438:7.438))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.544:5.544:5.544))
    (INTERCONNECT \\UART\:BUART\:rx_parity_bit\\.q \\UART\:BUART\:rx_parity_bit\\.main_6 (2.306:2.306:2.306))
    (INTERCONNECT \\UART\:BUART\:rx_parity_bit\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_7 (2.306:2.306:2.306))
    (INTERCONNECT \\UART\:BUART\:rx_parity_error_pre\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_6 (2.300:2.300:2.300))
    (INTERCONNECT \\UART\:BUART\:rx_parity_error_pre\\.q \\UART\:BUART\:rx_status_2\\.main_5 (2.300:2.300:2.300))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_parity_bit\\.main_3 (3.238:3.238:3.238))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_3 (3.238:3.238:3.238))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_state_0\\.main_3 (3.271:3.271:3.271))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_status_3\\.main_3 (3.271:3.271:3.271))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (3.276:3.276:3.276))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (3.957:3.957:3.957))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_1 (3.700:3.700:3.700))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_parity_bit\\.main_1 (3.957:3.957:3.957))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_1 (3.957:3.957:3.957))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_1 (3.700:3.700:3.700))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_1 (5.467:5.467:5.467))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (3.700:3.700:3.700))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (5.481:5.481:5.481))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_2\\.main_1 (3.957:3.957:3.957))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_1 (3.700:3.700:3.700))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.708:3.708:3.708))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (4.058:4.058:4.058))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (4.046:4.046:4.046))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_parity_bit\\.main_5 (4.058:4.058:4.058))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_5 (4.058:4.058:4.058))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_5 (4.037:4.037:4.037))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_4 (2.818:2.818:2.818))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (4.037:4.037:4.037))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (2.812:2.812:2.812))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_2\\.main_4 (4.058:4.058:4.058))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_5 (4.037:4.037:4.037))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (6.636:6.636:6.636))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (8.228:8.228:8.228))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_parity_bit\\.main_4 (6.636:6.636:6.636))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_4 (6.636:6.636:6.636))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_4 (9.645:9.645:9.645))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_3 (7.096:7.096:7.096))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (9.645:9.645:9.645))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (7.651:7.651:7.651))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_2\\.main_3 (6.636:6.636:6.636))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_4 (9.645:9.645:9.645))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (2.284:2.284:2.284))
    (INTERCONNECT \\UART\:BUART\:rx_status_2\\.q \\UART\:BUART\:sRX\:RxSts\\.status_2 (2.913:2.913:2.913))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (5.827:5.827:5.827))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (6.785:6.785:6.785))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (4.196:4.196:4.196))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_parity_bit\\.main_4 (2.525:2.525:2.525))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_6 (3.441:3.441:3.441))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_4 (2.525:2.525:2.525))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_4 (2.525:2.525:2.525))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_6 (2.522:2.522:2.522))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (2.301:2.301:2.301))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.521:3.521:3.521))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (3.524:3.524:3.524))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_2 (2.301:2.301:2.301))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_2 (3.524:3.524:3.524))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_2 (3.524:3.524:3.524))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (3.537:3.537:3.537))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_0\\.main_5 (2.327:2.327:2.327))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn\\.main_5 (3.218:3.218:3.218))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (7.118:7.118:7.118))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_load_fifo\\.main_0 (7.104:7.104:7.104))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_parity_bit\\.main_0 (7.118:7.118:7.118))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_0 (7.118:7.118:7.118))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_0\\.main_0 (7.099:7.099:7.099))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_2\\.main_0 (8.179:8.179:8.179))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_3\\.main_0 (7.099:7.099:7.099))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (8.188:8.188:8.188))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_2\\.main_0 (7.118:7.118:7.118))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_3\\.main_0 (7.099:7.099:7.099))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.124:7.124:7.124))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (6.393:6.393:6.393))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_3 (3.138:3.138:3.138))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (2.240:2.240:2.240))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (6.096:6.096:6.096))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (4.692:4.692:4.692))
    (INTERCONNECT \\UART\:BUART\:tx_parity_bit\\.q \\UART\:BUART\:tx_parity_bit\\.main_5 (3.494:3.494:3.494))
    (INTERCONNECT \\UART\:BUART\:tx_parity_bit\\.q \\UART\:BUART\:txn\\.main_7 (4.019:4.019:4.019))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn\\.main_3 (2.246:2.246:2.246))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (2.612:2.612:2.612))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.690:5.690:5.690))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (5.689:5.689:5.689))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_parity_bit\\.main_2 (5.689:5.689:5.689))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_1 (2.612:2.612:2.612))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_1 (5.689:5.689:5.689))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_1 (5.689:5.689:5.689))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (5.136:5.136:5.136))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn\\.main_2 (5.136:5.136:5.136))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (3.879:3.879:3.879))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (2.846:2.846:2.846))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (2.964:2.964:2.964))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_parity_bit\\.main_1 (2.964:2.964:2.964))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_0 (3.879:3.879:3.879))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_0 (2.964:2.964:2.964))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_0 (2.964:2.964:2.964))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (2.962:2.962:2.962))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (2.962:2.962:2.962))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (3.466:3.466:3.466))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (2.810:2.810:2.810))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_parity_bit\\.main_3 (2.810:2.810:2.810))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_4 (3.466:3.466:3.466))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_3 (2.810:2.810:2.810))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_3 (2.810:2.810:2.810))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (2.807:2.807:2.807))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_4 (2.807:2.807:2.807))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (6.513:6.513:6.513))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_1466.main_0 (6.937:6.937:6.937))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:tx_parity_bit\\.main_0 (2.670:2.670:2.670))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (2.698:2.698:2.698))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_parity_error_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Encoder_L_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Encoder_R_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT PWM_R_CW\(0\).pad_out PWM_R_CW\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM_R_CW\(0\)_PAD PWM_R_CW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_L_CW\(0\).pad_out PWM_L_CW\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM_L_CW\(0\)_PAD PWM_L_CW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_R_CCW\(0\).pad_out PWM_R_CCW\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM_R_CCW\(0\)_PAD PWM_R_CCW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_L_CCW\(0\).pad_out PWM_L_CCW\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM_L_CCW\(0\)_PAD PWM_L_CCW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Encoder_L\(0\)_PAD Encoder_L\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Encoder_R\(0\)_PAD Encoder_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIP_0\(0\)_PAD DIP_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIP_1\(0\)_PAD DIP_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIP_2\(0\)_PAD DIP_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIP_3\(0\)_PAD DIP_3\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
