{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698460898111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698460898111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 28 08:11:37 2023 " "Processing started: Sat Oct 28 08:11:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698460898111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1698460898111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SystemBus -c SystemBus --analyze_file=\"D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off SystemBus -c SystemBus --analyze_file=\"D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1698460898112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1698460899563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1698460899563 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InterConn_Arbitter.sv(42) " "Verilog HDL information at InterConn_Arbitter.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "../BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Arbitter.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1698460915763 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InterConn_Arbitter.sv(109) " "Verilog HDL information at InterConn_Arbitter.sv(109): always construct contains both blocking and non-blocking assignments" {  } { { "../BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/BUS_Interconnet/BUS_Interconnet.srcs/sources_1/new/InterConn_Arbitter.sv" 109 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1698460915763 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction master_port.sv(60) " "Verilog HDL syntax error at master_port.sv(60) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../Source Code/Master/master_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_port.sv" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1698460915773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BURST_SIZE burst_size master_port.sv(1) " "Verilog HDL Declaration information at master_port.sv(1): object \"BURST_SIZE\" differs only in case from object \"burst_size\" in the same scope" {  } { { "../Source Code/Master/master_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_port.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1698460915773 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "master_port master_port.sv(1) " "Ignored design unit \"master_port\" at master_port.sv(1) due to previous errors" {  } { { "../Source Code/Master/master_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_port.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1698460915773 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "master_in_port.sv(55) " "Verilog HDL information at master_in_port.sv(55): always construct contains both blocking and non-blocking assignments" {  } { { "../Source Code/Master/master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1698460915783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BURST_SIZE burst_size master_in_port.sv(21) " "Verilog HDL Declaration information at master_in_port.sv(21): object \"BURST_SIZE\" differs only in case from object \"burst_size\" in the same scope" {  } { { "../Source Code/Master/master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Master/master_in_port.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1698460915783 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_port.sv(86) " "Verilog HDL information at slave_port.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "../Source Code/Slave/slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Source Code/Slave/slave_port.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1698460915793 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction SystemBus.sv(11) " "Verilog HDL syntax error at SystemBus.sv(11) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SystemBus.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/SystemBus.sv" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1698460915834 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"SLAVE_4K1\";  expecting \")\" SystemBus.sv(159) " "Verilog HDL syntax error at SystemBus.sv(159) near text: \"SLAVE_4K1\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SystemBus.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/SystemBus.sv" 159 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1698460915834 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SystemBus SystemBus.sv(1) " "Ignored design unit \"SystemBus\" at SystemBus.sv(1) due to previous errors" {  } { { "SystemBus.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/SystemBus.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1698460915834 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 5 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698460915844 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 28 08:11:55 2023 " "Processing ended: Sat Oct 28 08:11:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698460915844 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698460915844 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698460915844 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1698460915844 ""}
