Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 30 17:22:09 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
| Design       : Top
| Device       : xc7k160tffg676-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 36
+-----------+------------------+-------------------------------+--------+
| Rule      | Severity         | Description                   | Checks |
+-----------+------------------+-------------------------------+--------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 8      |
| TIMING-18 | Warning          | Missing input or output delay | 28     |
+-----------+------------------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin m0/p0/pbreg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin m0/p0/pbshift_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin m0/p0/pbshift_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin m0/p0/pbshift_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin m0/p0/pbshift_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin m0/p0/pbshift_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin m0/p0/pbshift_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin m0/p0/pbshift_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on SEGMENT[0] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on SEGMENT[1] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on SEGMENT[2] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on SEGMENT[3] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on SEGMENT[4] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on SEGMENT[5] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on SEGMENT[6] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on SEGMENT[7] relative to the rising and/or falling clock edge(s) of clk100MHZ.
Related violations: <none>


