#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 27 00:41:37 2023
# Process ID: 7694
# Current directory: /nfs/home/u/u_sman/COEN313/PROJECT
# Command line: vivado
# Log file: /nfs/home/u/u_sman/COEN313/PROJECT/vivado.log
# Journal file: /nfs/home/u/u_sman/COEN313/PROJECT/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_3 /nfs/home/u/u_sman/COEN313/PROJECT/project_3 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 6283.129 ; gain = 18.008 ; free physical = 10439 ; free virtual = 22335
add_files -norecurse /nfs/home/u/u_sman/COEN313/PROJECT/code.vhd
add_files -fileset constrs_1 -norecurse /nfs/home/u/u_sman/COEN313/PROJECT/code.xdc
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Nov 27 00:44:41 2023] Launched synth_1...
Run output will be captured here: /nfs/home/u/u_sman/COEN313/PROJECT/project_3/project_3.runs/synth_1/runme.log
[Mon Nov 27 00:44:41 2023] Launched impl_1...
Run output will be captured here: /nfs/home/u/u_sman/COEN313/PROJECT/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7060.840 ; gain = 0.000 ; free physical = 9804 ; free virtual = 21783
Restored from archive | CPU: 0.010000 secs | Memory: 0.048485 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7060.840 ; gain = 0.000 ; free physical = 9804 ; free virtual = 21783
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 7255.301 ; gain = 896.352 ; free physical = 9685 ; free virtual = 21666
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nfs/home/u/u_sman/COEN313/PROJECT/code.xdc]
Finished Parsing XDC File [/nfs/home/u/u_sman/COEN313/PROJECT/code.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

