#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* POT */
#define POT__0__DM__MASK 0x1C0u
#define POT__0__DM__SHIFT 6
#define POT__0__DR CYREG_PRT0_DR
#define POT__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define POT__0__HSIOM_MASK 0x00000F00u
#define POT__0__HSIOM_SHIFT 8u
#define POT__0__INTCFG CYREG_PRT0_INTCFG
#define POT__0__INTSTAT CYREG_PRT0_INTSTAT
#define POT__0__MASK 0x04u
#define POT__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define POT__0__OUT_SEL_SHIFT 4u
#define POT__0__OUT_SEL_VAL 0u
#define POT__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define POT__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define POT__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define POT__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define POT__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define POT__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define POT__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define POT__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define POT__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define POT__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define POT__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define POT__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define POT__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define POT__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define POT__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define POT__0__PC CYREG_PRT0_PC
#define POT__0__PC2 CYREG_PRT0_PC2
#define POT__0__PORT 0u
#define POT__0__PS CYREG_PRT0_PS
#define POT__0__SHIFT 2
#define POT__DR CYREG_PRT0_DR
#define POT__INTCFG CYREG_PRT0_INTCFG
#define POT__INTSTAT CYREG_PRT0_INTSTAT
#define POT__MASK 0x04u
#define POT__PA__CFG0 CYREG_UDB_PA0_CFG0
#define POT__PA__CFG1 CYREG_UDB_PA0_CFG1
#define POT__PA__CFG10 CYREG_UDB_PA0_CFG10
#define POT__PA__CFG11 CYREG_UDB_PA0_CFG11
#define POT__PA__CFG12 CYREG_UDB_PA0_CFG12
#define POT__PA__CFG13 CYREG_UDB_PA0_CFG13
#define POT__PA__CFG14 CYREG_UDB_PA0_CFG14
#define POT__PA__CFG2 CYREG_UDB_PA0_CFG2
#define POT__PA__CFG3 CYREG_UDB_PA0_CFG3
#define POT__PA__CFG4 CYREG_UDB_PA0_CFG4
#define POT__PA__CFG5 CYREG_UDB_PA0_CFG5
#define POT__PA__CFG6 CYREG_UDB_PA0_CFG6
#define POT__PA__CFG7 CYREG_UDB_PA0_CFG7
#define POT__PA__CFG8 CYREG_UDB_PA0_CFG8
#define POT__PA__CFG9 CYREG_UDB_PA0_CFG9
#define POT__PC CYREG_PRT0_PC
#define POT__PC2 CYREG_PRT0_PC2
#define POT__PORT 0u
#define POT__PS CYREG_PRT0_PS
#define POT__SHIFT 2

/* PWM_1_cy_m0s8_tcpwm_1 */
#define PWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_2_cy_m0s8_tcpwm_1 */
#define PWM_2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWM_2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWM_2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWM_2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_1__INTC_MASK 0x01u
#define isr_1__INTC_NUMBER 0u
#define isr_1__INTC_PRIOR_MASK 0xC0u
#define isr_1__INTC_PRIOR_NUM 3u
#define isr_1__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_1__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Button */
#define Button__0__DM__MASK 0x7000u
#define Button__0__DM__SHIFT 12
#define Button__0__DR CYREG_PRT1_DR
#define Button__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Button__0__HSIOM_MASK 0x000F0000u
#define Button__0__HSIOM_SHIFT 16u
#define Button__0__INTCFG CYREG_PRT1_INTCFG
#define Button__0__INTSTAT CYREG_PRT1_INTSTAT
#define Button__0__MASK 0x10u
#define Button__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Button__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Button__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Button__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Button__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Button__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Button__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Button__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Button__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Button__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Button__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Button__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Button__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Button__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Button__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Button__0__PC CYREG_PRT1_PC
#define Button__0__PC2 CYREG_PRT1_PC2
#define Button__0__PORT 1u
#define Button__0__PS CYREG_PRT1_PS
#define Button__0__SHIFT 4
#define Button__DR CYREG_PRT1_DR
#define Button__INTCFG CYREG_PRT1_INTCFG
#define Button__INTSTAT CYREG_PRT1_INTSTAT
#define Button__MASK 0x10u
#define Button__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Button__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Button__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Button__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Button__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Button__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Button__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Button__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Button__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Button__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Button__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Button__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Button__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Button__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Button__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Button__PC CYREG_PRT1_PC
#define Button__PC2 CYREG_PRT1_PC2
#define Button__PORT 1u
#define Button__PS CYREG_PRT1_PS
#define Button__SHIFT 4

/* Clock_1 */
#define Clock_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_1__ENABLE CYREG_CLK_DIVIDER_A00
#define Clock_1__ENABLE_MASK 0x80000000u
#define Clock_1__MASK 0x80000000u
#define Clock_1__REGISTER CYREG_CLK_DIVIDER_A00

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define Timer_1_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define Timer_1_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK_00
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_00
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_00
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_UDB_W8_A0_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_UDB_W8_A1_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_UDB_W8_D0_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_UDB_W8_D1_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_UDB_W8_F0_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_UDB_W8_F1_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Timer_1_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00

/* LCD_Char_LCDPort */
#define LCD_Char_LCDPort__0__DM__MASK 0x07u
#define LCD_Char_LCDPort__0__DM__SHIFT 0
#define LCD_Char_LCDPort__0__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_LCDPort__0__HSIOM_MASK 0x0000000Fu
#define LCD_Char_LCDPort__0__HSIOM_SHIFT 0u
#define LCD_Char_LCDPort__0__INTCFG CYREG_PRT2_INTCFG
#define LCD_Char_LCDPort__0__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_Char_LCDPort__0__MASK 0x01u
#define LCD_Char_LCDPort__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_LCDPort__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_LCDPort__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_LCDPort__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_LCDPort__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_LCDPort__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_LCDPort__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_LCDPort__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_LCDPort__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_LCDPort__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_LCDPort__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_LCDPort__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_LCDPort__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_LCDPort__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_LCDPort__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_LCDPort__0__PC CYREG_PRT2_PC
#define LCD_Char_LCDPort__0__PC2 CYREG_PRT2_PC2
#define LCD_Char_LCDPort__0__PORT 2u
#define LCD_Char_LCDPort__0__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__0__SHIFT 0
#define LCD_Char_LCDPort__1__DM__MASK 0x38u
#define LCD_Char_LCDPort__1__DM__SHIFT 3
#define LCD_Char_LCDPort__1__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_LCDPort__1__HSIOM_MASK 0x000000F0u
#define LCD_Char_LCDPort__1__HSIOM_SHIFT 4u
#define LCD_Char_LCDPort__1__INTCFG CYREG_PRT2_INTCFG
#define LCD_Char_LCDPort__1__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_Char_LCDPort__1__MASK 0x02u
#define LCD_Char_LCDPort__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_LCDPort__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_LCDPort__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_LCDPort__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_LCDPort__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_LCDPort__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_LCDPort__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_LCDPort__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_LCDPort__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_LCDPort__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_LCDPort__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_LCDPort__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_LCDPort__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_LCDPort__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_LCDPort__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_LCDPort__1__PC CYREG_PRT2_PC
#define LCD_Char_LCDPort__1__PC2 CYREG_PRT2_PC2
#define LCD_Char_LCDPort__1__PORT 2u
#define LCD_Char_LCDPort__1__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__1__SHIFT 1
#define LCD_Char_LCDPort__2__DM__MASK 0x1C0u
#define LCD_Char_LCDPort__2__DM__SHIFT 6
#define LCD_Char_LCDPort__2__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_LCDPort__2__HSIOM_MASK 0x00000F00u
#define LCD_Char_LCDPort__2__HSIOM_SHIFT 8u
#define LCD_Char_LCDPort__2__INTCFG CYREG_PRT2_INTCFG
#define LCD_Char_LCDPort__2__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_Char_LCDPort__2__MASK 0x04u
#define LCD_Char_LCDPort__2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_LCDPort__2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_LCDPort__2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_LCDPort__2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_LCDPort__2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_LCDPort__2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_LCDPort__2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_LCDPort__2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_LCDPort__2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_LCDPort__2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_LCDPort__2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_LCDPort__2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_LCDPort__2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_LCDPort__2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_LCDPort__2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_LCDPort__2__PC CYREG_PRT2_PC
#define LCD_Char_LCDPort__2__PC2 CYREG_PRT2_PC2
#define LCD_Char_LCDPort__2__PORT 2u
#define LCD_Char_LCDPort__2__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__2__SHIFT 2
#define LCD_Char_LCDPort__3__DM__MASK 0xE00u
#define LCD_Char_LCDPort__3__DM__SHIFT 9
#define LCD_Char_LCDPort__3__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_LCDPort__3__HSIOM_MASK 0x0000F000u
#define LCD_Char_LCDPort__3__HSIOM_SHIFT 12u
#define LCD_Char_LCDPort__3__INTCFG CYREG_PRT2_INTCFG
#define LCD_Char_LCDPort__3__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_Char_LCDPort__3__MASK 0x08u
#define LCD_Char_LCDPort__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_LCDPort__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_LCDPort__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_LCDPort__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_LCDPort__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_LCDPort__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_LCDPort__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_LCDPort__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_LCDPort__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_LCDPort__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_LCDPort__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_LCDPort__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_LCDPort__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_LCDPort__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_LCDPort__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_LCDPort__3__PC CYREG_PRT2_PC
#define LCD_Char_LCDPort__3__PC2 CYREG_PRT2_PC2
#define LCD_Char_LCDPort__3__PORT 2u
#define LCD_Char_LCDPort__3__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__3__SHIFT 3
#define LCD_Char_LCDPort__4__DM__MASK 0x7000u
#define LCD_Char_LCDPort__4__DM__SHIFT 12
#define LCD_Char_LCDPort__4__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__4__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_LCDPort__4__HSIOM_MASK 0x000F0000u
#define LCD_Char_LCDPort__4__HSIOM_SHIFT 16u
#define LCD_Char_LCDPort__4__INTCFG CYREG_PRT2_INTCFG
#define LCD_Char_LCDPort__4__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_Char_LCDPort__4__MASK 0x10u
#define LCD_Char_LCDPort__4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_LCDPort__4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_LCDPort__4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_LCDPort__4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_LCDPort__4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_LCDPort__4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_LCDPort__4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_LCDPort__4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_LCDPort__4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_LCDPort__4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_LCDPort__4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_LCDPort__4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_LCDPort__4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_LCDPort__4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_LCDPort__4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_LCDPort__4__PC CYREG_PRT2_PC
#define LCD_Char_LCDPort__4__PC2 CYREG_PRT2_PC2
#define LCD_Char_LCDPort__4__PORT 2u
#define LCD_Char_LCDPort__4__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__4__SHIFT 4
#define LCD_Char_LCDPort__5__DM__MASK 0x38000u
#define LCD_Char_LCDPort__5__DM__SHIFT 15
#define LCD_Char_LCDPort__5__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__5__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_LCDPort__5__HSIOM_MASK 0x00F00000u
#define LCD_Char_LCDPort__5__HSIOM_SHIFT 20u
#define LCD_Char_LCDPort__5__INTCFG CYREG_PRT2_INTCFG
#define LCD_Char_LCDPort__5__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_Char_LCDPort__5__MASK 0x20u
#define LCD_Char_LCDPort__5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_LCDPort__5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_LCDPort__5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_LCDPort__5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_LCDPort__5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_LCDPort__5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_LCDPort__5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_LCDPort__5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_LCDPort__5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_LCDPort__5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_LCDPort__5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_LCDPort__5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_LCDPort__5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_LCDPort__5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_LCDPort__5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_LCDPort__5__PC CYREG_PRT2_PC
#define LCD_Char_LCDPort__5__PC2 CYREG_PRT2_PC2
#define LCD_Char_LCDPort__5__PORT 2u
#define LCD_Char_LCDPort__5__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__5__SHIFT 5
#define LCD_Char_LCDPort__6__DM__MASK 0x1C0000u
#define LCD_Char_LCDPort__6__DM__SHIFT 18
#define LCD_Char_LCDPort__6__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__6__HSIOM CYREG_HSIOM_PORT_SEL2
#define LCD_Char_LCDPort__6__HSIOM_MASK 0x0F000000u
#define LCD_Char_LCDPort__6__HSIOM_SHIFT 24u
#define LCD_Char_LCDPort__6__INTCFG CYREG_PRT2_INTCFG
#define LCD_Char_LCDPort__6__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_Char_LCDPort__6__MASK 0x40u
#define LCD_Char_LCDPort__6__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_LCDPort__6__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_LCDPort__6__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_LCDPort__6__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_LCDPort__6__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_LCDPort__6__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_LCDPort__6__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_LCDPort__6__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_LCDPort__6__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_LCDPort__6__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_LCDPort__6__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_LCDPort__6__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_LCDPort__6__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_LCDPort__6__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_LCDPort__6__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_LCDPort__6__PC CYREG_PRT2_PC
#define LCD_Char_LCDPort__6__PC2 CYREG_PRT2_PC2
#define LCD_Char_LCDPort__6__PORT 2u
#define LCD_Char_LCDPort__6__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__6__SHIFT 6
#define LCD_Char_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__INTCFG CYREG_PRT2_INTCFG
#define LCD_Char_LCDPort__INTSTAT CYREG_PRT2_INTSTAT
#define LCD_Char_LCDPort__MASK 0x7Fu
#define LCD_Char_LCDPort__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LCD_Char_LCDPort__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LCD_Char_LCDPort__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LCD_Char_LCDPort__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LCD_Char_LCDPort__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LCD_Char_LCDPort__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LCD_Char_LCDPort__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LCD_Char_LCDPort__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LCD_Char_LCDPort__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LCD_Char_LCDPort__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LCD_Char_LCDPort__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LCD_Char_LCDPort__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LCD_Char_LCDPort__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LCD_Char_LCDPort__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LCD_Char_LCDPort__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LCD_Char_LCDPort__PC CYREG_PRT2_PC
#define LCD_Char_LCDPort__PC2 CYREG_PRT2_PC2
#define LCD_Char_LCDPort__PORT 2u
#define LCD_Char_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__SHIFT 0

/* PWM_OUT1 */
#define PWM_OUT1__0__DM__MASK 0xE00000u
#define PWM_OUT1__0__DM__SHIFT 21
#define PWM_OUT1__0__DR CYREG_PRT3_DR
#define PWM_OUT1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWM_OUT1__0__HSIOM_MASK 0xF0000000u
#define PWM_OUT1__0__HSIOM_SHIFT 28u
#define PWM_OUT1__0__INTCFG CYREG_PRT3_INTCFG
#define PWM_OUT1__0__INTSTAT CYREG_PRT3_INTSTAT
#define PWM_OUT1__0__MASK 0x80u
#define PWM_OUT1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define PWM_OUT1__0__OUT_SEL_SHIFT 14u
#define PWM_OUT1__0__OUT_SEL_VAL 2u
#define PWM_OUT1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_OUT1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_OUT1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_OUT1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_OUT1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_OUT1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_OUT1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_OUT1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_OUT1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_OUT1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_OUT1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_OUT1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_OUT1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_OUT1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_OUT1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_OUT1__0__PC CYREG_PRT3_PC
#define PWM_OUT1__0__PC2 CYREG_PRT3_PC2
#define PWM_OUT1__0__PORT 3u
#define PWM_OUT1__0__PS CYREG_PRT3_PS
#define PWM_OUT1__0__SHIFT 7
#define PWM_OUT1__DR CYREG_PRT3_DR
#define PWM_OUT1__INTCFG CYREG_PRT3_INTCFG
#define PWM_OUT1__INTSTAT CYREG_PRT3_INTSTAT
#define PWM_OUT1__MASK 0x80u
#define PWM_OUT1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWM_OUT1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWM_OUT1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWM_OUT1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWM_OUT1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWM_OUT1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWM_OUT1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWM_OUT1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWM_OUT1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWM_OUT1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWM_OUT1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWM_OUT1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWM_OUT1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWM_OUT1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWM_OUT1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWM_OUT1__PC CYREG_PRT3_PC
#define PWM_OUT1__PC2 CYREG_PRT3_PC2
#define PWM_OUT1__PORT 3u
#define PWM_OUT1__PS CYREG_PRT3_PS
#define PWM_OUT1__SHIFT 7

/* PWM_OUT2 */
#define PWM_OUT2__0__DM__MASK 0x07u
#define PWM_OUT2__0__DM__SHIFT 0
#define PWM_OUT2__0__DR CYREG_PRT0_DR
#define PWM_OUT2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWM_OUT2__0__HSIOM_MASK 0x0000000Fu
#define PWM_OUT2__0__HSIOM_SHIFT 0u
#define PWM_OUT2__0__INTCFG CYREG_PRT0_INTCFG
#define PWM_OUT2__0__INTSTAT CYREG_PRT0_INTSTAT
#define PWM_OUT2__0__MASK 0x01u
#define PWM_OUT2__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define PWM_OUT2__0__OUT_SEL_SHIFT 0u
#define PWM_OUT2__0__OUT_SEL_VAL 3u
#define PWM_OUT2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWM_OUT2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWM_OUT2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWM_OUT2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWM_OUT2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWM_OUT2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWM_OUT2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWM_OUT2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWM_OUT2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWM_OUT2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWM_OUT2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWM_OUT2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWM_OUT2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWM_OUT2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWM_OUT2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWM_OUT2__0__PC CYREG_PRT0_PC
#define PWM_OUT2__0__PC2 CYREG_PRT0_PC2
#define PWM_OUT2__0__PORT 0u
#define PWM_OUT2__0__PS CYREG_PRT0_PS
#define PWM_OUT2__0__SHIFT 0
#define PWM_OUT2__DR CYREG_PRT0_DR
#define PWM_OUT2__INTCFG CYREG_PRT0_INTCFG
#define PWM_OUT2__INTSTAT CYREG_PRT0_INTSTAT
#define PWM_OUT2__MASK 0x01u
#define PWM_OUT2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWM_OUT2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWM_OUT2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWM_OUT2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWM_OUT2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWM_OUT2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWM_OUT2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWM_OUT2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWM_OUT2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWM_OUT2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWM_OUT2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWM_OUT2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWM_OUT2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWM_OUT2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWM_OUT2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWM_OUT2__PC CYREG_PRT0_PC
#define PWM_OUT2__PC2 CYREG_PRT0_PC2
#define PWM_OUT2__PORT 0u
#define PWM_OUT2__PS CYREG_PRT0_PS
#define PWM_OUT2__SHIFT 0

/* ADC_SAR_Seq_cy_psoc4_sar */
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* ADC_SAR_Seq_intClock */
#define ADC_SAR_Seq_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_SAR_Seq_intClock__ENABLE CYREG_CLK_DIVIDER_B00
#define ADC_SAR_Seq_intClock__ENABLE_MASK 0x80000000u
#define ADC_SAR_Seq_intClock__MASK 0x80000000u
#define ADC_SAR_Seq_intClock__REGISTER CYREG_CLK_DIVIDER_B00

/* ADC_SAR_Seq_IRQ */
#define ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_IRQ__INTC_MASK 0x4000u
#define ADC_SAR_Seq_IRQ__INTC_NUMBER 14u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_Seq_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* timer_clock */
#define timer_clock__DIVIDER_MASK 0x0000FFFFu
#define timer_clock__ENABLE CYREG_CLK_DIVIDER_C00
#define timer_clock__ENABLE_MASK 0x80000000u
#define timer_clock__MASK 0x80000000u
#define timer_clock__REGISTER CYREG_CLK_DIVIDER_C00

/* Miscellaneous */
#define CY_PROJECT_NAME "test"
#define CY_VERSION "PSoC Creator  3.3 CP1"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
