pseudo-Boolean proof version 1.2

f 4

pre_order simple
    vars
        left u1
        right v1
        aux
    qed

    def
        -1 u1 1 v1 >= 0 ;
    qed

    transitivity
        vars
            fresh_right w1
        qed
        proof
            proofgoal #1
                p 1 2 + 3 + 4 +
                c 4
            qed
        qed
    qed
qed