// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s_HH_
#define _compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0.h"
#include "shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s.h"

namespace ap_rtl {

struct compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<8> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<8> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<8> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<8> > in_elem_data_0_V_read;
    sc_in< sc_lv<8> > in_elem_data_1_V_read;
    sc_in< sc_lv<8> > in_elem_data_2_V_read;
    sc_in< sc_lv<8> > in_elem_data_3_V_read;
    sc_in< sc_lv<8> > in_elem_data_4_V_read;
    sc_in< sc_lv<8> > in_elem_data_5_V_read;
    sc_in< sc_lv<8> > in_elem_data_6_V_read;
    sc_in< sc_lv<8> > in_elem_data_7_V_read;
    sc_out< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_3_V_blk_n;


    // Module declarations
    compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s(sc_module_name name);
    SC_HAS_PROCESS(compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s);

    ~compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s();

    sc_trace_file* mVcdFile;

    dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0* grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_313;
    shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s* call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter37;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter31;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter32;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter33;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter34;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter35;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter36;
    sc_signal< sc_logic > io_acc_block_signal_op294;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter36_reg;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter37;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > kernel_data_V_6_8;
    sc_signal< sc_lv<8> > kernel_data_V_6_9;
    sc_signal< sc_lv<8> > kernel_data_V_6_10;
    sc_signal< sc_lv<8> > kernel_data_V_6_11;
    sc_signal< sc_lv<8> > kernel_data_V_6_12;
    sc_signal< sc_lv<8> > kernel_data_V_6_13;
    sc_signal< sc_lv<8> > kernel_data_V_6_14;
    sc_signal< sc_lv<8> > kernel_data_V_6_15;
    sc_signal< sc_lv<8> > kernel_data_V_6_16;
    sc_signal< sc_lv<8> > kernel_data_V_6_17;
    sc_signal< sc_lv<8> > kernel_data_V_6_18;
    sc_signal< sc_lv<8> > kernel_data_V_6_19;
    sc_signal< sc_lv<8> > kernel_data_V_6_20;
    sc_signal< sc_lv<8> > kernel_data_V_6_21;
    sc_signal< sc_lv<8> > kernel_data_V_6_22;
    sc_signal< sc_lv<8> > kernel_data_V_6_23;
    sc_signal< sc_lv<8> > kernel_data_V_6_32;
    sc_signal< sc_lv<8> > kernel_data_V_6_33;
    sc_signal< sc_lv<8> > kernel_data_V_6_34;
    sc_signal< sc_lv<8> > kernel_data_V_6_35;
    sc_signal< sc_lv<8> > kernel_data_V_6_36;
    sc_signal< sc_lv<8> > kernel_data_V_6_37;
    sc_signal< sc_lv<8> > kernel_data_V_6_38;
    sc_signal< sc_lv<8> > kernel_data_V_6_39;
    sc_signal< sc_lv<8> > kernel_data_V_6_40;
    sc_signal< sc_lv<8> > kernel_data_V_6_41;
    sc_signal< sc_lv<8> > kernel_data_V_6_42;
    sc_signal< sc_lv<8> > kernel_data_V_6_43;
    sc_signal< sc_lv<8> > kernel_data_V_6_44;
    sc_signal< sc_lv<8> > kernel_data_V_6_45;
    sc_signal< sc_lv<8> > kernel_data_V_6_46;
    sc_signal< sc_lv<8> > kernel_data_V_6_47;
    sc_signal< sc_lv<8> > kernel_data_V_6_56;
    sc_signal< sc_lv<8> > kernel_data_V_6_57;
    sc_signal< sc_lv<8> > kernel_data_V_6_58;
    sc_signal< sc_lv<8> > kernel_data_V_6_59;
    sc_signal< sc_lv<8> > kernel_data_V_6_60;
    sc_signal< sc_lv<8> > kernel_data_V_6_61;
    sc_signal< sc_lv<8> > kernel_data_V_6_62;
    sc_signal< sc_lv<8> > kernel_data_V_6_63;
    sc_signal< sc_lv<8> > kernel_data_V_6_64;
    sc_signal< sc_lv<8> > kernel_data_V_6_65;
    sc_signal< sc_lv<8> > kernel_data_V_6_66;
    sc_signal< sc_lv<8> > kernel_data_V_6_67;
    sc_signal< sc_lv<8> > kernel_data_V_6_68;
    sc_signal< sc_lv<8> > kernel_data_V_6_69;
    sc_signal< sc_lv<8> > kernel_data_V_6_70;
    sc_signal< sc_lv<8> > kernel_data_V_6_71;
    sc_signal< sc_lv<32> > sX_3;
    sc_signal< sc_lv<32> > sY_3;
    sc_signal< sc_lv<32> > pY_3;
    sc_signal< sc_lv<32> > pX_3;
    sc_signal< sc_lv<8> > kernel_data_V_6_55_ret_reg_1493;
    sc_signal< sc_lv<8> > kernel_data_V_6_54_ret_reg_1498;
    sc_signal< sc_lv<8> > kernel_data_V_6_53_ret_reg_1503;
    sc_signal< sc_lv<8> > kernel_data_V_6_52_ret_reg_1508;
    sc_signal< sc_lv<8> > kernel_data_V_6_51_ret_reg_1513;
    sc_signal< sc_lv<8> > kernel_data_V_6_50_ret_reg_1518;
    sc_signal< sc_lv<8> > kernel_data_V_6_49_ret_reg_1523;
    sc_signal< sc_lv<8> > kernel_data_V_6_48_ret_reg_1528;
    sc_signal< sc_lv<8> > kernel_data_V_6_31_ret_reg_1533;
    sc_signal< sc_lv<8> > kernel_data_V_6_30_ret_reg_1538;
    sc_signal< sc_lv<8> > kernel_data_V_6_29_ret_reg_1543;
    sc_signal< sc_lv<8> > kernel_data_V_6_28_ret_reg_1548;
    sc_signal< sc_lv<8> > kernel_data_V_6_27_ret_reg_1553;
    sc_signal< sc_lv<8> > kernel_data_V_6_26_ret_reg_1558;
    sc_signal< sc_lv<8> > kernel_data_V_6_25_ret_reg_1563;
    sc_signal< sc_lv<8> > kernel_data_V_6_24_ret_reg_1568;
    sc_signal< sc_lv<8> > kernel_data_V_6_7_ret_reg_1573;
    sc_signal< sc_lv<8> > kernel_data_V_6_6_ret_reg_1578;
    sc_signal< sc_lv<8> > kernel_data_V_6_5_ret_reg_1583;
    sc_signal< sc_lv<8> > kernel_data_V_6_4_ret_reg_1588;
    sc_signal< sc_lv<8> > kernel_data_V_6_3_ret_reg_1593;
    sc_signal< sc_lv<8> > kernel_data_V_6_2_ret_reg_1598;
    sc_signal< sc_lv<8> > kernel_data_V_6_1_ret_reg_1603;
    sc_signal< sc_lv<8> > kernel_data_V_6_0_ret_reg_1608;
    sc_signal< sc_lv<8> > kernel_data_V_6_8_ret_reg_1613;
    sc_signal< sc_lv<8> > kernel_data_V_6_9_ret_reg_1618;
    sc_signal< sc_lv<8> > kernel_data_V_6_10_ret_reg_1623;
    sc_signal< sc_lv<8> > kernel_data_V_6_11_ret_reg_1628;
    sc_signal< sc_lv<8> > kernel_data_V_6_12_ret_reg_1633;
    sc_signal< sc_lv<8> > kernel_data_V_6_13_ret_reg_1638;
    sc_signal< sc_lv<8> > kernel_data_V_6_14_ret_reg_1643;
    sc_signal< sc_lv<8> > kernel_data_V_6_15_ret_reg_1648;
    sc_signal< sc_lv<8> > kernel_data_V_6_16_ret_reg_1653;
    sc_signal< sc_lv<8> > kernel_data_V_6_17_ret_reg_1658;
    sc_signal< sc_lv<8> > kernel_data_V_6_18_ret_reg_1663;
    sc_signal< sc_lv<8> > kernel_data_V_6_19_ret_reg_1668;
    sc_signal< sc_lv<8> > kernel_data_V_6_20_ret_reg_1673;
    sc_signal< sc_lv<8> > kernel_data_V_6_21_ret_reg_1678;
    sc_signal< sc_lv<8> > kernel_data_V_6_22_ret_reg_1683;
    sc_signal< sc_lv<8> > kernel_data_V_6_23_ret_reg_1688;
    sc_signal< sc_lv<8> > kernel_data_V_6_32_ret_reg_1693;
    sc_signal< sc_lv<8> > kernel_data_V_6_33_ret_reg_1698;
    sc_signal< sc_lv<8> > kernel_data_V_6_34_ret_reg_1703;
    sc_signal< sc_lv<8> > kernel_data_V_6_35_ret_reg_1708;
    sc_signal< sc_lv<8> > kernel_data_V_6_36_ret_reg_1713;
    sc_signal< sc_lv<8> > kernel_data_V_6_37_ret_reg_1718;
    sc_signal< sc_lv<8> > kernel_data_V_6_38_ret_reg_1723;
    sc_signal< sc_lv<8> > kernel_data_V_6_39_ret_reg_1728;
    sc_signal< sc_lv<8> > kernel_data_V_6_40_ret_reg_1733;
    sc_signal< sc_lv<8> > kernel_data_V_6_41_ret_reg_1738;
    sc_signal< sc_lv<8> > kernel_data_V_6_42_ret_reg_1743;
    sc_signal< sc_lv<8> > kernel_data_V_6_43_ret_reg_1748;
    sc_signal< sc_lv<8> > kernel_data_V_6_44_ret_reg_1753;
    sc_signal< sc_lv<8> > kernel_data_V_6_45_ret_reg_1758;
    sc_signal< sc_lv<8> > kernel_data_V_6_46_ret_reg_1763;
    sc_signal< sc_lv<8> > kernel_data_V_6_47_ret_reg_1768;
    sc_signal< sc_lv<8> > kernel_data_V_6_56_ret_reg_1773;
    sc_signal< sc_lv<8> > kernel_data_V_6_57_ret_reg_1778;
    sc_signal< sc_lv<8> > kernel_data_V_6_58_ret_reg_1783;
    sc_signal< sc_lv<8> > kernel_data_V_6_59_ret_reg_1788;
    sc_signal< sc_lv<8> > kernel_data_V_6_60_ret_reg_1793;
    sc_signal< sc_lv<8> > kernel_data_V_6_61_ret_reg_1798;
    sc_signal< sc_lv<8> > kernel_data_V_6_62_ret_reg_1803;
    sc_signal< sc_lv<8> > kernel_data_V_6_63_ret_reg_1808;
    sc_signal< sc_lv<8> > kernel_data_V_6_64_ret_reg_1813;
    sc_signal< sc_lv<8> > kernel_data_V_6_65_ret_reg_1818;
    sc_signal< sc_lv<8> > kernel_data_V_6_66_ret_reg_1823;
    sc_signal< sc_lv<8> > kernel_data_V_6_67_ret_reg_1828;
    sc_signal< sc_lv<8> > kernel_data_V_6_68_ret_reg_1833;
    sc_signal< sc_lv<8> > kernel_data_V_6_69_ret_reg_1838;
    sc_signal< sc_lv<8> > kernel_data_V_6_70_ret_reg_1843;
    sc_signal< sc_lv<8> > kernel_data_V_6_71_ret_reg_1848;
    sc_signal< sc_lv<1> > and_ln289_4_fu_1377_p2;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter9_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter10_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter11_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter12_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter13_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter14_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter15_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter16_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter17_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter18_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter19_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter20_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter21_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter22_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter23_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter24_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter25_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter26_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter27_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter28_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter29_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter30_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter31_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter32_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter33_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter34_reg;
    sc_signal< sc_lv<1> > and_ln289_4_reg_1853_pp0_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln313_fu_1383_p2;
    sc_signal< sc_lv<1> > icmp_ln313_reg_1857;
    sc_signal< sc_lv<32> > select_ln323_fu_1457_p3;
    sc_signal< sc_lv<1> > icmp_ln317_fu_1433_p2;
    sc_signal< sc_lv<8> > res_out_0_V_reg_1869;
    sc_signal< sc_lv<8> > res_out_1_V_reg_1874;
    sc_signal< sc_lv<8> > res_out_2_V_reg_1879;
    sc_signal< sc_lv<8> > res_out_3_V_reg_1884;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<8> > grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_313_ap_return_0;
    sc_signal< sc_lv<8> > grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_313_ap_return_1;
    sc_signal< sc_lv<8> > grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_313_ap_return_2;
    sc_signal< sc_lv<8> > grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_313_ap_return_3;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_313_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call0;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call0;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call0;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call0;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call0;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call0;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call0;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call0;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call0;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call0;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call0;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call0;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call0;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call0;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23_ignore_call0;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24_ignore_call0;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25_ignore_call0;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter26_ignore_call0;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter27_ignore_call0;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter28_ignore_call0;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter29_ignore_call0;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter30_ignore_call0;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter31_ignore_call0;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter32_ignore_call0;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter33_ignore_call0;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter34_ignore_call0;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter35_ignore_call0;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter36_ignore_call0;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter37_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp230;
    sc_signal< sc_logic > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_start;
    sc_signal< sc_logic > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_done;
    sc_signal< sc_logic > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_idle;
    sc_signal< sc_logic > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_ready;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_0;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_1;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_2;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_3;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_4;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_5;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_6;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_7;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_8;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_9;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_10;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_11;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_12;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_13;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_14;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_15;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_16;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_17;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_18;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_19;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_20;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_21;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_22;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_23;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_24;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_25;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_26;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_27;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_28;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_29;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_30;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_31;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_32;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_33;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_34;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_35;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_36;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_37;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_38;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_39;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_40;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_41;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_42;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_43;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_44;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_45;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_46;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_47;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_48;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_49;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_50;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_51;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_52;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_53;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_54;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_55;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_56;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_57;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_58;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_59;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_60;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_61;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_62;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_63;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_64;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_65;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_66;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_67;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_68;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_69;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_70;
    sc_signal< sc_lv<8> > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_return_71;
    sc_signal< sc_logic > call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call60;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call60;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call60;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call60;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call60;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call60;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call60;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call60;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call60;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call60;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call60;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call60;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call60;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call60;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call60;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call60;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call60;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call60;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call60;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call60;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call60;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call60;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call60;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23_ignore_call60;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24_ignore_call60;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25_ignore_call60;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter26_ignore_call60;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter27_ignore_call60;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter28_ignore_call60;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter29_ignore_call60;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter30_ignore_call60;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter31_ignore_call60;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter32_ignore_call60;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter33_ignore_call60;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter34_ignore_call60;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter35_ignore_call60;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter36_ignore_call60;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter37_ignore_call60;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp95;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_reg_302;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_reg_302;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_storemerge_reg_302;
    sc_signal< sc_lv<32> > select_ln328_fu_1407_p3;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_3_load;
    sc_signal< sc_lv<32> > add_ln321_fu_1439_p2;
    sc_signal< sc_lv<32> > add_ln326_fu_1389_p2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<31> > tmp_fu_1329_p4;
    sc_signal< sc_lv<31> > tmp_4508_fu_1349_p4;
    sc_signal< sc_lv<1> > icmp_ln289_fu_1309_p2;
    sc_signal< sc_lv<1> > icmp_ln289_4_fu_1319_p2;
    sc_signal< sc_lv<1> > icmp_ln289_16_fu_1339_p2;
    sc_signal< sc_lv<1> > icmp_ln289_17_fu_1359_p2;
    sc_signal< sc_lv<1> > and_ln289_3_fu_1371_p2;
    sc_signal< sc_lv<1> > and_ln289_fu_1365_p2;
    sc_signal< sc_lv<32> > add_ln328_fu_1401_p2;
    sc_signal< sc_lv<32> > add_ln323_fu_1451_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to36;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_3502;
    sc_signal< bool > ap_condition_3623;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_D;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln321_fu_1439_p2();
    void thread_add_ln323_fu_1451_p2();
    void thread_add_ln326_fu_1389_p2();
    void thread_add_ln328_fu_1401_p2();
    void thread_and_ln289_3_fu_1371_p2();
    void thread_and_ln289_4_fu_1377_p2();
    void thread_and_ln289_fu_1365_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp230();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp95();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call0();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call60();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call0();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call60();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call0();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call60();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call0();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call60();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call0();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call60();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call0();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call60();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call0();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call60();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call0();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call60();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call0();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call60();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call0();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call60();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call60();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call0();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call60();
    void thread_ap_block_state21_pp0_stage0_iter20();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call0();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call60();
    void thread_ap_block_state22_pp0_stage0_iter21();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call0();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call60();
    void thread_ap_block_state23_pp0_stage0_iter22();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call0();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call60();
    void thread_ap_block_state24_pp0_stage0_iter23();
    void thread_ap_block_state24_pp0_stage0_iter23_ignore_call0();
    void thread_ap_block_state24_pp0_stage0_iter23_ignore_call60();
    void thread_ap_block_state25_pp0_stage0_iter24();
    void thread_ap_block_state25_pp0_stage0_iter24_ignore_call0();
    void thread_ap_block_state25_pp0_stage0_iter24_ignore_call60();
    void thread_ap_block_state26_pp0_stage0_iter25();
    void thread_ap_block_state26_pp0_stage0_iter25_ignore_call0();
    void thread_ap_block_state26_pp0_stage0_iter25_ignore_call60();
    void thread_ap_block_state27_pp0_stage0_iter26();
    void thread_ap_block_state27_pp0_stage0_iter26_ignore_call0();
    void thread_ap_block_state27_pp0_stage0_iter26_ignore_call60();
    void thread_ap_block_state28_pp0_stage0_iter27();
    void thread_ap_block_state28_pp0_stage0_iter27_ignore_call0();
    void thread_ap_block_state28_pp0_stage0_iter27_ignore_call60();
    void thread_ap_block_state29_pp0_stage0_iter28();
    void thread_ap_block_state29_pp0_stage0_iter28_ignore_call0();
    void thread_ap_block_state29_pp0_stage0_iter28_ignore_call60();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call0();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call60();
    void thread_ap_block_state30_pp0_stage0_iter29();
    void thread_ap_block_state30_pp0_stage0_iter29_ignore_call0();
    void thread_ap_block_state30_pp0_stage0_iter29_ignore_call60();
    void thread_ap_block_state31_pp0_stage0_iter30();
    void thread_ap_block_state31_pp0_stage0_iter30_ignore_call0();
    void thread_ap_block_state31_pp0_stage0_iter30_ignore_call60();
    void thread_ap_block_state32_pp0_stage0_iter31();
    void thread_ap_block_state32_pp0_stage0_iter31_ignore_call0();
    void thread_ap_block_state32_pp0_stage0_iter31_ignore_call60();
    void thread_ap_block_state33_pp0_stage0_iter32();
    void thread_ap_block_state33_pp0_stage0_iter32_ignore_call0();
    void thread_ap_block_state33_pp0_stage0_iter32_ignore_call60();
    void thread_ap_block_state34_pp0_stage0_iter33();
    void thread_ap_block_state34_pp0_stage0_iter33_ignore_call0();
    void thread_ap_block_state34_pp0_stage0_iter33_ignore_call60();
    void thread_ap_block_state35_pp0_stage0_iter34();
    void thread_ap_block_state35_pp0_stage0_iter34_ignore_call0();
    void thread_ap_block_state35_pp0_stage0_iter34_ignore_call60();
    void thread_ap_block_state36_pp0_stage0_iter35();
    void thread_ap_block_state36_pp0_stage0_iter35_ignore_call0();
    void thread_ap_block_state36_pp0_stage0_iter35_ignore_call60();
    void thread_ap_block_state37_pp0_stage0_iter36();
    void thread_ap_block_state37_pp0_stage0_iter36_ignore_call0();
    void thread_ap_block_state37_pp0_stage0_iter36_ignore_call60();
    void thread_ap_block_state38_pp0_stage0_iter37();
    void thread_ap_block_state38_pp0_stage0_iter37_ignore_call0();
    void thread_ap_block_state38_pp0_stage0_iter37_ignore_call60();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call0();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call60();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call0();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call60();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call0();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call60();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call0();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call60();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call0();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call60();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call0();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call60();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call0();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call60();
    void thread_ap_condition_3502();
    void thread_ap_condition_3623();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to36();
    void thread_ap_phi_reg_pp0_iter0_storemerge_reg_302();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_sig_allocacmp_sY_3_load();
    void thread_call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_ce();
    void thread_call_ret2_shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s_fu_389_ap_start();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0_fu_313_ap_ce();
    void thread_icmp_ln289_16_fu_1339_p2();
    void thread_icmp_ln289_17_fu_1359_p2();
    void thread_icmp_ln289_4_fu_1319_p2();
    void thread_icmp_ln289_fu_1309_p2();
    void thread_icmp_ln313_fu_1383_p2();
    void thread_icmp_ln317_fu_1433_p2();
    void thread_io_acc_block_signal_op294();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_select_ln323_fu_1457_p3();
    void thread_select_ln328_fu_1407_p3();
    void thread_tmp_4508_fu_1349_p4();
    void thread_tmp_fu_1329_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
