Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: VGA_CARD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_CARD.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_CARD"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : VGA_CARD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/pablo/ise/VGA/SPI_SLAVE.vhd" into library work
Parsing entity <SPI_SLAVE>.
Parsing architecture <Behavioral> of entity <spi_slave>.
Parsing VHDL file "/home/pablo/ise/VGA/SYNC_MODULE.vhd" into library work
Parsing entity <SYNC_MODULE>.
Parsing architecture <Behavioral> of entity <sync_module>.
Parsing VHDL file "/home/pablo/ise/VGA/FRAMEBUFFER.vhd" into library work
Parsing entity <FRAMEBUFFER>.
Parsing architecture <Behavioral> of entity <framebuffer>.
Parsing VHDL file "/home/pablo/ise/VGA/DATA_IN.vhd" into library work
Parsing entity <DATA_IN>.
Parsing architecture <Behavioral> of entity <data_in>.
Parsing VHDL file "/home/pablo/ise/VGA/CLOCK_BLOCK.vhd" into library work
Parsing entity <CLOCK_BLOCK>.
Parsing architecture <Behavioral> of entity <clock_block>.
Parsing VHDL file "/home/pablo/ise/VGA/VGA_CARD.vhd" into library work
Parsing entity <VGA_CARD>.
Parsing architecture <Behavioral> of entity <vga_card>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <VGA_CARD> (architecture <Behavioral>) from library <work>.

Elaborating entity <CLOCK_BLOCK> (architecture <Behavioral>) from library <work>.

Elaborating entity <SYNC_MODULE> (architecture <Behavioral>) from library <work>.

Elaborating entity <FRAMEBUFFER> (architecture <Behavioral>) from library <work>.

Elaborating entity <DATA_IN> (architecture <Behavioral>) from library <work>.

Elaborating entity <SPI_SLAVE> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGA_CARD>.
    Related source file is "/home/pablo/ise/VGA/VGA_CARD.vhd".
INFO:Xst:3210 - "/home/pablo/ise/VGA/VGA_CARD.vhd" line 57: Output port <CLK_OUT0> of the instance <U1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <VGA_CARD> synthesized.

Synthesizing Unit <CLOCK_BLOCK>.
    Related source file is "/home/pablo/ise/VGA/CLOCK_BLOCK.vhd".
    Summary:
	no macro.
Unit <CLOCK_BLOCK> synthesized.

Synthesizing Unit <SYNC_MODULE>.
    Related source file is "/home/pablo/ise/VGA/SYNC_MODULE.vhd".
    Found 10-bit register for signal <line_internal>.
    Found 1-bit register for signal <VISIBLE>.
    Found 1-bit register for signal <HSYNC>.
    Found 1-bit register for signal <VSYNC>.
    Found 11-bit register for signal <pixel_internal>.
    Found 10-bit adder for signal <line_internal[9]_GND_8_o_add_5_OUT> created at line 1241.
    Found 11-bit adder for signal <pixel_internal[10]_GND_8_o_add_6_OUT> created at line 1241.
    Found 10-bit comparator greater for signal <line_internal[9]_PWR_7_o_LessThan_13_o> created at line 77
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <SYNC_MODULE> synthesized.

Synthesizing Unit <FRAMEBUFFER>.
    Related source file is "/home/pablo/ise/VGA/FRAMEBUFFER.vhd".
WARNING:Xst:647 - Input <LINE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <GREEN>.
    Found 4-bit register for signal <BLUE>.
    Found 4-bit register for signal <RED>.
    Found 11-bit comparator greater for signal <PIXEL[10]_GND_9_o_LessThan_2_o> created at line 50
    Found 11-bit comparator greater for signal <PIXEL[10]_GND_9_o_LessThan_3_o> created at line 54
    Found 11-bit comparator greater for signal <PIXEL[10]_GND_9_o_LessThan_4_o> created at line 58
    Found 11-bit comparator greater for signal <PIXEL[10]_GND_9_o_LessThan_5_o> created at line 62
    Found 11-bit comparator greater for signal <PIXEL[10]_PWR_8_o_LessThan_6_o> created at line 66
    Found 11-bit comparator greater for signal <PIXEL[10]_PWR_8_o_LessThan_7_o> created at line 70
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <FRAMEBUFFER> synthesized.

Synthesizing Unit <DATA_IN>.
    Related source file is "/home/pablo/ise/VGA/DATA_IN.vhd".
    Found 12-bit register for signal <bg_color_signal>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <DATA_IN> synthesized.

Synthesizing Unit <SPI_SLAVE>.
    Related source file is "/home/pablo/ise/VGA/SPI_SLAVE.vhd".
        CPOL = '0'
    Found 1-bit register for signal <DATA_PRESENT>.
    Found 3-bit register for signal <spi_phase>.
    Found 3-bit register for signal <bitpos>.
    Found 7-bit register for signal <shift_register>.
    Found 31-bit register for signal <address_shift_register>.
    Found 32-bit register for signal <address_internal>.
    Found 8-bit register for signal <RECEIVED_BYTE>.
    Found 32-bit adder for signal <address_internal[31]_GND_11_o_add_6_OUT> created at line 1241.
    Found 3-bit adder for signal <spi_phase[2]_GND_11_o_add_10_OUT> created at line 70.
    Found 3-bit adder for signal <bitpos[2]_GND_11_o_add_14_OUT> created at line 73.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_9_OUT<31:0>> created at line 1308.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SPI_SLAVE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 3-bit adder                                           : 2
 32-bit addsub                                         : 1
# Registers                                            : 16
 1-bit register                                        : 4
 10-bit register                                       : 1
 11-bit register                                       : 1
 12-bit register                                       : 1
 3-bit register                                        : 2
 31-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 3
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 7
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 6
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 8
 12-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SPI_SLAVE>.
The following registers are absorbed into counter <spi_phase>: 1 register on signal <spi_phase>.
The following registers are absorbed into counter <bitpos>: 1 register on signal <bitpos>.
Unit <SPI_SLAVE> synthesized (advanced).

Synthesizing (advanced) Unit <SYNC_MODULE>.
The following registers are absorbed into counter <pixel_internal>: 1 register on signal <pixel_internal>.
The following registers are absorbed into counter <line_internal>: 1 register on signal <line_internal>.
Unit <SYNC_MODULE> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 3-bit up counter                                      : 2
# Registers                                            : 106
 Flip-Flops                                            : 106
# Comparators                                          : 7
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 6
# Multiplexers                                         : 65
 1-bit 2-to-1 multiplexer                              : 52
 4-bit 2-to-1 multiplexer                              : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance U1/PLL1 in unit U1/PLL1 of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <VGA_CARD> ...

Optimizing unit <DATA_IN> ...

Optimizing unit <SPI_SLAVE> ...

Optimizing unit <SYNC_MODULE> ...

Optimizing unit <FRAMEBUFFER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_CARD, actual ratio is 2.
FlipFlop U2/pixel_internal_3 has been replicated 1 time(s)
FlipFlop U2/pixel_internal_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 135
 Flip-Flops                                            : 135

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VGA_CARD.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 312
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 19
#      LUT2                        : 6
#      LUT3                        : 7
#      LUT4                        : 4
#      LUT5                        : 94
#      LUT6                        : 70
#      MUXCY                       : 50
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 53
# FlipFlops/Latches                : 135
#      FD                          : 26
#      FD_1                        : 12
#      FDCE                        : 77
#      FDE                         : 8
#      FDR                         : 12
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 14
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             135  out of  18224     0%  
 Number of Slice LUTs:                  206  out of   9112     2%  
    Number used as Logic:               206  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    245
   Number with an unused Flip Flop:     110  out of    245    44%  
   Number with an unused LUT:            39  out of    245    15%  
   Number of fully used LUT-FF pairs:    96  out of    245    39%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  18  out of    186     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
U4/SPI/DATA_PRESENT                | NONE(U4/bg_color_signal_11)| 12    |
SCLK                               | BUFGP                      | 85    |
U1/PLL1/CLKOUT0                    | BUFG                       | 38    |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.944ns (Maximum Frequency: 168.244MHz)
   Minimum input arrival time before clock: 5.918ns
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U4/SPI/DATA_PRESENT'
  Clock period: 2.352ns (frequency: 425.170MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               2.352ns (Levels of Logic = 1)
  Source:            U4/bg_color_signal_11 (FF)
  Destination:       U4/bg_color_signal_11 (FF)
  Source Clock:      U4/SPI/DATA_PRESENT falling
  Destination Clock: U4/SPI/DATA_PRESENT falling

  Data Path: U4/bg_color_signal_11 to U4/bg_color_signal_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            12   0.525   1.499  U4/bg_color_signal_11 (U4/bg_color_signal_11)
     LUT5:I0->O            1   0.254   0.000  U4/mux211 (U4/bg_color_signal[11]_RECEIVED_BYTE[3]_mux_3_OUT<11>)
     FD_1:D                    0.074          U4/bg_color_signal_11
    ----------------------------------------
    Total                      2.352ns (0.853ns logic, 1.499ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCLK'
  Clock period: 5.197ns (frequency: 192.420MHz)
  Total number of paths / destination ports: 5589 / 164
-------------------------------------------------------------------------
Delay:               5.197ns (Levels of Logic = 2)
  Source:            U4/SPI/spi_phase_1 (FF)
  Destination:       U4/SPI/RECEIVED_BYTE_7 (FF)
  Source Clock:      SCLK rising
  Destination Clock: SCLK rising

  Data Path: U4/SPI/spi_phase_1 to U4/SPI/RECEIVED_BYTE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            71   0.525   2.212  U4/SPI/spi_phase_1 (U4/SPI/spi_phase_1)
     LUT3:I0->O            2   0.235   0.726  U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o<2>1 (U4/SPI/PWR_10_o_spi_phase[2]_equal_6_o)
     LUT5:I4->O            8   0.254   0.943  U4/SPI/_n0115_inv1 (U4/SPI/_n0115_inv)
     FDE:CE                    0.302          U4/SPI/RECEIVED_BYTE_0
    ----------------------------------------
    Total                      5.197ns (1.316ns logic, 3.881ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/PLL1/CLKOUT0'
  Clock period: 5.944ns (frequency: 168.244MHz)
  Total number of paths / destination ports: 1317 / 50
-------------------------------------------------------------------------
Delay:               5.944ns (Levels of Logic = 4)
  Source:            U2/pixel_internal_8 (FF)
  Destination:       U3/BLUE_3 (FF)
  Source Clock:      U1/PLL1/CLKOUT0 rising
  Destination Clock: U1/PLL1/CLKOUT0 rising

  Data Path: U2/pixel_internal_8 to U3/BLUE_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.525   1.537  U2/pixel_internal_8 (U2/pixel_internal_8)
     LUT2:I1->O            1   0.254   0.682  U3/PIXEL[10]_GND_9_o_LessThan_5_o1_SW0 (N8)
     LUT6:I5->O            6   0.254   1.306  U3/PIXEL[10]_GND_9_o_LessThan_5_o1 (U3/PIXEL[10]_GND_9_o_LessThan_5_o)
     LUT5:I0->O            4   0.254   0.804  U3/PIXEL[10]_GND_9_o_LessThan_3_o31 (U3/PIXEL[10]_GND_9_o_LessThan_3_o_mmx_out1)
     LUT5:I4->O            1   0.254   0.000  U3/GREEN_3_glue_set (U3/GREEN_3_glue_set)
     FDR:D                     0.074          U3/GREEN_3
    ----------------------------------------
    Total                      5.944ns (1.615ns logic, 4.329ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCLK'
  Total number of paths / destination ports: 228 / 197
-------------------------------------------------------------------------
Offset:              5.918ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       U4/SPI/address_internal_31 (FF)
  Destination Clock: SCLK rising

  Data Path: CS to U4/SPI/address_internal_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            84   1.328   2.515  CS_IBUF (CS_IBUF)
     LUT5:I0->O           32   0.254   1.519  U4/SPI/_n0106_inv1 (U4/SPI/_n0106_inv)
     FDCE:CE                   0.302          U4/SPI/address_internal_0
    ----------------------------------------
    Total                      5.918ns (1.884ns logic, 4.034ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/PLL1/CLKOUT0'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            U2/HSYNC (FF)
  Destination:       HSYNC (PAD)
  Source Clock:      U1/PLL1/CLKOUT0 rising

  Data Path: U2/HSYNC to HSYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  U2/HSYNC (U2/HSYNC)
     OBUF:I->O                 2.912          HSYNC_OBUF (HSYNC)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCLK           |    5.197|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/PLL1/CLKOUT0
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
U1/PLL1/CLKOUT0    |    5.944|         |         |         |
U4/SPI/DATA_PRESENT|         |    6.043|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U4/SPI/DATA_PRESENT
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
SCLK               |         |         |    8.806|         |
U4/SPI/DATA_PRESENT|         |         |    2.352|         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.88 secs
 
--> 


Total memory usage is 396816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    4 (   0 filtered)

