#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Jul 19 17:17:11 2024
# Process ID: 16240
# Current directory: E:/verilog_proj/occamy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21636 E:\verilog_proj\occamy\occamy.xpr
# Log file: E:/verilog_proj/occamy/vivado.log
# Journal file: E:/verilog_proj/occamy\vivado.jou
# Running On        :DESKTOP-ADFLKTL
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22000
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-12400
# CPU Frequency     :2496 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16908 MB
# Swap memory       :6985 MB
# Total Virtual     :23894 MB
# Available Virtual :4903 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script 'C:/Users/admin/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
open_project E:/verilog_proj/occamy/occamy.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/verilog_proj/occamy/switch_core_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1586.250 ; gain = 427.527
update_compile_order -fileset sources_1
generate_target all [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sfifo_ft_w128_d256'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sfifo_ft_w128_d256'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sfifo_ft_w128_d256'...
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run sfifo_ft_w128_d256_synth_1
launch_run sfifo_ft_w128_d256_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sfifo_ft_w128_d256
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 20a1b42aa3c7f61c to dir: e:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w128_d256_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/verilog_proj/occamy/occamy.cache/ip/2024.1/2/0/20a1b42aa3c7f61c/sfifo_ft_w128_d256.dcp to e:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w128_d256_1/sfifo_ft_w128_d256.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w128_d256_1/sfifo_ft_w128_d256.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/verilog_proj/occamy/occamy.cache/ip/2024.1/2/0/20a1b42aa3c7f61c/sfifo_ft_w128_d256_sim_netlist.v to e:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w128_d256_1/sfifo_ft_w128_d256_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w128_d256_1/sfifo_ft_w128_d256_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/verilog_proj/occamy/occamy.cache/ip/2024.1/2/0/20a1b42aa3c7f61c/sfifo_ft_w128_d256_sim_netlist.vhdl to e:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w128_d256_1/sfifo_ft_w128_d256_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w128_d256_1/sfifo_ft_w128_d256_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/verilog_proj/occamy/occamy.cache/ip/2024.1/2/0/20a1b42aa3c7f61c/sfifo_ft_w128_d256_stub.v to e:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w128_d256_1/sfifo_ft_w128_d256_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w128_d256_1/sfifo_ft_w128_d256_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/verilog_proj/occamy/occamy.cache/ip/2024.1/2/0/20a1b42aa3c7f61c/sfifo_ft_w128_d256_stub.vhdl to e:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w128_d256_1/sfifo_ft_w128_d256_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w128_d256_1/sfifo_ft_w128_d256_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP sfifo_ft_w128_d256, cache-ID = 20a1b42aa3c7f61c; cache size = 5.927 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci' is already up-to-date
[Fri Jul 19 17:17:45 2024] Launched sfifo_ft_w128_d256_synth_1...
Run output will be captured here: E:/verilog_proj/occamy/occamy.runs/sfifo_ft_w128_d256_synth_1/runme.log
wait_on_run sfifo_ft_w128_d256_synth_1

[Fri Jul 19 17:17:46 2024] Waiting for sfifo_ft_w128_d256_synth_1 to finish...
[Fri Jul 19 17:17:51 2024] Waiting for sfifo_ft_w128_d256_synth_1 to finish...
[Fri Jul 19 17:17:56 2024] Waiting for sfifo_ft_w128_d256_synth_1 to finish...

*** Running vivado
    with args -log sfifo_ft_w128_d256.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sfifo_ft_w128_d256.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jul 19 17:17:48 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/admin/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source sfifo_ft_w128_d256.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 522.809 ; gain = 207.727
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sfifo_ft_w128_d256
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 20a1b42aa3c7f61c to dir: E:/verilog_proj/occamy/occamy.runs/sfifo_ft_w128_d256_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/verilog_proj/occamy/occamy.cache/ip/2024.1/2/0/20a1b42aa3c7f61c/sfifo_ft_w128_d256.dcp to E:/verilog_proj/occamy/occamy.runs/sfifo_ft_w128_d256_synth_1/sfifo_ft_w128_d256.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/verilog_proj/occamy/occamy.cache/ip/2024.1/2/0/20a1b42aa3c7f61c/sfifo_ft_w128_d256_sim_netlist.v to E:/verilog_proj/occamy/occamy.runs/sfifo_ft_w128_d256_synth_1/sfifo_ft_w128_d256_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/verilog_proj/occamy/occamy.cache/ip/2024.1/2/0/20a1b42aa3c7f61c/sfifo_ft_w128_d256_sim_netlist.vhdl to E:/verilog_proj/occamy/occamy.runs/sfifo_ft_w128_d256_synth_1/sfifo_ft_w128_d256_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/verilog_proj/occamy/occamy.cache/ip/2024.1/2/0/20a1b42aa3c7f61c/sfifo_ft_w128_d256_stub.v to E:/verilog_proj/occamy/occamy.runs/sfifo_ft_w128_d256_synth_1/sfifo_ft_w128_d256_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/verilog_proj/occamy/occamy.cache/ip/2024.1/2/0/20a1b42aa3c7f61c/sfifo_ft_w128_d256_stub.vhdl to E:/verilog_proj/occamy/occamy.runs/sfifo_ft_w128_d256_synth_1/sfifo_ft_w128_d256_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP sfifo_ft_w128_d256, cache-ID = 20a1b42aa3c7f61c.
INFO: [Common 17-206] Exiting Vivado at Fri Jul 19 17:17:55 2024...
[Fri Jul 19 17:17:56 2024] sfifo_ft_w128_d256_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1609.117 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'switch_core_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sfifo_ft_w128_d256'. Target already exists and is up to date.
WARNING: [Runs 36-614] Generation status for 'sfifo_ft_w128_d256.xci' is 'Reset' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'switch_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj switch_core_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.ip_user_files/ip/dpsram_w128_d2k/sim/dpsram_w128_d2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpsram_w128_d2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w16_d32_2/sim/sfifo_ft_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.ip_user_files/ip/sram_w16_d512/sim/sram_w16_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w16_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_w16_d32_2/sim/sfifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.ip_user_files/ip/sfifo_ft_w10_d512/sim/sfifo_ft_w10_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w10_d512
"xvhdl --incr --relax -prj switch_core_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L fifo_generator_v13_2_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot switch_core_tb_behav xil_defaultlib.switch_core_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L fifo_generator_v13_2_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot switch_core_tb_behav xil_defaultlib.switch_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'dinb' on this module [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v:399]
ERROR: [VRFC 10-3180] cannot find port 'web' on this module [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v:397]
ERROR: [VRFC 10-3180] cannot find port 'dina' on this module [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v:394]
ERROR: [VRFC 10-3180] cannot find port 'wea' on this module [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v:392]
ERROR: [VRFC 10-8530] module 'fifo_generator_v13_2_10(C_COMMON_CLOCK=1,C_DATA_COUNT_WIDTH=9,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=128,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=128,C_FAMILY="virtexuplus",C_HAS_DATA_COUNT=1,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="512x72",C_PROG_EMPTY_THRESH_ASSERT_VAL=4,C_PROG_EMPTY_THRESH_NEGATE_VAL=5,C_PROG_FULL_THRESH_ASSERT_VAL=255,C_PROG_FULL_THRESH_NEGATE_VAL=254,C_RD_DATA_COUNT_WIDTH=9,C_USE_DOUT_RST=1,C_USE_FWFT_DATA_COUNT=1,C_WR_DATA_COUNT_WIDTH=9,C_AXI_TYPE=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=1,C_AXI_LOCK_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TSTRB_WIDTH=1,C_AXIS_TKEEP_WIDTH=1,C_PRIM_FIFO_TYPE_WDCH="512x72",C_PRIM_FIFO_TYPE_RDCH="512x72",C_PRIM_FIFO_TYPE_AXIS="1kx18",C_DIN_WIDTH_WACH=1,C_PROG_FULL_TYPE_WACH=0,C_PROG_FULL_TYPE_WDCH=0,C_PROG_FULL_TYPE_WRCH=0,C_PROG_FULL_TYPE_RACH=0,C_PROG_FULL_TYPE_RDCH=0,C_PROG_FULL_TYPE_AXIS=0,C_PROG_EMPTY_TYPE_WACH=0,C_PROG_EMPTY_TYPE_WDCH=0,C_PROG_EMPTY_TYPE_WRCH=0,C_PROG_EMPTY_TYPE_RACH=0,C_PROG_EMPTY_TYPE_RDCH=0,C_PROG_EMPTY_TYPE_AXIS=0)' is ignored due to previous errors [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.v:1]
ERROR: [VRFC 10-8530] module 'blk_mem_gen_v8_4_8(C_FAMILY="virtexuplus",C_XDEVICEFAMILY="virtexuplus",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=4,C_PRIM_TYPE=1,C_INIT_FILE_NAME="no_coe_file_loaded",C_INIT_FILE="dpsram_w128_d2k.mem",C_WRITE_WIDTH_A=128,C_READ_WIDTH_A=128,C_WRITE_DEPTH_A=2048,C_READ_DEPTH_A=2048,C_ADDRA_WIDTH=11,C_INITB_VAL="0",C_WRITE_WIDTH_B=128,C_READ_WIDTH_B=128,C_WRITE_DEPTH_B=2048,C_READ_DEPTH_B=2048,C_ADDRB_WIDTH=11,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="7",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____26.11136_mW")' is ignored due to previous errors [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:3457]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files E:/verilog_proj/occamy/switch_core_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/verilog_proj/occamy/switch_core_tb_behav.wcfg
generate_target Simulation [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sfifo_ft_w128_d256'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sfifo_ft_w128_d256'. Target already exists and is up to date.
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'switch_core_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sfifo_ft_w128_d256'. Target already exists and is up to date.
WARNING: [Runs 36-614] Generation status for 'sfifo_ft_w128_d256.xci' is 'Reset' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'switch_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj switch_core_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.ip_user_files/ip/dpsram_w128_d2k/sim/dpsram_w128_d2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpsram_w128_d2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w16_d32_2/sim/sfifo_ft_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.ip_user_files/ip/sram_w16_d512/sim/sram_w16_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w16_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_w16_d32_2/sim/sfifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.ip_user_files/ip/sfifo_ft_w10_d512/sim/sfifo_ft_w10_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w10_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.srcs/sources_1/new/multi_user_fq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_user_fq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_qc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.srcs/sim_1/new/switch_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core_tb
"xvhdl --incr --relax -prj switch_core_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L fifo_generator_v13_2_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot switch_core_tb_behav xil_defaultlib.switch_core_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L fifo_generator_v13_2_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot switch_core_tb_behav xil_defaultlib.switch_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'dinb' on this module [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v:399]
ERROR: [VRFC 10-3180] cannot find port 'web' on this module [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v:397]
ERROR: [VRFC 10-3180] cannot find port 'dina' on this module [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v:394]
ERROR: [VRFC 10-3180] cannot find port 'wea' on this module [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v:392]
ERROR: [VRFC 10-8530] module 'fifo_generator_v13_2_10(C_COMMON_CLOCK=1,C_DATA_COUNT_WIDTH=9,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=128,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=128,C_FAMILY="virtexuplus",C_HAS_DATA_COUNT=1,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="512x72",C_PROG_EMPTY_THRESH_ASSERT_VAL=4,C_PROG_EMPTY_THRESH_NEGATE_VAL=5,C_PROG_FULL_THRESH_ASSERT_VAL=255,C_PROG_FULL_THRESH_NEGATE_VAL=254,C_RD_DATA_COUNT_WIDTH=9,C_USE_DOUT_RST=1,C_USE_FWFT_DATA_COUNT=1,C_WR_DATA_COUNT_WIDTH=9,C_AXI_TYPE=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=1,C_AXI_LOCK_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TSTRB_WIDTH=1,C_AXIS_TKEEP_WIDTH=1,C_PRIM_FIFO_TYPE_WDCH="512x72",C_PRIM_FIFO_TYPE_RDCH="512x72",C_PRIM_FIFO_TYPE_AXIS="1kx18",C_DIN_WIDTH_WACH=1,C_PROG_FULL_TYPE_WACH=0,C_PROG_FULL_TYPE_WDCH=0,C_PROG_FULL_TYPE_WRCH=0,C_PROG_FULL_TYPE_RACH=0,C_PROG_FULL_TYPE_RDCH=0,C_PROG_FULL_TYPE_AXIS=0,C_PROG_EMPTY_TYPE_WACH=0,C_PROG_EMPTY_TYPE_WDCH=0,C_PROG_EMPTY_TYPE_WRCH=0,C_PROG_EMPTY_TYPE_RACH=0,C_PROG_EMPTY_TYPE_RDCH=0,C_PROG_EMPTY_TYPE_AXIS=0)' is ignored due to previous errors [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.v:1]
ERROR: [VRFC 10-8530] module 'blk_mem_gen_v8_4_8(C_FAMILY="virtexuplus",C_XDEVICEFAMILY="virtexuplus",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=4,C_PRIM_TYPE=1,C_INIT_FILE_NAME="no_coe_file_loaded",C_INIT_FILE="dpsram_w128_d2k.mem",C_WRITE_WIDTH_A=128,C_READ_WIDTH_A=128,C_WRITE_DEPTH_A=2048,C_READ_DEPTH_A=2048,C_ADDRA_WIDTH=11,C_INITB_VAL="0",C_WRITE_WIDTH_B=128,C_READ_WIDTH_B=128,C_WRITE_DEPTH_B=2048,C_READ_DEPTH_B=2048,C_ADDRB_WIDTH=11,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="7",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____26.11136_mW")' is ignored due to previous errors [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:3457]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
] [get_ips dpsram_w128_d2k]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\verilog_proj\occamy\occamy.srcs\sim_1\new\switch_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\verilog_proj\occamy\occamy.srcs\sources_1\new\switch_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\verilog_proj\occamy\occamy.srcs\sources_1\new\switch_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\verilog_proj\occamy\occamy.srcs\sources_1\new\switch_core.v:]
generate_target all [get_files -of_objects [get_filesets sources_1] E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/dpsram_w128_d2k/dpsram_w128_d2k.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dpsram_w128_d2k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dpsram_w128_d2k'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dpsram_w128_d2k'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dpsram_w128_d2k'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dpsram_w128_d2k'...
catch { config_ip_cache -export [get_ips -all dpsram_w128_d2k] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dpsram_w128_d2k
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/dpsram_w128_d2k/dpsram_w128_d2k.xci] -no_script -sync -force -quiet
reset_run dpsram_w128_d2k_synth_1
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'reset_runs' failed due to earlier errors.
generate_target Simulation [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sfifo_ft_w128_d256'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sfifo_ft_w128_d256'. Target already exists and is up to date.
export_ip_user_files -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/verilog_proj/occamy/occamy.srcs/sources_1/ip/sfifo_ft_w128_d256/sfifo_ft_w128_d256.xci] -directory E:/verilog_proj/occamy/occamy.ip_user_files/sim_scripts -ip_user_files_dir E:/verilog_proj/occamy/occamy.ip_user_files -ipstatic_source_dir E:/verilog_proj/occamy/occamy.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/verilog_proj/occamy/occamy.cache/compile_simlib/modelsim} {questa=E:/verilog_proj/occamy/occamy.cache/compile_simlib/questa} {riviera=E:/verilog_proj/occamy/occamy.cache/compile_simlib/riviera} {activehdl=E:/verilog_proj/occamy/occamy.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'switch_core_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'sfifo_ft_w128_d256'. Target already exists and is up to date.
WARNING: [Runs 36-614] Generation status for 'sfifo_ft_w128_d256.xci' is 'Reset' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'switch_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj switch_core_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.ip_user_files/ip/dpsram_w128_d2k/sim/dpsram_w128_d2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpsram_w128_d2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_ft_w16_d32_2/sim/sfifo_ft_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.ip_user_files/ip/sram_w16_d512/sim/sram_w16_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w16_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.gen/sources_1/ip/sfifo_w16_d32_2/sim/sfifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.ip_user_files/ip/sfifo_ft_w10_d512/sim/sfifo_ft_w10_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w10_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.srcs/sources_1/new/multi_user_fq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_user_fq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_qc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog_proj/occamy/occamy.srcs/sim_1/new/switch_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core_tb
"xvhdl --incr --relax -prj switch_core_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L fifo_generator_v13_2_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot switch_core_tb_behav xil_defaultlib.switch_core_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L fifo_generator_v13_2_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot switch_core_tb_behav xil_defaultlib.switch_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'o_cell_fifo_sel' [E:/verilog_proj/occamy/occamy.srcs/sim_1/new/switch_core_tb.v:68]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'din' [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v:108]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'dout' [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc.v:217]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'din' [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc.v:223]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'dout' [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc.v:226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v:400]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v:401]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_bhv_ver_...
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_bhv_ver_...
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_CONV_VER...
Compiling module fifo_generator_v13_2_10.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w128_d256
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_bhv_ver_...
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_bhv_ver_...
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_CONV_VER...
Compiling module fifo_generator_v13_2_10.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w16_d32
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_bhv_ver_...
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_bhv_ver_...
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_CONV_VER...
Compiling module fifo_generator_v13_2_10.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_ft_w10_d512
Compiling module xil_defaultlib.multi_user_fq
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_bhv_ver_...
Compiling module fifo_generator_v13_2_10.fifo_generator_v13_2_10_CONV_VER...
Compiling module fifo_generator_v13_2_10.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.sfifo_w16_d32
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="vir...
Compiling module xil_defaultlib.sram_w16_d512
Compiling module xil_defaultlib.switch_qc
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="vir...
Compiling module xil_defaultlib.dpsram_w128_d2k
Compiling module xil_defaultlib.switch_core
Compiling module xil_defaultlib.switch_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot switch_core_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1733.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/verilog_proj/occamy/occamy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "switch_core_tb_behav -key {Behavioral:sim_1:Functional:switch_core_tb} -tclbatch {switch_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source switch_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
Block Memory Generator module switch_core_tb.core.qc0.u_ptr_ram.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_core_tb.core.qc1.u_ptr_ram.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_core_tb.core.qc2.u_ptr_ram.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_core_tb.core.qc3.u_ptr_ram.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module switch_core_tb.core.u_data_ram.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'switch_core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1752.297 ; gain = 19.098
