library IEEE; 
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all; 

entity karim_elgammal_wrapper is 
port (enable : in std_logic;
		reset  : in std_logic;
		clk    : in std_logic; 
		HEX0   : out std_logic_vector(6 downto 0));
end karim_elgammal_wrapper; 