{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 09:14:03 2020 " "Info: Processing started: Mon Nov 30 09:14:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off anemometre -c anemometre --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off anemometre -c anemometre --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "in_freq_anemometre " "Info: Assuming node \"in_freq_anemometre\" is an undefined clock" {  } { { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_freq_anemometre" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50M " "Info: Assuming node \"clk_50M\" is an undefined clock" {  } { { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "prediv_1s:C3\|clk_sig " "Info: Detected ripple clock \"prediv_1s:C3\|clk_sig\" as buffer" {  } { { "prediv_1000.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/prediv_1000.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "prediv_1s:C3\|clk_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "in_freq_anemometre register Conversion:C2\|data_sig\[1\] register Conversion:C2\|data\[7\] 432.15 MHz 2.314 ns Internal " "Info: Clock \"in_freq_anemometre\" has Internal fmax of 432.15 MHz between source register \"Conversion:C2\|data_sig\[1\]\" and destination register \"Conversion:C2\|data\[7\]\" (period= 2.314 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.068 ns + Longest register register " "Info: + Longest register to register delay is 2.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Conversion:C2\|data_sig\[1\] 1 REG LCFF_X63_Y19_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y19_N27; Fanout = 2; REG Node = 'Conversion:C2\|data_sig\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Conversion:C2|data_sig[1] } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.414 ns) 1.131 ns Conversion:C2\|data\[1\]~9 2 COMB LCCOMB_X64_Y19_N4 2 " "Info: 2: + IC(0.717 ns) + CELL(0.414 ns) = 1.131 ns; Loc. = LCCOMB_X64_Y19_N4; Fanout = 2; COMB Node = 'Conversion:C2\|data\[1\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { Conversion:C2|data_sig[1] Conversion:C2|data[1]~9 } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.202 ns Conversion:C2\|data\[2\]~12 3 COMB LCCOMB_X64_Y19_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.202 ns; Loc. = LCCOMB_X64_Y19_N6; Fanout = 2; COMB Node = 'Conversion:C2\|data\[2\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Conversion:C2|data[1]~9 Conversion:C2|data[2]~12 } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.273 ns Conversion:C2\|data\[3\]~14 4 COMB LCCOMB_X64_Y19_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.273 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 2; COMB Node = 'Conversion:C2\|data\[3\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Conversion:C2|data[2]~12 Conversion:C2|data[3]~14 } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.344 ns Conversion:C2\|data\[4\]~16 5 COMB LCCOMB_X64_Y19_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.344 ns; Loc. = LCCOMB_X64_Y19_N10; Fanout = 2; COMB Node = 'Conversion:C2\|data\[4\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Conversion:C2|data[3]~14 Conversion:C2|data[4]~16 } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.415 ns Conversion:C2\|data\[5\]~18 6 COMB LCCOMB_X64_Y19_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.415 ns; Loc. = LCCOMB_X64_Y19_N12; Fanout = 2; COMB Node = 'Conversion:C2\|data\[5\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Conversion:C2|data[4]~16 Conversion:C2|data[5]~18 } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.574 ns Conversion:C2\|data\[6\]~20 7 COMB LCCOMB_X64_Y19_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.574 ns; Loc. = LCCOMB_X64_Y19_N14; Fanout = 1; COMB Node = 'Conversion:C2\|data\[6\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Conversion:C2|data[5]~18 Conversion:C2|data[6]~20 } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.984 ns Conversion:C2\|data\[7\]~21 8 COMB LCCOMB_X64_Y19_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.984 ns; Loc. = LCCOMB_X64_Y19_N16; Fanout = 1; COMB Node = 'Conversion:C2\|data\[7\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Conversion:C2|data[6]~20 Conversion:C2|data[7]~21 } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.068 ns Conversion:C2\|data\[7\] 9 REG LCFF_X64_Y19_N17 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 2.068 ns; Loc. = LCFF_X64_Y19_N17; Fanout = 2; REG Node = 'Conversion:C2\|data\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Conversion:C2|data[7]~21 Conversion:C2|data[7] } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.351 ns ( 65.33 % ) " "Info: Total cell delay = 1.351 ns ( 65.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.717 ns ( 34.67 % ) " "Info: Total interconnect delay = 0.717 ns ( 34.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { Conversion:C2|data_sig[1] Conversion:C2|data[1]~9 Conversion:C2|data[2]~12 Conversion:C2|data[3]~14 Conversion:C2|data[4]~16 Conversion:C2|data[5]~18 Conversion:C2|data[6]~20 Conversion:C2|data[7]~21 Conversion:C2|data[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.068 ns" { Conversion:C2|data_sig[1] {} Conversion:C2|data[1]~9 {} Conversion:C2|data[2]~12 {} Conversion:C2|data[3]~14 {} Conversion:C2|data[4]~16 {} Conversion:C2|data[5]~18 {} Conversion:C2|data[6]~20 {} Conversion:C2|data[7]~21 {} Conversion:C2|data[7] {} } { 0.000ns 0.717ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.032 ns - Smallest " "Info: - Smallest clock skew is -0.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_freq_anemometre destination 3.209 ns + Shortest register " "Info: + Shortest clock path from clock \"in_freq_anemometre\" to destination register is 3.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns in_freq_anemometre 1 CLK PIN_D25 24 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 24; CLK Node = 'in_freq_anemometre'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_freq_anemometre } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.537 ns) 3.209 ns Conversion:C2\|data\[7\] 2 REG LCFF_X64_Y19_N17 2 " "Info: 2: + IC(1.800 ns) + CELL(0.537 ns) = 3.209 ns; Loc. = LCFF_X64_Y19_N17; Fanout = 2; REG Node = 'Conversion:C2\|data\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { in_freq_anemometre Conversion:C2|data[7] } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 43.91 % ) " "Info: Total cell delay = 1.409 ns ( 43.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 56.09 % ) " "Info: Total interconnect delay = 1.800 ns ( 56.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.209 ns" { in_freq_anemometre Conversion:C2|data[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.209 ns" { in_freq_anemometre {} in_freq_anemometre~combout {} Conversion:C2|data[7] {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_freq_anemometre source 3.241 ns - Longest register " "Info: - Longest clock path from clock \"in_freq_anemometre\" to source register is 3.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns in_freq_anemometre 1 CLK PIN_D25 24 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 24; CLK Node = 'in_freq_anemometre'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_freq_anemometre } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.537 ns) 3.241 ns Conversion:C2\|data_sig\[1\] 2 REG LCFF_X63_Y19_N27 2 " "Info: 2: + IC(1.832 ns) + CELL(0.537 ns) = 3.241 ns; Loc. = LCFF_X63_Y19_N27; Fanout = 2; REG Node = 'Conversion:C2\|data_sig\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { in_freq_anemometre Conversion:C2|data_sig[1] } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 43.47 % ) " "Info: Total cell delay = 1.409 ns ( 43.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.832 ns ( 56.53 % ) " "Info: Total interconnect delay = 1.832 ns ( 56.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.241 ns" { in_freq_anemometre Conversion:C2|data_sig[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.241 ns" { in_freq_anemometre {} in_freq_anemometre~combout {} Conversion:C2|data_sig[1] {} } { 0.000ns 0.000ns 1.832ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.209 ns" { in_freq_anemometre Conversion:C2|data[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.209 ns" { in_freq_anemometre {} in_freq_anemometre~combout {} Conversion:C2|data[7] {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.872ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.241 ns" { in_freq_anemometre Conversion:C2|data_sig[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.241 ns" { in_freq_anemometre {} in_freq_anemometre~combout {} Conversion:C2|data_sig[1] {} } { 0.000ns 0.000ns 1.832ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { Conversion:C2|data_sig[1] Conversion:C2|data[1]~9 Conversion:C2|data[2]~12 Conversion:C2|data[3]~14 Conversion:C2|data[4]~16 Conversion:C2|data[5]~18 Conversion:C2|data[6]~20 Conversion:C2|data[7]~21 Conversion:C2|data[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.068 ns" { Conversion:C2|data_sig[1] {} Conversion:C2|data[1]~9 {} Conversion:C2|data[2]~12 {} Conversion:C2|data[3]~14 {} Conversion:C2|data[4]~16 {} Conversion:C2|data[5]~18 {} Conversion:C2|data[6]~20 {} Conversion:C2|data[7]~21 {} Conversion:C2|data[7] {} } { 0.000ns 0.717ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.209 ns" { in_freq_anemometre Conversion:C2|data[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.209 ns" { in_freq_anemometre {} in_freq_anemometre~combout {} Conversion:C2|data[7] {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.872ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.241 ns" { in_freq_anemometre Conversion:C2|data_sig[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.241 ns" { in_freq_anemometre {} in_freq_anemometre~combout {} Conversion:C2|data_sig[1] {} } { 0.000ns 0.000ns 1.832ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50M register prediv_1s:C3\|cpt\[23\] register prediv_1s:C3\|cpt\[21\] 253.23 MHz 3.949 ns Internal " "Info: Clock \"clk_50M\" has Internal fmax of 253.23 MHz between source register \"prediv_1s:C3\|cpt\[23\]\" and destination register \"prediv_1s:C3\|cpt\[21\]\" (period= 3.949 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.731 ns + Longest register register " "Info: + Longest register to register delay is 3.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prediv_1s:C3\|cpt\[23\] 1 REG LCFF_X37_Y3_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y3_N19; Fanout = 3; REG Node = 'prediv_1s:C3\|cpt\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prediv_1s:C3|cpt[23] } "NODE_NAME" } } { "prediv_1000.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/prediv_1000.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.275 ns) 0.986 ns prediv_1s:C3\|Equal0~1 2 COMB LCCOMB_X36_Y3_N14 1 " "Info: 2: + IC(0.711 ns) + CELL(0.275 ns) = 0.986 ns; Loc. = LCCOMB_X36_Y3_N14; Fanout = 1; COMB Node = 'prediv_1s:C3\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { prediv_1s:C3|cpt[23] prediv_1s:C3|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.393 ns) 1.633 ns prediv_1s:C3\|Equal0~4 3 COMB LCCOMB_X36_Y3_N22 1 " "Info: 3: + IC(0.254 ns) + CELL(0.393 ns) = 1.633 ns; Loc. = LCCOMB_X36_Y3_N22; Fanout = 1; COMB Node = 'prediv_1s:C3\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { prediv_1s:C3|Equal0~1 prediv_1s:C3|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.150 ns) 2.501 ns prediv_1s:C3\|Equal0~8 4 COMB LCCOMB_X37_Y4_N2 15 " "Info: 4: + IC(0.718 ns) + CELL(0.150 ns) = 2.501 ns; Loc. = LCCOMB_X37_Y4_N2; Fanout = 15; COMB Node = 'prediv_1s:C3\|Equal0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { prediv_1s:C3|Equal0~4 prediv_1s:C3|Equal0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.150 ns) 3.647 ns prediv_1000:C1\|cpt~3 5 COMB LCCOMB_X36_Y3_N6 1 " "Info: 5: + IC(0.996 ns) + CELL(0.150 ns) = 3.647 ns; Loc. = LCCOMB_X36_Y3_N6; Fanout = 1; COMB Node = 'prediv_1000:C1\|cpt~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { prediv_1s:C3|Equal0~8 prediv_1000:C1|cpt~3 } "NODE_NAME" } } { "prediv_1s.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/prediv_1s.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.731 ns prediv_1s:C3\|cpt\[21\] 6 REG LCFF_X36_Y3_N7 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.731 ns; Loc. = LCFF_X36_Y3_N7; Fanout = 3; REG Node = 'prediv_1s:C3\|cpt\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { prediv_1000:C1|cpt~3 prediv_1s:C3|cpt[21] } "NODE_NAME" } } { "prediv_1000.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/prediv_1000.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.052 ns ( 28.20 % ) " "Info: Total cell delay = 1.052 ns ( 28.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.679 ns ( 71.80 % ) " "Info: Total interconnect delay = 2.679 ns ( 71.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { prediv_1s:C3|cpt[23] prediv_1s:C3|Equal0~1 prediv_1s:C3|Equal0~4 prediv_1s:C3|Equal0~8 prediv_1000:C1|cpt~3 prediv_1s:C3|cpt[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.731 ns" { prediv_1s:C3|cpt[23] {} prediv_1s:C3|Equal0~1 {} prediv_1s:C3|Equal0~4 {} prediv_1s:C3|Equal0~8 {} prediv_1000:C1|cpt~3 {} prediv_1s:C3|cpt[21] {} } { 0.000ns 0.711ns 0.254ns 0.718ns 0.996ns 0.000ns } { 0.000ns 0.275ns 0.393ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50M\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns prediv_1s:C3\|cpt\[21\] 3 REG LCFF_X36_Y3_N7 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X36_Y3_N7; Fanout = 3; REG Node = 'prediv_1s:C3\|cpt\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk_50M~clkctrl prediv_1s:C3|cpt[21] } "NODE_NAME" } } { "prediv_1000.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/prediv_1000.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_50M clk_50M~clkctrl prediv_1s:C3|cpt[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} prediv_1s:C3|cpt[21] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.685 ns - Longest register " "Info: - Longest clock path from clock \"clk_50M\" to source register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns prediv_1s:C3\|cpt\[23\] 3 REG LCFF_X37_Y3_N19 3 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X37_Y3_N19; Fanout = 3; REG Node = 'prediv_1s:C3\|cpt\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clk_50M~clkctrl prediv_1s:C3|cpt[23] } "NODE_NAME" } } { "prediv_1000.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/prediv_1000.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk_50M clk_50M~clkctrl prediv_1s:C3|cpt[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} prediv_1s:C3|cpt[23] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_50M clk_50M~clkctrl prediv_1s:C3|cpt[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} prediv_1s:C3|cpt[21] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk_50M clk_50M~clkctrl prediv_1s:C3|cpt[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} prediv_1s:C3|cpt[23] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "prediv_1000.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/prediv_1000.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "prediv_1000.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/prediv_1000.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { prediv_1s:C3|cpt[23] prediv_1s:C3|Equal0~1 prediv_1s:C3|Equal0~4 prediv_1s:C3|Equal0~8 prediv_1000:C1|cpt~3 prediv_1s:C3|cpt[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.731 ns" { prediv_1s:C3|cpt[23] {} prediv_1s:C3|Equal0~1 {} prediv_1s:C3|Equal0~4 {} prediv_1s:C3|Equal0~8 {} prediv_1000:C1|cpt~3 {} prediv_1s:C3|cpt[21] {} } { 0.000ns 0.711ns 0.254ns 0.718ns 0.996ns 0.000ns } { 0.000ns 0.275ns 0.393ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_50M clk_50M~clkctrl prediv_1s:C3|cpt[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} prediv_1s:C3|cpt[21] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk_50M clk_50M~clkctrl prediv_1s:C3|cpt[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} prediv_1s:C3|cpt[23] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Conversion:C2\|data_sig\[6\] raz_n in_freq_anemometre -0.056 ns register " "Info: tsu for register \"Conversion:C2\|data_sig\[6\]\" (data pin = \"raz_n\", clock pin = \"in_freq_anemometre\") is -0.056 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.011 ns + Longest pin register " "Info: + Longest pin to register delay is 3.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns raz_n 1 PIN PIN_N25 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 13; PIN Node = 'raz_n'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { raz_n } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.150 ns) 1.734 ns Conversion:C2\|data_sig\[0\]~0 2 COMB LCCOMB_X63_Y19_N22 8 " "Info: 2: + IC(0.585 ns) + CELL(0.150 ns) = 1.734 ns; Loc. = LCCOMB_X63_Y19_N22; Fanout = 8; COMB Node = 'Conversion:C2\|data_sig\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { raz_n Conversion:C2|data_sig[0]~0 } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.660 ns) 3.011 ns Conversion:C2\|data_sig\[6\] 3 REG LCFF_X64_Y19_N31 2 " "Info: 3: + IC(0.617 ns) + CELL(0.660 ns) = 3.011 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 2; REG Node = 'Conversion:C2\|data_sig\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { Conversion:C2|data_sig[0]~0 Conversion:C2|data_sig[6] } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.08 % ) " "Info: Total cell delay = 1.809 ns ( 60.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.202 ns ( 39.92 % ) " "Info: Total interconnect delay = 1.202 ns ( 39.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { raz_n Conversion:C2|data_sig[0]~0 Conversion:C2|data_sig[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { raz_n {} raz_n~combout {} Conversion:C2|data_sig[0]~0 {} Conversion:C2|data_sig[6] {} } { 0.000ns 0.000ns 0.585ns 0.617ns } { 0.000ns 0.999ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_freq_anemometre destination 3.031 ns - Shortest register " "Info: - Shortest clock path from clock \"in_freq_anemometre\" to destination register is 3.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns in_freq_anemometre 1 CLK PIN_D25 24 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 24; CLK Node = 'in_freq_anemometre'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_freq_anemometre } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.537 ns) 3.031 ns Conversion:C2\|data_sig\[6\] 2 REG LCFF_X64_Y19_N31 2 " "Info: 2: + IC(1.622 ns) + CELL(0.537 ns) = 3.031 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 2; REG Node = 'Conversion:C2\|data_sig\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { in_freq_anemometre Conversion:C2|data_sig[6] } "NODE_NAME" } } { "Conversion.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/Conversion.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 46.49 % ) " "Info: Total cell delay = 1.409 ns ( 46.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.622 ns ( 53.51 % ) " "Info: Total interconnect delay = 1.622 ns ( 53.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { in_freq_anemometre Conversion:C2|data_sig[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { in_freq_anemometre {} in_freq_anemometre~combout {} Conversion:C2|data_sig[6] {} } { 0.000ns 0.000ns 1.622ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { raz_n Conversion:C2|data_sig[0]~0 Conversion:C2|data_sig[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { raz_n {} raz_n~combout {} Conversion:C2|data_sig[0]~0 {} Conversion:C2|data_sig[6] {} } { 0.000ns 0.000ns 0.585ns 0.617ns } { 0.000ns 0.999ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { in_freq_anemometre Conversion:C2|data_sig[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { in_freq_anemometre {} in_freq_anemometre~combout {} Conversion:C2|data_sig[6] {} } { 0.000ns 0.000ns 1.622ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50M data_anemometre\[5\] cmd:C4\|data_sig\[5\] 12.973 ns register " "Info: tco from clock \"clk_50M\" to destination pin \"data_anemometre\[5\]\" through register \"cmd:C4\|data_sig\[5\]\" is 12.973 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 6.337 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to source register is 6.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.988 ns) + CELL(0.787 ns) 3.774 ns prediv_1s:C3\|clk_sig 2 REG LCFF_X36_Y3_N3 2 " "Info: 2: + IC(1.988 ns) + CELL(0.787 ns) = 3.774 ns; Loc. = LCFF_X36_Y3_N3; Fanout = 2; REG Node = 'prediv_1s:C3\|clk_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { clk_50M prediv_1s:C3|clk_sig } "NODE_NAME" } } { "prediv_1000.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/prediv_1000.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.000 ns) 4.780 ns prediv_1s:C3\|clk_sig~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(1.006 ns) + CELL(0.000 ns) = 4.780 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'prediv_1s:C3\|clk_sig~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { prediv_1s:C3|clk_sig prediv_1s:C3|clk_sig~clkctrl } "NODE_NAME" } } { "prediv_1000.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/prediv_1000.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 6.337 ns cmd:C4\|data_sig\[5\] 4 REG LCFF_X64_Y20_N5 1 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 6.337 ns; Loc. = LCFF_X64_Y20_N5; Fanout = 1; REG Node = 'cmd:C4\|data_sig\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { prediv_1s:C3|clk_sig~clkctrl cmd:C4|data_sig[5] } "NODE_NAME" } } { "cmd.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/cmd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.66 % ) " "Info: Total cell delay = 2.323 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.014 ns ( 63.34 % ) " "Info: Total interconnect delay = 4.014 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.337 ns" { clk_50M prediv_1s:C3|clk_sig prediv_1s:C3|clk_sig~clkctrl cmd:C4|data_sig[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.337 ns" { clk_50M {} clk_50M~combout {} prediv_1s:C3|clk_sig {} prediv_1s:C3|clk_sig~clkctrl {} cmd:C4|data_sig[5] {} } { 0.000ns 0.000ns 1.988ns 1.006ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cmd.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/cmd.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.386 ns + Longest register pin " "Info: + Longest register to pin delay is 6.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cmd:C4\|data_sig\[5\] 1 REG LCFF_X64_Y20_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y20_N5; Fanout = 1; REG Node = 'cmd:C4\|data_sig\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd:C4|data_sig[5] } "NODE_NAME" } } { "cmd.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/cmd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns cmd:C4\|data_out\[5\]~10 2 COMB LCCOMB_X64_Y20_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y20_N4; Fanout = 1; COMB Node = 'cmd:C4\|data_out\[5\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { cmd:C4|data_sig[5] cmd:C4|data_out[5]~10 } "NODE_NAME" } } { "cmd.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/cmd.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.413 ns) 1.465 ns cmd:C4\|data_out\[5\]~11 3 COMB LCCOMB_X64_Y19_N24 1 " "Info: 3: + IC(0.729 ns) + CELL(0.413 ns) = 1.465 ns; Loc. = LCCOMB_X64_Y19_N24; Fanout = 1; COMB Node = 'cmd:C4\|data_out\[5\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { cmd:C4|data_out[5]~10 cmd:C4|data_out[5]~11 } "NODE_NAME" } } { "cmd.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/cmd.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(2.808 ns) 6.386 ns data_anemometre\[5\] 4 PIN PIN_AD23 0 " "Info: 4: + IC(2.113 ns) + CELL(2.808 ns) = 6.386 ns; Loc. = PIN_AD23; Fanout = 0; PIN Node = 'data_anemometre\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.921 ns" { cmd:C4|data_out[5]~11 data_anemometre[5] } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.544 ns ( 55.50 % ) " "Info: Total cell delay = 3.544 ns ( 55.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.842 ns ( 44.50 % ) " "Info: Total interconnect delay = 2.842 ns ( 44.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.386 ns" { cmd:C4|data_sig[5] cmd:C4|data_out[5]~10 cmd:C4|data_out[5]~11 data_anemometre[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.386 ns" { cmd:C4|data_sig[5] {} cmd:C4|data_out[5]~10 {} cmd:C4|data_out[5]~11 {} data_anemometre[5] {} } { 0.000ns 0.000ns 0.729ns 2.113ns } { 0.000ns 0.323ns 0.413ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.337 ns" { clk_50M prediv_1s:C3|clk_sig prediv_1s:C3|clk_sig~clkctrl cmd:C4|data_sig[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.337 ns" { clk_50M {} clk_50M~combout {} prediv_1s:C3|clk_sig {} prediv_1s:C3|clk_sig~clkctrl {} cmd:C4|data_sig[5] {} } { 0.000ns 0.000ns 1.988ns 1.006ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.386 ns" { cmd:C4|data_sig[5] cmd:C4|data_out[5]~10 cmd:C4|data_out[5]~11 data_anemometre[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.386 ns" { cmd:C4|data_sig[5] {} cmd:C4|data_out[5]~10 {} cmd:C4|data_out[5]~11 {} data_anemometre[5] {} } { 0.000ns 0.000ns 0.729ns 2.113ns } { 0.000ns 0.323ns 0.413ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "start_stop data_anemometre\[5\] 12.549 ns Longest " "Info: Longest tpd from source pin \"start_stop\" to destination pin \"data_anemometre\[5\]\" is 12.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns start_stop 1 PIN PIN_G26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; PIN Node = 'start_stop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_stop } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.187 ns) + CELL(0.437 ns) 6.486 ns cmd:C4\|data_out\[5\]~10 2 COMB LCCOMB_X64_Y20_N4 1 " "Info: 2: + IC(5.187 ns) + CELL(0.437 ns) = 6.486 ns; Loc. = LCCOMB_X64_Y20_N4; Fanout = 1; COMB Node = 'cmd:C4\|data_out\[5\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { start_stop cmd:C4|data_out[5]~10 } "NODE_NAME" } } { "cmd.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/cmd.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.413 ns) 7.628 ns cmd:C4\|data_out\[5\]~11 3 COMB LCCOMB_X64_Y19_N24 1 " "Info: 3: + IC(0.729 ns) + CELL(0.413 ns) = 7.628 ns; Loc. = LCCOMB_X64_Y19_N24; Fanout = 1; COMB Node = 'cmd:C4\|data_out\[5\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { cmd:C4|data_out[5]~10 cmd:C4|data_out[5]~11 } "NODE_NAME" } } { "cmd.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/cmd.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(2.808 ns) 12.549 ns data_anemometre\[5\] 4 PIN PIN_AD23 0 " "Info: 4: + IC(2.113 ns) + CELL(2.808 ns) = 12.549 ns; Loc. = PIN_AD23; Fanout = 0; PIN Node = 'data_anemometre\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.921 ns" { cmd:C4|data_out[5]~11 data_anemometre[5] } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.520 ns ( 36.02 % ) " "Info: Total cell delay = 4.520 ns ( 36.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.029 ns ( 63.98 % ) " "Info: Total interconnect delay = 8.029 ns ( 63.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.549 ns" { start_stop cmd:C4|data_out[5]~10 cmd:C4|data_out[5]~11 data_anemometre[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.549 ns" { start_stop {} start_stop~combout {} cmd:C4|data_out[5]~10 {} cmd:C4|data_out[5]~11 {} data_anemometre[5] {} } { 0.000ns 0.000ns 5.187ns 0.729ns 2.113ns } { 0.000ns 0.862ns 0.437ns 0.413ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cmd:C4\|data_sig\[0\] continu clk_50M 4.236 ns register " "Info: th for register \"cmd:C4\|data_sig\[0\]\" (data pin = \"continu\", clock pin = \"clk_50M\") is 4.236 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 6.337 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to destination register is 6.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.988 ns) + CELL(0.787 ns) 3.774 ns prediv_1s:C3\|clk_sig 2 REG LCFF_X36_Y3_N3 2 " "Info: 2: + IC(1.988 ns) + CELL(0.787 ns) = 3.774 ns; Loc. = LCFF_X36_Y3_N3; Fanout = 2; REG Node = 'prediv_1s:C3\|clk_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { clk_50M prediv_1s:C3|clk_sig } "NODE_NAME" } } { "prediv_1000.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/prediv_1000.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.000 ns) 4.780 ns prediv_1s:C3\|clk_sig~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(1.006 ns) + CELL(0.000 ns) = 4.780 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'prediv_1s:C3\|clk_sig~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { prediv_1s:C3|clk_sig prediv_1s:C3|clk_sig~clkctrl } "NODE_NAME" } } { "prediv_1000.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/prediv_1000.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 6.337 ns cmd:C4\|data_sig\[0\] 4 REG LCFF_X64_Y20_N25 1 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 6.337 ns; Loc. = LCFF_X64_Y20_N25; Fanout = 1; REG Node = 'cmd:C4\|data_sig\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { prediv_1s:C3|clk_sig~clkctrl cmd:C4|data_sig[0] } "NODE_NAME" } } { "cmd.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/cmd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.66 % ) " "Info: Total cell delay = 2.323 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.014 ns ( 63.34 % ) " "Info: Total interconnect delay = 4.014 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.337 ns" { clk_50M prediv_1s:C3|clk_sig prediv_1s:C3|clk_sig~clkctrl cmd:C4|data_sig[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.337 ns" { clk_50M {} clk_50M~combout {} prediv_1s:C3|clk_sig {} prediv_1s:C3|clk_sig~clkctrl {} cmd:C4|data_sig[0] {} } { 0.000ns 0.000ns 1.988ns 1.006ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "cmd.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/cmd.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.367 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns continu 1 PIN PIN_N26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; PIN Node = 'continu'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { continu } "NODE_NAME" } } { "anemometre.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/anemometre.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.660 ns) 2.367 ns cmd:C4\|data_sig\[0\] 2 REG LCFF_X64_Y20_N25 1 " "Info: 2: + IC(0.708 ns) + CELL(0.660 ns) = 2.367 ns; Loc. = LCFF_X64_Y20_N25; Fanout = 1; REG Node = 'cmd:C4\|data_sig\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { continu cmd:C4|data_sig[0] } "NODE_NAME" } } { "cmd.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/anemometre/cmd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 70.09 % ) " "Info: Total cell delay = 1.659 ns ( 70.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.708 ns ( 29.91 % ) " "Info: Total interconnect delay = 0.708 ns ( 29.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { continu cmd:C4|data_sig[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.367 ns" { continu {} continu~combout {} cmd:C4|data_sig[0] {} } { 0.000ns 0.000ns 0.708ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.337 ns" { clk_50M prediv_1s:C3|clk_sig prediv_1s:C3|clk_sig~clkctrl cmd:C4|data_sig[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.337 ns" { clk_50M {} clk_50M~combout {} prediv_1s:C3|clk_sig {} prediv_1s:C3|clk_sig~clkctrl {} cmd:C4|data_sig[0] {} } { 0.000ns 0.000ns 1.988ns 1.006ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { continu cmd:C4|data_sig[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.367 ns" { continu {} continu~combout {} cmd:C4|data_sig[0] {} } { 0.000ns 0.000ns 0.708ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 09:14:03 2020 " "Info: Processing ended: Mon Nov 30 09:14:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
