                          CONFORMAL (R)
                   Version 21.10-p100 (15-Apr-2021) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2021. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 922 days old. You can download the latest version from http://downloads.cadence.com.

0
// Command: usage -auto -elapse
// Command: usage -auto -elapse
CPU time     : 0.62    seconds
Elapse time  : 6       seconds
Memory usage : 61.73   M bytes
0
// Command: set_verification_information risc_v_top_intermediatev_risc_v_top_optv_db
// Command: set_verification_information risc_v_top_intermediatev_risc_v_top_optv_db
// Note: Verification information risc_v_top_intermediatev_risc_v_top_optv_db does not exist. New directory created.
// Verification information is set to /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/risc_v_top_intermediatev_risc_v_top_optv_db.
// Advanced reporting is enabled and the output is written to /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/risc_v_top_intermediatev_risc_v_top_optv_db
0
// Command: read_implementation_information fv/risc_v_top -golden risc_v_top_intermediatev -revised risc_v_top_optv
// Command: read_implementation_information fv/risc_v_top -golden risc_v_top_intermediatev -revised risc_v_top_optv
// Reading implementation information from fv/risc_v_top ...
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                          7038
       Sequential optimization                             0
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             0
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
// Command: set_parallel_option -threads 1,4 -norelease_license
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
// Command: set_compare_options -threads 1,4
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "20.11-s111_1"
20.11-s111_1
// Command: set env(CDN_SYNTH_ROOT) "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86
// Command: set env(CW_DIR) "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware
// Command: set_undefined_cell black_box -noascend -both
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/ -library -both
// Command: add_search_path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/ -library -both
0
// Command: read_library -liberty -both /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib
// Command: read_library -liberty -both /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib ...
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib ...
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib ...
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib ...
// Warning: (RTL9.16) Duplicated operating_condition, the second one is ignored (occurrence:2)
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:20)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:32)
// Warning: (IGN3.2) Duplicate modules/entities are detected. Subsequent modules/entities are ignored (occurrence:505)
// Note: Read Liberty library successfully
0
CPU time     : 1.24    seconds
Elapse time  : 8       seconds
Memory usage : 95.84   M bytes
// Command: read_design -verilog95   -golden -lastmod -noelab Netlist/risc_v_top_intermediate.v
// Command: read_design -verilog95 -golden -lastmod -noelab Netlist/risc_v_top_intermediate.v
// Parsing file Netlist/risc_v_top_intermediate.v ...
0
CPU time     : 1.38    seconds
Elapse time  : 9       seconds
Memory usage : 106.30  M bytes
// Command: elaborate_design -golden -root {risc_v_top}
// Command: elaborate_design -golden -root risc_v_top
// Golden root module is set to 'risc_v_top'
// Warning: (RTL14) Signal has input but it has no output (occurrence:3500)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:1)
0
// Command: read_design -verilog95   -revised -lastmod -noelab Netlist/risc_v_top_opt.v
// Command: read_design -verilog95 -revised -lastmod -noelab Netlist/risc_v_top_opt.v
// Parsing file Netlist/risc_v_top_opt.v ...
0
CPU time     : 1.61    seconds
Elapse time  : 10      seconds
Memory usage : 112.89  M bytes
// Command: elaborate_design -revised -root {risc_v_top}
// Command: elaborate_design -revised -root risc_v_top
// Revised root module is set to 'risc_v_top'
// Warning: (RTL14) Signal has input but it has no output (occurrence:3499)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:2)
0
CPU time     : 1.74    seconds
Elapse time  : 10      seconds
Memory usage : 110.23  M bytes
// Command: report_design_data
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         1               1
Library-cells       3810            3926
============================================
Primitives      Golden              Revised
============================================
INPUT                3                    3
OUTPUT               1                    1
--------------------------------------------
AND        *       431                  429
BUF        *        11                  134
DFF               3519                 3519
INV        *      1035                 1034
NAND                 9                    9
NOR        *        23                   24
OR         *        80                   77
XNOR                 4                    4
XOR                 45                   45
--------------------------------------------
Total             5157                 5275

0
// Command: report_black_box
// Command: report_black_box
0
// Command: set_flatten_model -seq_constant
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -nodff_to_dlat_zero
// Command: set_flatten_model -nodff_to_dlat_zero
0
// Command: set_flatten_model -nodff_to_dlat_feedback
// Command: set_flatten_model -nodff_to_dlat_feedback
0
// Command: set_flatten_model -hier_seq_merge
// Command: set_flatten_model -hier_seq_merge
0
// Command: set lec_version_required "20.10100"
20.10100
// Command: if {$lec_version >= $lec_version_required} {
//              check_verification_information
//          }
// Command: check_verification_information
Checking Sequential constant...
Checking Sequential merge...
Checking Synthesis equation...
================================================================================
Implementation Information Check Summary: 
--------------------------------------------------------------------------------
Total Sequential Constants:     0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
--------------------------------------------------------------------------------
Total Sequential Merges:        0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
  Merge Target:
    Name Ambiguous:             0
    Name not Found:             0
--------------------------------------------------------------------------------
Total Synthesis Equations:      0
  Module not Found:             0
  Equation Conflict:            0
  Empty Equation:               0
================================================================================
0
// Command: set_analyze_option -auto -report_map
// Command: set_analyze_option -auto -report_map
0
// Command: set_system_mode lec
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling (auto) mapped 7038 out of 7038 DFF/DLATs
CPU time     : 4.09    seconds
Elapse time  : 13      seconds
Memory usage : 136.43  M bytes
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            3      1         4       
--------------------------------------------------------------------------------
Revised           3      1         4       
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
CPU time     : 4.39    seconds
Elapse time  : 13      seconds
Memory usage : 138.25  M bytes
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            3      1         4       
--------------------------------------------------------------------------------
Revised           3      1         4       
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
// Automatic setup finished.
0
CPU time     : 5.27    seconds
Elapse time  : 14      seconds
Memory usage : 138.79  M bytes
// Command: report_unmapped_points -summary
// Command: report_unmapped_points -summary
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       3519      3519    
================================================================================
0
// Command: report_unmapped_points -notmapped
// Command: report_unmapped_points -notmapped

0 unmapped points reported
0
// Command: add_compared_points -all
// Command: add_compared_points -all
// 1 compared points added to compare list
0
// Command: compare
// Command: compare
================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1         1       
================================================================================
0
CPU time     : 5.53    seconds
Elapse time  : 14      seconds
Memory usage : 143.61  M bytes
// Command: report_compare_data -class nonequivalent -class abort -class notcompared
// Command: report_compare_data -class nonequivalent -class abort -class notcompared
0 Non-equivalent point(s) reported
0 Abort point(s) reported
0 Not-compared point(s) reported
0 compared point(s) reported
================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1         1       
================================================================================
0
// Command: report_verification -verbose
// Command: report_verification -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      0
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               yes
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 0
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        no
     Always false constraints detected:                        no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  0
     Multiple clocks in the design:                            no
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        3
     Duplicate module definition:                              yes *
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    yes *
     Ratio of golden unreachable gates:                        74%
     Revised design has abnormal ratio of unreachable gates:   yes *
     Ratio of revised unreachable gates:                       75%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
     Always X compared point is detected:                      not checked
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Number of EQ compare points:                              1
     Number of NON-EQ compare points:                          0
     Number of Aborted compare points:                         0
     Number of Uncompared compare points :                     0
================================================================================
pass
// Command: report_statistics
// Command: report_statistics
Mapping and compare statistics
================================================================================
                     Compare Result       Golden            Revised
--------------------------------------------------------------------------------
Root module name                          risc_v_top        risc_v_top        

Primary inputs                                 3                  3
   Mapped                                      3                  3

Primary outputs                                1                  1
   Mapped                                      1                  1
      Equivalent                  1

State key points                            3519               3519
   Unmapped                                 3519               3519
      Unreachable                           3519               3519
================================================================================
0
// Command: write_verification_information
// Command: write_verification_information
// Verification information is written to risc_v_top_intermediatev_risc_v_top_optv_db.
0
CPU time     : 5.67    seconds
Elapse time  : 14      seconds
Memory usage : 144.25  M bytes
// Command: report_verification_information
// Command: report_verification_information
// Generating reports on verification information at /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/risc_v_top_intermediatev_risc_v_top_optv_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 5         10             
sequential_merge    5         10             
sequential_phase    10        10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             65        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 0         0                                            
sequential_merge    0         0                                            
sequential_phase    0         0                                            
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
// Command: set lec_version_required "18.20330"
18.20330
// Command: if {$lec_version >= $lec_version_required} {
//              report_implementation_information
//          }
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase      7038      7038         0         0         0
               Phase mapping         0         0         0         0         0
         Sequential constant         0         0         0         0         0
            Sequential merge         0         0         0         0         0
      Sequential unreachable         0         0         0         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         0         0         0         0         0
  Combinational loop breaker         0         0         0         0         0
 HDL indexed expression info         3         0         3         0         0
================================================================================
0
CPU time     : 6.07    seconds
Elapse time  : 16      seconds
Memory usage : 144.41  M bytes
// Command: puts "No of compare points = [get_compare_points -count]"
// Command: get_compare_points -count
No of compare points = 1
// Command: puts "No of diff points    = [get_compare_points -NONequivalent -count]"
// Command: get_compare_points -NONequivalent -count
No of diff points    = 0
// Command: puts "No of abort points   = [get_compare_points -abort -count]"
// Command: get_compare_points -abort -count
No of abort points   = 0
// Command: puts "No of unknown points = [get_compare_points -unknown -count]"
// Command: get_compare_points -unknown -count
No of unknown points = 0
// Command: if {[get_compare_points -count] == 0} {
//              puts "---------------------------------"
//              puts "ERROR: No compare points detected"
//              puts "---------------------------------"
//          }
// Command: get_compare_points -count
// Command: if {[get_compare_points -NONequivalent -count] > 0} {
//              puts "------------------------------------"
//              puts "ERROR: Different Key Points detected"
//              puts "------------------------------------"
//          }
// Command: get_compare_points -NONequivalent -count
// Command: if {[get_compare_points -abort -count] > 0} {
//              puts "-----------------------------"
//              puts "ERROR: Abort Points detected "
//              puts "-----------------------------"
//          }
// Command: get_compare_points -abort -count
// Command: if {[get_compare_points -unknown -count] > 0} {
//              puts "----------------------------------"
//              puts "ERROR: Unknown Key Points detected"
//              puts "----------------------------------"
//          }
// Command: get_compare_points -unknown -count
// Command: set lec_version_required "19.10100"
19.10100
// Command: if {$lec_version >= $lec_version_required} {
//          analyze_results -logfiles logs_Oct26-04:22:58/intermediate2final.lec.log
//          }
// Command: analyze_results -logfiles logs_Oct26-04:22:58/intermediate2final.lec.log
// Analyzing logfile 'logs_Oct26-04:22:58/intermediate2final.lec.log'
Report Verification Error: no result.
// Warning: Analyze results collects information from the log file but does not
//          qualify the execution or completeness of the run.
// Logfile Results
================================================================================
|                  Conformal Version |21.10-p100 
|                        Root Module |risc_v_top 
|                           CPU Time |6.0 sec
|                       Elapsed Time |16.0 sec
|                             Memory |144.41 MB
|              Power Grid Comparison |N/A 
|               Power Intent Compare |N/A 
|           Supply Power Consistency |N/A 
|        Retention Power Consistency |N/A 
|             Compare Power Crossing |N/A 
|                     LEC Comparison |PASS 
|                 Flatten Comparison |PASS 
|            Hierarchical Comparison |N/A 
|    Hierarchical Comparison Modules |N/A 
|                      Logfile Lines |475 
|                       Logfile Name |intermediate2final.lec.log 
|              Logfile Modified Time |Thu Oct 26 04:33:01 2023 
|         Implementation Information |fv/risc_v_top 
|       Set Verification Information |/users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/risc_v_top_intermediatev_risc_v_top_optv_db 
|      Read Verification Information |N/A 
|                   Analysis Elapsed |0.1 sec
|                    Dynamic Flatten |N/A 
|                    Runtime / #Gate |0.00 sec. 
|    Low-power Rule Check Occurrence |N/A
|Matched back-to-back isolation cell |N/A 
|            Time-consuming commands | 1. usage: 6.0s(37.50%) (execute 2 time(s))
|                                    | 2. set_system_mode lec: 4.0s(25.00%) (execute 2 time(s))
|                                    | 3. read_design: 2.0s(12.50%) (execute 4 time(s))
================================================================================
               
// Compare Strategy
Compare #1: compare (line: 278)
// Compare Settings:
================================================================================
|(default setting)   | 
|Compare Result      | FAIL:INCOMPLETE
================================================================================
Compare #2: compare (line: 279)
// Compare Settings:
================================================================================
|(default setting)   | 
|Compare Result      | PASS
================================================================================
               
// Resource usages of analysis: Cpu=0.15s Mem=124MB
0
// Command: vpxmode
// Command: vpxmode
