#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 28 12:22:59 2021
# Process ID: 10888
# Current directory: C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1
# Command line: vivado.exe -log full_testbench_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source full_testbench_bd_wrapper.tcl
# Log file: C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/full_testbench_bd_wrapper.vds
# Journal file: C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source full_testbench_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LOLNO/ip_repo/myipaxilite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LOLNO/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/LOLNO/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LOLNO/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/LOLNO/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LOLNO/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LOLNO/ip_repo/myipLite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LOLNO/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/LOLNO/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LOLNO/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.254 ; gain = 0.000
Command: synth_design -top full_testbench_bd_wrapper -part xc7z007sclg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12636
WARNING: [Synth 8-2306] macro N redefined [C:/Users/LOLNO/CPU_Project/CPU_Project.srcs/sources_1/new/params.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_wrapper' [C:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/hdl/full_testbench_bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd' [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/synth/full_testbench_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_alu_0_0' [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_alu_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_alu_0_0' (1#1) [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_alu_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_alu_op_A_0' [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_alu_op_A_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_alu_op_A_0' (2#1) [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_alu_op_A_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_alu_op_B_0' [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_alu_op_B_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_alu_op_B_0' (3#1) [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_alu_op_B_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_control_unit_0_0' [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_control_unit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_control_unit_0_0' (4#1) [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_control_unit_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_cu_ram_0_0' [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_cu_ram_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_cu_ram_0_0' (5#1) [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_cu_ram_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_general_registers_0_0' [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_general_registers_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_general_registers_0_0' (6#1) [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_general_registers_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_multiplexer_0_0' [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_multiplexer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_multiplexer_0_0' (7#1) [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_multiplexer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_multiplexer_0_1' [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_multiplexer_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_multiplexer_0_1' (8#1) [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_multiplexer_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_program_memory_0_0' [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_program_memory_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_program_memory_0_0' (9#1) [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/.Xil/Vivado-10888-DESKTOP-VSR39OG/realtime/full_testbench_bd_program_memory_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_xlslice_0_0' [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_0/synth/full_testbench_bd_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (10#1) [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_xlslice_0_0' (11#1) [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_0/synth/full_testbench_bd_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_xlslice_1_0' [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_0/synth/full_testbench_bd_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (11#1) [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_xlslice_1_0' (12#1) [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_0/synth/full_testbench_bd_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_xlslice_0_1' [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_1/synth/full_testbench_bd_xlslice_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_xlslice_0_1' (13#1) [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_1/synth/full_testbench_bd_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'full_testbench_bd_xlslice_1_1' [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_1/synth/full_testbench_bd_xlslice_1_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_xlslice_1_1' (14#1) [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_1/synth/full_testbench_bd_xlslice_1_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd' (15#1) [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/synth/full_testbench_bd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'full_testbench_bd_wrapper' (16#1) [C:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/hdl/full_testbench_bd_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1103.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1103.254 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1103.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0_in_context.xdc] for cell 'full_testbench_bd_i/alu_0'
Finished Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0_in_context.xdc] for cell 'full_testbench_bd_i/alu_0'
Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0_in_context.xdc] for cell 'full_testbench_bd_i/alu_op_A'
Finished Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0_in_context.xdc] for cell 'full_testbench_bd_i/alu_op_A'
Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0_in_context.xdc] for cell 'full_testbench_bd_i/alu_op_B'
Finished Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0_in_context.xdc] for cell 'full_testbench_bd_i/alu_op_B'
Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0_in_context.xdc] for cell 'full_testbench_bd_i/cu_ram_0'
Finished Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0_in_context.xdc] for cell 'full_testbench_bd_i/cu_ram_0'
Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0_in_context.xdc] for cell 'full_testbench_bd_i/general_registers_0'
Finished Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0_in_context.xdc] for cell 'full_testbench_bd_i/general_registers_0'
Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0_in_context.xdc] for cell 'full_testbench_bd_i/multiplexer_0'
Finished Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0_in_context.xdc] for cell 'full_testbench_bd_i/multiplexer_0'
Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1_in_context.xdc] for cell 'full_testbench_bd_i/multiplexer_1'
Finished Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1_in_context.xdc] for cell 'full_testbench_bd_i/multiplexer_1'
Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0_in_context.xdc] for cell 'full_testbench_bd_i/control_unit_0'
Finished Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0_in_context.xdc] for cell 'full_testbench_bd_i/control_unit_0'
Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0_in_context.xdc] for cell 'full_testbench_bd_i/program_memory_6'
Finished Parsing XDC File [c:/Users/LOLNO/CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0_in_context.xdc] for cell 'full_testbench_bd_i/program_memory_6'
Parsing XDC File [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1103.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1103.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i/xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i/alu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i/alu_op_A. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i/alu_op_B. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i/cu_ram_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i/general_registers_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i/multiplexer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i/multiplexer_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i/control_unit_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_testbench_bd_i/program_memory_6. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1103.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1103.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1150.457 ; gain = 47.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1150.457 ; gain = 47.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1169.574 ; gain = 66.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1176.305 ; gain = 73.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1176.305 ; gain = 73.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1176.305 ; gain = 73.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1176.305 ; gain = 73.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1176.305 ; gain = 73.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1176.305 ; gain = 73.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |full_testbench_bd_alu_0_0               |         1|
|2     |full_testbench_bd_alu_op_A_0            |         1|
|3     |full_testbench_bd_alu_op_B_0            |         1|
|4     |full_testbench_bd_control_unit_0_0      |         1|
|5     |full_testbench_bd_cu_ram_0_0            |         1|
|6     |full_testbench_bd_general_registers_0_0 |         1|
|7     |full_testbench_bd_multiplexer_0_0       |         1|
|8     |full_testbench_bd_multiplexer_0_1       |         1|
|9     |full_testbench_bd_program_memory_0_0    |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |full_testbench_bd_alu_0               |     1|
|2     |full_testbench_bd_alu_op_A            |     1|
|3     |full_testbench_bd_alu_op_B            |     1|
|4     |full_testbench_bd_control_unit_0      |     1|
|5     |full_testbench_bd_cu_ram_0            |     1|
|6     |full_testbench_bd_general_registers_0 |     1|
|7     |full_testbench_bd_multiplexer_0       |     2|
|9     |full_testbench_bd_program_memory_0    |     1|
|10    |IBUF                                  |     3|
|11    |OBUF                                  |     8|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1176.305 ; gain = 73.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1176.305 ; gain = 73.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1176.305 ; gain = 73.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1188.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1188.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 1188.348 ; gain = 85.094
INFO: [Common 17-1381] The checkpoint 'C:/Users/LOLNO/CPU_Project/CPU_Project.runs/synth_1/full_testbench_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file full_testbench_bd_wrapper_utilization_synth.rpt -pb full_testbench_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 28 12:24:22 2021...
