 
****************************************
Report : area
Design : mul_A_bw32
Version: O-2018.06-SP4
Date   : Mon Oct 31 23:56:40 2022
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mul_A_bw32' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    saed32rvt_ff1p16vn40c (File: /data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db)

Number of ports:                         6144
Number of nets:                         16618
Number of cells:                        10784
Number of combinational cells:           3582
Number of sequential cells:              3538
Number of macros/black boxes:               0
Number of buf/inv:                        693
Number of references:                      35

Combinational area:              10608.732956
Buf/Inv area:                      997.261075
Noncombinational area:           25176.521653
Macro/Black Box area:                0.000000
Net Interconnect area:            9697.183984

Total cell area:                 35785.254610
Total area:                      45482.438594
1
