#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcb15c02ab0 .scope module, "Mux_2to1_5bit" "Mux_2to1_5bit" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "mux_out"
    .port_info 1 /INPUT 5 "mux_in_A"
    .port_info 2 /INPUT 5 "mux_in_B"
    .port_info 3 /INPUT 1 "mux_check"
o0x106d57008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcb15c02ca0_0 .net "mux_check", 0 0, o0x106d57008;  0 drivers
o0x106d57038 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fcb15c12d10_0 .net "mux_in_A", 4 0, o0x106d57038;  0 drivers
o0x106d57068 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fcb15c12dc0_0 .net "mux_in_B", 4 0, o0x106d57068;  0 drivers
v0x7fcb15c12e80_0 .var "mux_out", 4 0;
E_0x7fcb15c02c70 .event edge, v0x7fcb15c02ca0_0, v0x7fcb15c12dc0_0, v0x7fcb15c12d10_0;
    .scope S_0x7fcb15c02ab0;
T_0 ;
    %wait E_0x7fcb15c02c70;
    %load/vec4 v0x7fcb15c02ca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fcb15c12d10_0;
    %assign/vec4 v0x7fcb15c12e80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fcb15c12dc0_0;
    %assign/vec4 v0x7fcb15c12e80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Mux_2to1_5bit.v";
