==20466== Cachegrind, a cache and branch-prediction profiler
==20466== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20466== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20466== Command: ./srr-large
==20466== 
--20466-- warning: L3 cache found, using its data for the LL simulation.
--20466-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20466-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20466== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20466== (see section Limitations in user manual)
==20466== NOTE: further instances of this message will not be shown
==20466== 
==20466== I   refs:      919,217,731,547
==20466== I1  misses:              1,767
==20466== LLi misses:              1,605
==20466== I1  miss rate:            0.00%
==20466== LLi miss rate:            0.00%
==20466== 
==20466== D   refs:      356,699,040,282  (240,279,389,403 rd   + 116,419,650,879 wr)
==20466== D1  misses:      2,939,988,728  (  2,861,111,199 rd   +      78,877,529 wr)
==20466== LLd misses:            891,771  (        335,913 rd   +         555,858 wr)
==20466== D1  miss rate:             0.8% (            1.2%     +             0.1%  )
==20466== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20466== 
==20466== LL refs:         2,939,990,495  (  2,861,112,966 rd   +      78,877,529 wr)
==20466== LL misses:             893,376  (        337,518 rd   +         555,858 wr)
==20466== LL miss rate:              0.0% (            0.0%     +             0.0%  )
