# Architectures of Computer Systems
The semestral work, implementing a **single-cycle RISC processor in iverilog**
## Contents
- Gal_galrene_CPU.v - main file with the processor
- top.v - top level module
- Gal_galrene_prog1.asm - code for finding primes in an array, for the processor