5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (bassign1.vcd) 2 -o (bassign1.cdd) 2 -v (bassign1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 bassign1.v 1 25 1 
2 1 5 5 5 a000a 2 1 100c 0 0 1 1 a
2 2 5 5 5 9000a 2 1b 100c 1 0 1 18 0 1 1 1 0 0
2 3 5 5 5 50005 0 1 1410 0 0 1 1 d
2 4 5 5 5 5000a 3 36 e 2 3
2 5 7 7 7 90009 2 1 100c 0 0 1 1 c
2 6 7 7 7 90009 5 29 100a 5 0 1 18 0 1 0 0 0 0
2 7 8 8 8 20006 2 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 1070006 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 1070009 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 3 7000c 1 0 0 0 1 17 0 1 0 0 1 0
1 d 4 5 60005 1 0 0 0 1 17 1 1 0 0 1 0
4 4 f 4 4 4
4 6 1 7 0 6
4 7 6 6 0 6
3 1 main.u$0 "main.u$0" 0 bassign1.v 8 11 1 
2 8 9 9 9 80008 2 1 100c 0 0 1 1 c
2 9 9 9 9 70008 2 1b 100c 8 0 1 18 0 1 1 1 0 0
2 10 9 9 9 30003 0 1 1410 0 0 1 1 b
2 11 9 9 9 30008 2 37 1e 9 10
2 12 10 10 10 70007 2 1 100c 0 0 1 1 b
2 13 10 10 10 30003 0 1 1410 0 0 1 1 a
2 14 10 10 10 30007 2 37 1e 12 13
4 11 11 14 14 11
4 14 0 0 0 11
3 1 main.u$1 "main.u$1" 0 bassign1.v 13 23 1 
