;buildInfoPackage: chisel3, version: 3.4.2, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Top : 
  module InstructionFetch : 
    input clock : Clock
    input reset : Reset
    output io : {flip address : UInt<32>, instruction : UInt<32>, flip stall : UInt<1>, coreInstrReq : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, flip coreInstrResp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>}}}
    
    wire rst : UInt<1> @[InstructionFetch.scala 16:17]
    node _T = asUInt(reset) @[InstructionFetch.scala 17:22]
    rst <= _T @[InstructionFetch.scala 17:7]
    io.coreInstrResp.ready <= UInt<1>("h01") @[InstructionFetch.scala 18:26]
    io.coreInstrReq.bits.activeByteLane <= UInt<4>("h0f") @[InstructionFetch.scala 22:39]
    io.coreInstrReq.bits.isWrite <= UInt<1>("h00") @[InstructionFetch.scala 23:32]
    io.coreInstrReq.bits.dataRequest is invalid @[InstructionFetch.scala 24:36]
    node _T_1 = shr(io.address, 2) @[InstructionFetch.scala 26:50]
    io.coreInstrReq.bits.addrRequest <= _T_1 @[InstructionFetch.scala 26:36]
    node _T_2 = or(rst, io.stall) @[InstructionFetch.scala 27:36]
    node _T_3 = mux(_T_2, UInt<1>("h00"), UInt<1>("h01")) @[InstructionFetch.scala 27:31]
    io.coreInstrReq.valid <= _T_3 @[InstructionFetch.scala 27:25]
    wire _WIRE : UInt<32> @[InstructionFetch.scala 29:24]
    _WIRE is invalid @[InstructionFetch.scala 29:24]
    node _T_4 = mux(io.coreInstrResp.valid, io.coreInstrResp.bits.dataResponse, _WIRE) @[InstructionFetch.scala 29:24]
    io.instruction <= _T_4 @[InstructionFetch.scala 29:18]
    
  module CSRRegFile : 
    input clock : Clock
    input reset : Reset
    output io : {MISA : {flip i_value : UInt<32>}, MHARTID : {flip i_value : UInt<32>}, CSR : {flip i_opr : UInt<2>, o_data : UInt<32>, flip i_data : UInt<32>, flip i_addr : UInt<12>, flip i_w_en : UInt<1>}, FCSR : {nx : UInt<1>, uf : UInt<1>, of : UInt<1>, dz : UInt<1>, nv : UInt<1>, frm : UInt<3>}}
    
    reg MISA_REG : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[CSRRegFile.scala 18:38]
    reg MHARTID_REG : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[CSRRegFile.scala 19:38]
    reg MCAUSE_REG : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[CSRRegFile.scala 20:38]
    reg MTVEC_REG : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[CSRRegFile.scala 21:38]
    reg MEPC_REG : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[CSRRegFile.scala 22:38]
    reg MIE_REG : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[CSRRegFile.scala 23:38]
    reg MSTATUS_TW_REG : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[CSRRegFile.scala 26:38]
    reg MSTATUS_MPRV_REG : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[CSRRegFile.scala 27:38]
    reg MSTATUS_MPP_REG : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[CSRRegFile.scala 28:38]
    reg MSTATUS_MPIE_REG : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[CSRRegFile.scala 29:38]
    reg MSTATUS_MIE_REG : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[CSRRegFile.scala 30:38]
    reg FCSR_NX_REG : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[CSRRegFile.scala 33:38]
    reg FCSR_UF_REG : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[CSRRegFile.scala 34:38]
    reg FCSR_OF_REG : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[CSRRegFile.scala 35:38]
    reg FCSR_DZ_REG : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[CSRRegFile.scala 36:38]
    reg FCSR_NV_REG : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[CSRRegFile.scala 37:38]
    reg FCSR_FRM_REG : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[CSRRegFile.scala 38:38]
    MISA_REG <= io.MISA.i_value @[CSRRegFile.scala 41:29]
    MHARTID_REG <= io.MHARTID.i_value @[CSRRegFile.scala 42:29]
    io.FCSR.nx <= FCSR_NX_REG @[CSRRegFile.scala 45:29]
    io.FCSR.uf <= FCSR_UF_REG @[CSRRegFile.scala 46:29]
    io.FCSR.of <= FCSR_OF_REG @[CSRRegFile.scala 47:29]
    io.FCSR.dz <= FCSR_DZ_REG @[CSRRegFile.scala 48:29]
    io.FCSR.nv <= FCSR_NV_REG @[CSRRegFile.scala 49:29]
    io.FCSR.frm <= FCSR_FRM_REG @[CSRRegFile.scala 50:29]
    wire w_data : UInt<32> @[CSRRegFile.scala 53:39]
    wire r_data : UInt<32> @[CSRRegFile.scala 54:39]
    node lo_lo = cat(MSTATUS_MIE_REG, UInt<3>("h00")) @[Cat.scala 30:58]
    node lo_hi_hi = cat(UInt<3>("h00"), MSTATUS_MPIE_REG) @[Cat.scala 30:58]
    node lo_hi = cat(lo_hi_hi, UInt<3>("h00")) @[Cat.scala 30:58]
    node lo = cat(lo_hi, lo_lo) @[Cat.scala 30:58]
    node hi_lo_hi = cat(MSTATUS_MPRV_REG, UInt<4>("h00")) @[Cat.scala 30:58]
    node hi_lo = cat(hi_lo_hi, MSTATUS_MPP_REG) @[Cat.scala 30:58]
    node hi_hi_hi = cat(UInt<10>("h00"), MSTATUS_TW_REG) @[Cat.scala 30:58]
    node hi_hi = cat(hi_hi_hi, UInt<3>("h00")) @[Cat.scala 30:58]
    node hi = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
    node _T = cat(hi, lo) @[Cat.scala 30:58]
    wire MSTATUS_WIRE : UInt
    MSTATUS_WIRE <= _T
    node _T_1 = bits(MCAUSE_REG, 30, 0) @[CSRRegFile.scala 56:54]
    wire MCAUSE_WLRL_WIRE : UInt
    MCAUSE_WLRL_WIRE <= _T_1
    node _T_2 = bits(MCAUSE_REG, 31, 31) @[CSRRegFile.scala 57:54]
    wire MCAUSE_INTERRUPT_WIRE : UInt<1>
    MCAUSE_INTERRUPT_WIRE <= _T_2
    node _T_3 = bits(MTVEC_REG, 1, 0) @[CSRRegFile.scala 58:53]
    wire MTVEC_MODE_WIRE : UInt
    MTVEC_MODE_WIRE <= _T_3
    node _T_4 = bits(MTVEC_REG, 31, 2) @[CSRRegFile.scala 59:53]
    wire MTVEC_BASE_WIRE : UInt
    MTVEC_BASE_WIRE <= _T_4
    node lo_hi_1 = cat(FCSR_OF_REG, FCSR_UF_REG) @[Cat.scala 30:58]
    node lo_1 = cat(lo_hi_1, FCSR_NX_REG) @[Cat.scala 30:58]
    node hi_hi_1 = cat(UInt<27>("h00"), FCSR_NV_REG) @[Cat.scala 30:58]
    node hi_1 = cat(hi_hi_1, FCSR_DZ_REG) @[Cat.scala 30:58]
    node _T_5 = cat(hi_1, lo_1) @[Cat.scala 30:58]
    wire FFLAGS_WIRE : UInt
    FFLAGS_WIRE <= _T_5
    node _T_6 = cat(UInt<29>("h00"), FCSR_FRM_REG) @[Cat.scala 30:58]
    wire FRM_WIRE : UInt
    FRM_WIRE <= _T_6
    node lo_hi_2 = cat(FCSR_OF_REG, FCSR_UF_REG) @[Cat.scala 30:58]
    node lo_2 = cat(lo_hi_2, FCSR_NX_REG) @[Cat.scala 30:58]
    node hi_lo_1 = cat(FCSR_NV_REG, FCSR_DZ_REG) @[Cat.scala 30:58]
    node hi_hi_2 = cat(UInt<24>("h00"), FCSR_FRM_REG) @[Cat.scala 30:58]
    node hi_2 = cat(hi_hi_2, hi_lo_1) @[Cat.scala 30:58]
    node _T_7 = cat(hi_2, lo_2) @[Cat.scala 30:58]
    wire FCSR_WIRE : UInt
    FCSR_WIRE <= _T_7
    wire READ : UInt<2> @[CSRRegFile.scala 68:36]
    wire WRITE : UInt<2> @[CSRRegFile.scala 68:36]
    wire SET : UInt<2> @[CSRRegFile.scala 68:36]
    wire CLEAR : UInt<2> @[CSRRegFile.scala 68:36]
    READ <= UInt<2>("h00") @[CSRRegFile.scala 69:111]
    WRITE <= UInt<2>("h01") @[CSRRegFile.scala 69:111]
    SET <= UInt<2>("h02") @[CSRRegFile.scala 69:111]
    CLEAR <= UInt<2>("h03") @[CSRRegFile.scala 69:111]
    node _T_8 = eq(UInt<10>("h0301"), io.CSR.i_addr) @[Mux.scala 80:60]
    wire _WIRE : UInt<32> @[Mux.scala 80:57]
    _WIRE is invalid @[Mux.scala 80:57]
    node _T_9 = mux(_T_8, MISA_REG, _WIRE) @[Mux.scala 80:57]
    node _T_10 = eq(UInt<12>("h0f14"), io.CSR.i_addr) @[Mux.scala 80:60]
    node _T_11 = mux(_T_10, MHARTID_REG, _T_9) @[Mux.scala 80:57]
    node _T_12 = eq(UInt<10>("h0300"), io.CSR.i_addr) @[Mux.scala 80:60]
    node _T_13 = mux(_T_12, MSTATUS_WIRE, _T_11) @[Mux.scala 80:57]
    node _T_14 = eq(UInt<10>("h0342"), io.CSR.i_addr) @[Mux.scala 80:60]
    node _T_15 = mux(_T_14, MCAUSE_REG, _T_13) @[Mux.scala 80:57]
    node _T_16 = eq(UInt<10>("h0305"), io.CSR.i_addr) @[Mux.scala 80:60]
    node _T_17 = mux(_T_16, MTVEC_REG, _T_15) @[Mux.scala 80:57]
    node _T_18 = eq(UInt<10>("h0341"), io.CSR.i_addr) @[Mux.scala 80:60]
    node _T_19 = mux(_T_18, MEPC_REG, _T_17) @[Mux.scala 80:57]
    node _T_20 = eq(UInt<10>("h0304"), io.CSR.i_addr) @[Mux.scala 80:60]
    node _T_21 = mux(_T_20, MIE_REG, _T_19) @[Mux.scala 80:57]
    node _T_22 = eq(UInt<1>("h01"), io.CSR.i_addr) @[Mux.scala 80:60]
    node _T_23 = mux(_T_22, FFLAGS_WIRE, _T_21) @[Mux.scala 80:57]
    node _T_24 = eq(UInt<2>("h02"), io.CSR.i_addr) @[Mux.scala 80:60]
    node _T_25 = mux(_T_24, FRM_WIRE, _T_23) @[Mux.scala 80:57]
    node _T_26 = eq(UInt<2>("h03"), io.CSR.i_addr) @[Mux.scala 80:60]
    node _T_27 = mux(_T_26, FCSR_WIRE, _T_25) @[Mux.scala 80:57]
    r_data <= _T_27 @[CSRRegFile.scala 84:12]
    io.CSR.o_data <= r_data @[CSRRegFile.scala 86:19]
    node set_data = or(r_data, io.CSR.i_data) @[CSRRegFile.scala 90:29]
    node _T_28 = not(io.CSR.i_data) @[CSRRegFile.scala 91:31]
    node clear_data = and(r_data, _T_28) @[CSRRegFile.scala 91:29]
    node _T_29 = eq(WRITE, io.CSR.i_opr) @[Mux.scala 80:60]
    wire _WIRE_1 : UInt<32> @[Mux.scala 80:57]
    _WIRE_1 is invalid @[Mux.scala 80:57]
    node _T_30 = mux(_T_29, io.CSR.i_data, _WIRE_1) @[Mux.scala 80:57]
    node _T_31 = eq(SET, io.CSR.i_opr) @[Mux.scala 80:60]
    node _T_32 = mux(_T_31, set_data, _T_30) @[Mux.scala 80:57]
    node _T_33 = eq(CLEAR, io.CSR.i_opr) @[Mux.scala 80:60]
    node _T_34 = mux(_T_33, clear_data, _T_32) @[Mux.scala 80:57]
    w_data <= _T_34 @[CSRRegFile.scala 94:12]
    when io.CSR.i_w_en : @[CSRRegFile.scala 101:24]
      node _T_35 = eq(UInt<10>("h0300"), io.CSR.i_addr) @[Conditional.scala 37:30]
      when _T_35 : @[Conditional.scala 40:58]
        node _lo_T = bits(w_data, 21, 21) @[CSRRegFile.scala 104:43]
        MSTATUS_TW_REG <= _lo_T @[CSRRegFile.scala 104:34]
        node _hi_T = bits(w_data, 17, 17) @[CSRRegFile.scala 105:43]
        MSTATUS_MPRV_REG <= _hi_T @[CSRRegFile.scala 105:34]
        node _lo_T_1 = bits(w_data, 12, 11) @[CSRRegFile.scala 106:43]
        MSTATUS_MPP_REG <= _lo_T_1 @[CSRRegFile.scala 106:34]
        node _lo_T_2 = bits(w_data, 7, 7) @[CSRRegFile.scala 107:43]
        MSTATUS_MPIE_REG <= _lo_T_2 @[CSRRegFile.scala 107:34]
        node _hi_T_1 = bits(w_data, 3, 3) @[CSRRegFile.scala 108:43]
        MSTATUS_MIE_REG <= _hi_T_1 @[CSRRegFile.scala 108:34]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_36 = eq(UInt<10>("h0342"), io.CSR.i_addr) @[Conditional.scala 37:30]
        when _T_36 : @[Conditional.scala 39:67]
          MCAUSE_REG <= w_data @[CSRRegFile.scala 111:34]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_37 = eq(UInt<10>("h0305"), io.CSR.i_addr) @[Conditional.scala 37:30]
          when _T_37 : @[Conditional.scala 39:67]
            MTVEC_REG <= w_data @[CSRRegFile.scala 114:34]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_38 = eq(UInt<10>("h0341"), io.CSR.i_addr) @[Conditional.scala 37:30]
            when _T_38 : @[Conditional.scala 39:67]
              MEPC_REG <= w_data @[CSRRegFile.scala 117:34]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_39 = eq(UInt<10>("h0304"), io.CSR.i_addr) @[Conditional.scala 37:30]
              when _T_39 : @[Conditional.scala 39:67]
                MIE_REG <= w_data @[CSRRegFile.scala 120:34]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_40 = eq(UInt<2>("h03"), io.CSR.i_addr) @[Conditional.scala 37:30]
                when _T_40 : @[Conditional.scala 39:67]
                  node _lo_T_3 = bits(w_data, 0, 0) @[CSRRegFile.scala 123:43]
                  FCSR_NX_REG <= _lo_T_3 @[CSRRegFile.scala 123:34]
                  node _lo_T_4 = bits(w_data, 1, 1) @[CSRRegFile.scala 124:43]
                  FCSR_UF_REG <= _lo_T_4 @[CSRRegFile.scala 124:34]
                  node _hi_T_2 = bits(w_data, 2, 2) @[CSRRegFile.scala 125:43]
                  FCSR_OF_REG <= _hi_T_2 @[CSRRegFile.scala 125:34]
                  node _lo_T_5 = bits(w_data, 3, 3) @[CSRRegFile.scala 126:43]
                  FCSR_DZ_REG <= _lo_T_5 @[CSRRegFile.scala 126:34]
                  node _hi_T_3 = bits(w_data, 4, 4) @[CSRRegFile.scala 127:43]
                  FCSR_NV_REG <= _hi_T_3 @[CSRRegFile.scala 127:34]
                  node _lo_T_6 = bits(w_data, 7, 5) @[CSRRegFile.scala 128:43]
                  FCSR_FRM_REG <= _lo_T_6 @[CSRRegFile.scala 128:34]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_41 = eq(UInt<1>("h01"), io.CSR.i_addr) @[Conditional.scala 37:30]
                  when _T_41 : @[Conditional.scala 39:67]
                    node _lo_T_7 = bits(w_data, 0, 0) @[CSRRegFile.scala 131:43]
                    FCSR_NX_REG <= _lo_T_7 @[CSRRegFile.scala 131:34]
                    node _lo_T_8 = bits(w_data, 1, 1) @[CSRRegFile.scala 132:43]
                    FCSR_UF_REG <= _lo_T_8 @[CSRRegFile.scala 132:34]
                    node _hi_T_4 = bits(w_data, 2, 2) @[CSRRegFile.scala 133:43]
                    FCSR_OF_REG <= _hi_T_4 @[CSRRegFile.scala 133:34]
                    node _lo_T_9 = bits(w_data, 3, 3) @[CSRRegFile.scala 134:43]
                    FCSR_DZ_REG <= _lo_T_9 @[CSRRegFile.scala 134:34]
                    node _hi_T_5 = bits(w_data, 4, 4) @[CSRRegFile.scala 135:43]
                    FCSR_NV_REG <= _hi_T_5 @[CSRRegFile.scala 135:34]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_42 = eq(UInt<2>("h02"), io.CSR.i_addr) @[Conditional.scala 37:30]
                    when _T_42 : @[Conditional.scala 39:67]
                      node _lo_T_10 = bits(w_data, 2, 0) @[CSRRegFile.scala 138:43]
                      FCSR_FRM_REG <= _lo_T_10 @[CSRRegFile.scala 138:34]
                      skip @[Conditional.scala 39:67]
      skip @[CSRRegFile.scala 101:24]
    
  module CSR : 
    input clock : Clock
    input reset : Reset
    output io : {flip i_misa_value : UInt<32>, flip i_mhartid_value : UInt<32>, flip i_data : UInt<32>, flip i_imm : UInt<5>, o_data : UInt<32>, flip i_opr : UInt<3>, flip i_addr : UInt<12>, flip i_w_en : UInt<1>, fcsr_o_data : UInt<32>}
    
    inst csrRegFile of CSRRegFile @[CSR.scala 20:28]
    csrRegFile.clock <= clock
    csrRegFile.reset <= reset
    node _T = bits(io.i_opr, 2, 2) @[CSR.scala 23:52]
    node _T_1 = mux(_T, io.i_imm, io.i_data) @[CSR.scala 23:43]
    csrRegFile.io.CSR.i_data <= _T_1 @[CSR.scala 23:37]
    csrRegFile.io.CSR.i_opr <= io.i_opr @[CSR.scala 24:37]
    csrRegFile.io.MISA.i_value <= io.i_misa_value @[CSR.scala 25:37]
    csrRegFile.io.MHARTID.i_value <= io.i_mhartid_value @[CSR.scala 26:37]
    csrRegFile.io.CSR.i_addr <= io.i_addr @[CSR.scala 27:37]
    csrRegFile.io.CSR.i_w_en <= io.i_w_en @[CSR.scala 28:37]
    io.o_data <= csrRegFile.io.CSR.o_data @[CSR.scala 30:37]
    node lo_hi = cat(csrRegFile.io.FCSR.of, csrRegFile.io.FCSR.uf) @[Cat.scala 30:58]
    node lo = cat(lo_hi, csrRegFile.io.FCSR.nx) @[Cat.scala 30:58]
    node hi_lo = cat(csrRegFile.io.FCSR.nv, csrRegFile.io.FCSR.dz) @[Cat.scala 30:58]
    node hi_hi = cat(UInt<24>("h00"), csrRegFile.io.FCSR.frm) @[Cat.scala 30:58]
    node hi = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
    node _T_2 = cat(hi, lo) @[Cat.scala 30:58]
    io.fcsr_o_data <= _T_2 @[CSR.scala 31:37]
    
  module CSRController : 
    input clock : Clock
    input reset : Reset
    output io : {flip regWrExecute : UInt<1>, flip rdSelExecute : UInt<5>, flip csrWrExecute : UInt<1>, flip regWrMemory : UInt<1>, flip rdSelMemory : UInt<5>, flip csrWrMemory : UInt<1>, flip regWrWriteback : UInt<1>, flip rdSelWriteback : UInt<5>, flip csrWrWriteback : UInt<1>, flip rs1SelDecode : UInt<5>, flip csrInstDecode : UInt<1>, flip csrInstIsImmd : UInt<1>, forwardRS1 : UInt<3>}
    
    node _T = and(io.regWrExecute, io.csrInstDecode) @[CSRController.scala 33:44]
    node _T_1 = not(io.csrInstIsImmd) @[CSRController.scala 35:28]
    node _T_2 = and(_T, _T_1) @[CSRController.scala 34:45]
    node _T_3 = orr(io.rdSelExecute) @[CSRController.scala 36:44]
    node _T_4 = and(_T_2, _T_3) @[CSRController.scala 35:46]
    node _T_5 = not(io.csrWrExecute) @[CSRController.scala 37:28]
    node _T_6 = and(_T_4, _T_5) @[CSRController.scala 36:48]
    node _T_7 = eq(io.rdSelExecute, io.rs1SelDecode) @[CSRController.scala 38:44]
    node _T_8 = and(_T_6, _T_7) @[CSRController.scala 37:45]
    node hazard_DecEx = mux(_T_8, UInt<1>("h01"), UInt<1>("h00")) @[CSRController.scala 33:27]
    node _T_9 = and(io.regWrMemory, io.csrInstDecode) @[CSRController.scala 42:44]
    node _T_10 = not(io.csrInstIsImmd) @[CSRController.scala 44:28]
    node _T_11 = and(_T_9, _T_10) @[CSRController.scala 43:45]
    node _T_12 = orr(io.rdSelMemory) @[CSRController.scala 45:43]
    node _T_13 = and(_T_11, _T_12) @[CSRController.scala 44:46]
    node _T_14 = not(io.csrWrMemory) @[CSRController.scala 46:28]
    node _T_15 = and(_T_13, _T_14) @[CSRController.scala 45:47]
    node _T_16 = eq(io.rdSelMemory, io.rs1SelDecode) @[CSRController.scala 47:43]
    node _T_17 = and(_T_15, _T_16) @[CSRController.scala 46:44]
    node _T_18 = not(hazard_DecEx) @[CSRController.scala 48:28]
    node _T_19 = and(_T_17, _T_18) @[CSRController.scala 47:63]
    node hazard_DecMem = mux(_T_19, UInt<1>("h01"), UInt<1>("h00")) @[CSRController.scala 42:28]
    node _T_20 = and(io.regWrWriteback, io.csrInstDecode) @[CSRController.scala 52:46]
    node _T_21 = not(io.csrInstIsImmd) @[CSRController.scala 54:28]
    node _T_22 = and(_T_20, _T_21) @[CSRController.scala 53:45]
    node _T_23 = orr(io.rdSelWriteback) @[CSRController.scala 55:46]
    node _T_24 = and(_T_22, _T_23) @[CSRController.scala 54:46]
    node _T_25 = not(io.csrWrWriteback) @[CSRController.scala 56:28]
    node _T_26 = and(_T_24, _T_25) @[CSRController.scala 55:50]
    node _T_27 = eq(io.rdSelWriteback, io.rs1SelDecode) @[CSRController.scala 57:46]
    node _T_28 = and(_T_26, _T_27) @[CSRController.scala 56:47]
    node _T_29 = not(hazard_DecEx) @[CSRController.scala 58:28]
    node _T_30 = and(_T_28, _T_29) @[CSRController.scala 57:66]
    node _T_31 = and(_T_30, hazard_DecMem) @[CSRController.scala 58:42]
    node hazard_DecWb = mux(_T_31, UInt<1>("h01"), UInt<1>("h00")) @[CSRController.scala 52:27]
    node _T_32 = and(io.regWrExecute, io.csrInstDecode) @[CSRController.scala 63:47]
    node _T_33 = not(io.csrInstIsImmd) @[CSRController.scala 65:28]
    node _T_34 = and(_T_32, _T_33) @[CSRController.scala 64:45]
    node _T_35 = orr(io.rdSelExecute) @[CSRController.scala 66:44]
    node _T_36 = and(_T_34, _T_35) @[CSRController.scala 65:46]
    node _T_37 = and(_T_36, io.csrWrExecute) @[CSRController.scala 66:48]
    node _T_38 = eq(io.rdSelExecute, io.rs1SelDecode) @[CSRController.scala 68:44]
    node _T_39 = and(_T_37, _T_38) @[CSRController.scala 67:44]
    node csrHazard_DecEx = mux(_T_39, UInt<1>("h01"), UInt<1>("h00")) @[CSRController.scala 63:30]
    node _T_40 = and(io.regWrMemory, io.csrInstDecode) @[CSRController.scala 72:47]
    node _T_41 = not(io.csrInstIsImmd) @[CSRController.scala 74:28]
    node _T_42 = and(_T_40, _T_41) @[CSRController.scala 73:45]
    node _T_43 = orr(io.rdSelMemory) @[CSRController.scala 75:43]
    node _T_44 = and(_T_42, _T_43) @[CSRController.scala 74:46]
    node _T_45 = and(_T_44, io.csrWrMemory) @[CSRController.scala 75:47]
    node _T_46 = eq(io.rdSelMemory, io.rs1SelDecode) @[CSRController.scala 77:43]
    node _T_47 = and(_T_45, _T_46) @[CSRController.scala 76:43]
    node _T_48 = not(csrHazard_DecEx) @[CSRController.scala 78:28]
    node _T_49 = and(_T_47, _T_48) @[CSRController.scala 77:63]
    node csrHazard_DecMem = mux(_T_49, UInt<1>("h01"), UInt<1>("h00")) @[CSRController.scala 72:31]
    node _T_50 = and(io.regWrWriteback, io.csrInstDecode) @[CSRController.scala 82:49]
    node _T_51 = not(io.csrInstIsImmd) @[CSRController.scala 84:28]
    node _T_52 = and(_T_50, _T_51) @[CSRController.scala 83:45]
    node _T_53 = orr(io.rdSelWriteback) @[CSRController.scala 85:46]
    node _T_54 = and(_T_52, _T_53) @[CSRController.scala 84:46]
    node _T_55 = and(_T_54, io.csrWrWriteback) @[CSRController.scala 85:50]
    node _T_56 = eq(io.rdSelWriteback, io.rs1SelDecode) @[CSRController.scala 87:46]
    node _T_57 = and(_T_55, _T_56) @[CSRController.scala 86:46]
    node _T_58 = not(csrHazard_DecEx) @[CSRController.scala 88:28]
    node _T_59 = and(_T_57, _T_58) @[CSRController.scala 87:66]
    node _T_60 = and(_T_59, csrHazard_DecMem) @[CSRController.scala 88:45]
    node csrHazard_DecWb = mux(_T_60, UInt<1>("h01"), UInt<1>("h00")) @[CSRController.scala 82:30]
    node _T_61 = eq(hazard_DecEx, UInt<1>("h01")) @[Mux.scala 80:60]
    wire _WIRE : UInt<1> @[Mux.scala 80:57]
    _WIRE is invalid @[Mux.scala 80:57]
    node _T_62 = mux(_T_61, UInt<1>("h01"), _WIRE) @[Mux.scala 80:57]
    node _T_63 = eq(hazard_DecMem, UInt<1>("h01")) @[Mux.scala 80:60]
    node _T_64 = mux(_T_63, UInt<2>("h02"), _T_62) @[Mux.scala 80:57]
    node _T_65 = eq(hazard_DecWb, UInt<1>("h01")) @[Mux.scala 80:60]
    node _T_66 = mux(_T_65, UInt<2>("h03"), _T_64) @[Mux.scala 80:57]
    node _T_67 = eq(csrHazard_DecEx, UInt<1>("h01")) @[Mux.scala 80:60]
    node _T_68 = mux(_T_67, UInt<3>("h04"), _T_66) @[Mux.scala 80:57]
    node _T_69 = eq(csrHazard_DecMem, UInt<1>("h01")) @[Mux.scala 80:60]
    node _T_70 = mux(_T_69, UInt<3>("h05"), _T_68) @[Mux.scala 80:57]
    node _T_71 = eq(csrHazard_DecWb, UInt<1>("h01")) @[Mux.scala 80:60]
    node _T_72 = mux(_T_71, UInt<3>("h06"), _T_70) @[Mux.scala 80:57]
    io.forwardRS1 <= _T_72 @[CSRController.scala 102:19]
    
  module HazardUnit : 
    input clock : Clock
    input reset : Reset
    output io : {flip id_ex_memRead : UInt<1>, flip ex_mem_memRead : UInt<1>, flip id_ex_branch : UInt<1>, flip id_ex_rd : UInt<5>, flip ex_mem_rd : UInt<5>, flip id_rs1 : UInt<5>, flip id_rs2 : UInt<5>, flip dmem_resp_valid : UInt<1>, flip taken : UInt<1>, flip jump : UInt<2>, flip branch : UInt<1>, if_reg_write : UInt<1>, pc_write : UInt<1>, ctl_mux : UInt<1>, ifid_flush : UInt<1>, take_branch : UInt<1>}
    
    io.ctl_mux <= UInt<1>("h01") @[HazardUnit.scala 26:14]
    io.pc_write <= UInt<1>("h01") @[HazardUnit.scala 27:15]
    io.if_reg_write <= UInt<1>("h01") @[HazardUnit.scala 28:19]
    io.take_branch <= UInt<1>("h01") @[HazardUnit.scala 29:18]
    io.ifid_flush <= UInt<1>("h00") @[HazardUnit.scala 30:17]
    node _T = or(io.id_ex_memRead, io.branch) @[HazardUnit.scala 34:23]
    node _T_1 = eq(io.id_ex_rd, io.id_rs1) @[HazardUnit.scala 35:20]
    node _T_2 = eq(io.id_ex_rd, io.id_rs2) @[HazardUnit.scala 35:49]
    node _T_3 = or(_T_1, _T_2) @[HazardUnit.scala 35:34]
    node _T_4 = and(_T, _T_3) @[HazardUnit.scala 34:37]
    node _T_5 = neq(io.id_ex_rd, UInt<1>("h00")) @[HazardUnit.scala 36:21]
    node _T_6 = neq(io.id_rs1, UInt<1>("h00")) @[HazardUnit.scala 36:42]
    node _T_7 = and(_T_5, _T_6) @[HazardUnit.scala 36:29]
    node _T_8 = neq(io.id_ex_rd, UInt<1>("h00")) @[HazardUnit.scala 37:20]
    node _T_9 = neq(io.id_rs2, UInt<1>("h00")) @[HazardUnit.scala 37:41]
    node _T_10 = and(_T_8, _T_9) @[HazardUnit.scala 37:28]
    node _T_11 = or(_T_7, _T_10) @[HazardUnit.scala 36:51]
    node _T_12 = and(_T_4, _T_11) @[HazardUnit.scala 35:65]
    node _T_13 = eq(io.id_ex_branch, UInt<1>("h00")) @[HazardUnit.scala 38:7]
    node _T_14 = and(_T_12, _T_13) @[HazardUnit.scala 37:51]
    when _T_14 : @[HazardUnit.scala 40:3]
      io.ctl_mux <= UInt<1>("h00") @[HazardUnit.scala 41:16]
      io.pc_write <= UInt<1>("h00") @[HazardUnit.scala 42:17]
      io.if_reg_write <= UInt<1>("h00") @[HazardUnit.scala 43:21]
      io.take_branch <= UInt<1>("h00") @[HazardUnit.scala 44:20]
      skip @[HazardUnit.scala 40:3]
    node _T_15 = and(io.ex_mem_memRead, io.branch) @[HazardUnit.scala 47:26]
    node _T_16 = eq(io.ex_mem_rd, io.id_rs1) @[HazardUnit.scala 47:56]
    node _T_17 = eq(io.ex_mem_rd, io.id_rs2) @[HazardUnit.scala 47:86]
    node _T_18 = or(_T_16, _T_17) @[HazardUnit.scala 47:70]
    node _T_19 = and(_T_15, _T_18) @[HazardUnit.scala 47:39]
    when _T_19 : @[HazardUnit.scala 47:101]
      io.ctl_mux <= UInt<1>("h00") @[HazardUnit.scala 48:16]
      io.pc_write <= UInt<1>("h00") @[HazardUnit.scala 49:17]
      io.if_reg_write <= UInt<1>("h00") @[HazardUnit.scala 50:21]
      io.take_branch <= UInt<1>("h00") @[HazardUnit.scala 51:20]
      skip @[HazardUnit.scala 47:101]
    node _T_20 = neq(io.jump, UInt<1>("h00")) @[HazardUnit.scala 55:28]
    node _T_21 = or(io.taken, _T_20) @[HazardUnit.scala 55:17]
    when _T_21 : @[HazardUnit.scala 55:37]
      io.ifid_flush <= UInt<1>("h01") @[HazardUnit.scala 56:19]
      skip @[HazardUnit.scala 55:37]
    else : @[HazardUnit.scala 57:15]
      io.ifid_flush <= UInt<1>("h00") @[HazardUnit.scala 58:19]
      skip @[HazardUnit.scala 57:15]
    
  module Control : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : UInt<32>, aluSrc : UInt<1>, memToReg : UInt<2>, regWrite : UInt<1>, memRead : UInt<1>, memWrite : UInt<1>, branch : UInt<1>, aluOp : UInt<2>, jump : UInt<2>, aluSrc1 : UInt<2>}
    
    node _T = and(io.in, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_1 = eq(UInt<6>("h033"), _T) @[Lookup.scala 31:38]
    node _T_2 = and(io.in, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_3 = eq(UInt<5>("h013"), _T_2) @[Lookup.scala 31:38]
    node _T_4 = and(io.in, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_5 = eq(UInt<7>("h073"), _T_4) @[Lookup.scala 31:38]
    node _T_6 = and(io.in, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_7 = eq(UInt<2>("h03"), _T_6) @[Lookup.scala 31:38]
    node _T_8 = and(io.in, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_9 = eq(UInt<6>("h023"), _T_8) @[Lookup.scala 31:38]
    node _T_10 = and(io.in, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_11 = eq(UInt<7>("h063"), _T_10) @[Lookup.scala 31:38]
    node _T_12 = and(io.in, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_13 = eq(UInt<6>("h037"), _T_12) @[Lookup.scala 31:38]
    node _T_14 = and(io.in, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_15 = eq(UInt<5>("h017"), _T_14) @[Lookup.scala 31:38]
    node _T_16 = and(io.in, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_17 = eq(UInt<7>("h06f"), _T_16) @[Lookup.scala 31:38]
    node _T_18 = and(io.in, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_19 = eq(UInt<7>("h067"), _T_18) @[Lookup.scala 31:38]
    node _T_20 = mux(_T_19, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_21 = mux(_T_17, UInt<1>("h00"), _T_20) @[Lookup.scala 33:37]
    node _T_22 = mux(_T_15, UInt<1>("h00"), _T_21) @[Lookup.scala 33:37]
    node _T_23 = mux(_T_13, UInt<1>("h00"), _T_22) @[Lookup.scala 33:37]
    node _T_24 = mux(_T_11, UInt<1>("h01"), _T_23) @[Lookup.scala 33:37]
    node _T_25 = mux(_T_9, UInt<1>("h00"), _T_24) @[Lookup.scala 33:37]
    node _T_26 = mux(_T_7, UInt<1>("h00"), _T_25) @[Lookup.scala 33:37]
    node _T_27 = mux(_T_5, UInt<1>("h00"), _T_26) @[Lookup.scala 33:37]
    node _T_28 = mux(_T_3, UInt<1>("h00"), _T_27) @[Lookup.scala 33:37]
    node signals_0 = mux(_T_1, UInt<1>("h01"), _T_28) @[Lookup.scala 33:37]
    node _T_29 = mux(_T_19, UInt<2>("h02"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_30 = mux(_T_17, UInt<2>("h02"), _T_29) @[Lookup.scala 33:37]
    node _T_31 = mux(_T_15, UInt<1>("h00"), _T_30) @[Lookup.scala 33:37]
    node _T_32 = mux(_T_13, UInt<1>("h00"), _T_31) @[Lookup.scala 33:37]
    node _T_33 = mux(_T_11, UInt<1>("h00"), _T_32) @[Lookup.scala 33:37]
    node _T_34 = mux(_T_9, UInt<1>("h00"), _T_33) @[Lookup.scala 33:37]
    node _T_35 = mux(_T_7, UInt<1>("h01"), _T_34) @[Lookup.scala 33:37]
    node _T_36 = mux(_T_5, UInt<1>("h00"), _T_35) @[Lookup.scala 33:37]
    node _T_37 = mux(_T_3, UInt<1>("h00"), _T_36) @[Lookup.scala 33:37]
    node signals_1 = mux(_T_1, UInt<1>("h00"), _T_37) @[Lookup.scala 33:37]
    node _T_38 = mux(_T_19, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_39 = mux(_T_17, UInt<1>("h01"), _T_38) @[Lookup.scala 33:37]
    node _T_40 = mux(_T_15, UInt<1>("h01"), _T_39) @[Lookup.scala 33:37]
    node _T_41 = mux(_T_13, UInt<1>("h01"), _T_40) @[Lookup.scala 33:37]
    node _T_42 = mux(_T_11, UInt<1>("h00"), _T_41) @[Lookup.scala 33:37]
    node _T_43 = mux(_T_9, UInt<1>("h00"), _T_42) @[Lookup.scala 33:37]
    node _T_44 = mux(_T_7, UInt<1>("h01"), _T_43) @[Lookup.scala 33:37]
    node _T_45 = mux(_T_5, UInt<1>("h01"), _T_44) @[Lookup.scala 33:37]
    node _T_46 = mux(_T_3, UInt<1>("h01"), _T_45) @[Lookup.scala 33:37]
    node signals_2 = mux(_T_1, UInt<1>("h01"), _T_46) @[Lookup.scala 33:37]
    node _T_47 = mux(_T_19, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_48 = mux(_T_17, UInt<1>("h00"), _T_47) @[Lookup.scala 33:37]
    node _T_49 = mux(_T_15, UInt<1>("h00"), _T_48) @[Lookup.scala 33:37]
    node _T_50 = mux(_T_13, UInt<1>("h00"), _T_49) @[Lookup.scala 33:37]
    node _T_51 = mux(_T_11, UInt<1>("h00"), _T_50) @[Lookup.scala 33:37]
    node _T_52 = mux(_T_9, UInt<1>("h00"), _T_51) @[Lookup.scala 33:37]
    node _T_53 = mux(_T_7, UInt<1>("h01"), _T_52) @[Lookup.scala 33:37]
    node _T_54 = mux(_T_5, UInt<1>("h00"), _T_53) @[Lookup.scala 33:37]
    node _T_55 = mux(_T_3, UInt<1>("h00"), _T_54) @[Lookup.scala 33:37]
    node signals_3 = mux(_T_1, UInt<1>("h00"), _T_55) @[Lookup.scala 33:37]
    node _T_56 = mux(_T_19, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_57 = mux(_T_17, UInt<1>("h00"), _T_56) @[Lookup.scala 33:37]
    node _T_58 = mux(_T_15, UInt<1>("h00"), _T_57) @[Lookup.scala 33:37]
    node _T_59 = mux(_T_13, UInt<1>("h00"), _T_58) @[Lookup.scala 33:37]
    node _T_60 = mux(_T_11, UInt<1>("h00"), _T_59) @[Lookup.scala 33:37]
    node _T_61 = mux(_T_9, UInt<1>("h01"), _T_60) @[Lookup.scala 33:37]
    node _T_62 = mux(_T_7, UInt<1>("h00"), _T_61) @[Lookup.scala 33:37]
    node _T_63 = mux(_T_5, UInt<1>("h00"), _T_62) @[Lookup.scala 33:37]
    node _T_64 = mux(_T_3, UInt<1>("h00"), _T_63) @[Lookup.scala 33:37]
    node signals_4 = mux(_T_1, UInt<1>("h00"), _T_64) @[Lookup.scala 33:37]
    node _T_65 = mux(_T_19, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_66 = mux(_T_17, UInt<1>("h00"), _T_65) @[Lookup.scala 33:37]
    node _T_67 = mux(_T_15, UInt<1>("h00"), _T_66) @[Lookup.scala 33:37]
    node _T_68 = mux(_T_13, UInt<1>("h00"), _T_67) @[Lookup.scala 33:37]
    node _T_69 = mux(_T_11, UInt<1>("h01"), _T_68) @[Lookup.scala 33:37]
    node _T_70 = mux(_T_9, UInt<1>("h00"), _T_69) @[Lookup.scala 33:37]
    node _T_71 = mux(_T_7, UInt<1>("h00"), _T_70) @[Lookup.scala 33:37]
    node _T_72 = mux(_T_5, UInt<1>("h00"), _T_71) @[Lookup.scala 33:37]
    node _T_73 = mux(_T_3, UInt<1>("h00"), _T_72) @[Lookup.scala 33:37]
    node signals_5 = mux(_T_1, UInt<1>("h00"), _T_73) @[Lookup.scala 33:37]
    node _T_74 = mux(_T_19, UInt<2>("h02"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_75 = mux(_T_17, UInt<1>("h01"), _T_74) @[Lookup.scala 33:37]
    node _T_76 = mux(_T_15, UInt<1>("h00"), _T_75) @[Lookup.scala 33:37]
    node _T_77 = mux(_T_13, UInt<1>("h00"), _T_76) @[Lookup.scala 33:37]
    node _T_78 = mux(_T_11, UInt<1>("h00"), _T_77) @[Lookup.scala 33:37]
    node _T_79 = mux(_T_9, UInt<1>("h00"), _T_78) @[Lookup.scala 33:37]
    node _T_80 = mux(_T_7, UInt<1>("h00"), _T_79) @[Lookup.scala 33:37]
    node _T_81 = mux(_T_5, UInt<1>("h00"), _T_80) @[Lookup.scala 33:37]
    node _T_82 = mux(_T_3, UInt<1>("h00"), _T_81) @[Lookup.scala 33:37]
    node signals_6 = mux(_T_1, UInt<1>("h00"), _T_82) @[Lookup.scala 33:37]
    node _T_83 = mux(_T_19, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_84 = mux(_T_17, UInt<1>("h00"), _T_83) @[Lookup.scala 33:37]
    node _T_85 = mux(_T_15, UInt<1>("h00"), _T_84) @[Lookup.scala 33:37]
    node _T_86 = mux(_T_13, UInt<1>("h00"), _T_85) @[Lookup.scala 33:37]
    node _T_87 = mux(_T_11, UInt<1>("h00"), _T_86) @[Lookup.scala 33:37]
    node _T_88 = mux(_T_9, UInt<1>("h00"), _T_87) @[Lookup.scala 33:37]
    node _T_89 = mux(_T_7, UInt<1>("h00"), _T_88) @[Lookup.scala 33:37]
    node _T_90 = mux(_T_5, UInt<2>("h02"), _T_89) @[Lookup.scala 33:37]
    node _T_91 = mux(_T_3, UInt<2>("h02"), _T_90) @[Lookup.scala 33:37]
    node signals_7 = mux(_T_1, UInt<2>("h02"), _T_91) @[Lookup.scala 33:37]
    node _T_92 = mux(_T_19, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_93 = mux(_T_17, UInt<1>("h00"), _T_92) @[Lookup.scala 33:37]
    node _T_94 = mux(_T_15, UInt<1>("h01"), _T_93) @[Lookup.scala 33:37]
    node _T_95 = mux(_T_13, UInt<2>("h02"), _T_94) @[Lookup.scala 33:37]
    node _T_96 = mux(_T_11, UInt<1>("h00"), _T_95) @[Lookup.scala 33:37]
    node _T_97 = mux(_T_9, UInt<1>("h00"), _T_96) @[Lookup.scala 33:37]
    node _T_98 = mux(_T_7, UInt<1>("h00"), _T_97) @[Lookup.scala 33:37]
    node _T_99 = mux(_T_5, UInt<1>("h00"), _T_98) @[Lookup.scala 33:37]
    node _T_100 = mux(_T_3, UInt<1>("h00"), _T_99) @[Lookup.scala 33:37]
    node signals_8 = mux(_T_1, UInt<1>("h00"), _T_100) @[Lookup.scala 33:37]
    io.aluSrc <= signals_0 @[Control.scala 147:13]
    io.memToReg <= signals_1 @[Control.scala 148:15]
    io.regWrite <= signals_2 @[Control.scala 149:15]
    io.memRead <= signals_3 @[Control.scala 150:14]
    io.memWrite <= signals_4 @[Control.scala 151:15]
    io.branch <= signals_5 @[Control.scala 152:13]
    io.jump <= signals_6 @[Control.scala 153:11]
    io.aluOp <= signals_7 @[Control.scala 154:12]
    io.aluSrc1 <= signals_8 @[Control.scala 155:14]
    
  module controldec : 
    input clock : Clock
    input reset : Reset
    output io : {flip Instruction : UInt<32>, RegWrite : UInt<1>, opBsel : UInt<1>, Ex_sel : UInt<4>, aluop : UInt<5>, vset : UInt<1>, v_load : UInt<1>, v_store : UInt<1>, v_ins : UInt<1>, RegRead : UInt<1>, V_MemToReg : UInt<1>, V_MemRead : UInt<1>, memWrite : UInt<1>}
    
    io.RegWrite <= UInt<1>("h00") @[Vcontrol.scala 21:17]
    io.opBsel <= UInt<1>("h00") @[Vcontrol.scala 22:15]
    io.Ex_sel <= UInt<1>("h00") @[Vcontrol.scala 23:15]
    io.aluop <= UInt<1>("h00") @[Vcontrol.scala 24:14]
    io.vset <= UInt<1>("h00") @[Vcontrol.scala 25:13]
    io.v_load <= UInt<1>("h00") @[Vcontrol.scala 26:15]
    io.v_ins <= UInt<1>("h00") @[Vcontrol.scala 27:14]
    io.RegRead <= UInt<1>("h00") @[Vcontrol.scala 28:16]
    io.v_store <= UInt<1>("h00") @[Vcontrol.scala 29:16]
    io.V_MemToReg <= UInt<1>("h00") @[Vcontrol.scala 30:19]
    io.V_MemRead <= UInt<1>("h00") @[Vcontrol.scala 31:18]
    io.memWrite <= UInt<1>("h00") @[Vcontrol.scala 32:17]
    node configtype = bits(io.Instruction, 31, 30) @[Vcontrol.scala 34:36]
    node opcode = bits(io.Instruction, 6, 0) @[Vcontrol.scala 35:32]
    node func3 = bits(io.Instruction, 14, 12) @[Vcontrol.scala 36:31]
    node _T = eq(UInt<7>("h057"), opcode) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      io.v_ins <= UInt<1>("h01") @[Vcontrol.scala 43:22]
      node _T_1 = eq(func3, UInt<3>("h07")) @[Vcontrol.scala 44:25]
      node _T_2 = eq(configtype, UInt<1>("h00")) @[Vcontrol.scala 44:52]
      node _T_3 = eq(configtype, UInt<1>("h01")) @[Vcontrol.scala 44:77]
      node _T_4 = or(_T_2, _T_3) @[Vcontrol.scala 44:63]
      node _T_5 = and(_T_1, _T_4) @[Vcontrol.scala 44:37]
      when _T_5 : @[Vcontrol.scala 44:90]
        io.RegWrite <= UInt<1>("h01") @[Vcontrol.scala 45:28]
        io.opBsel <= UInt<1>("h01") @[Vcontrol.scala 46:26]
        io.Ex_sel <= UInt<2>("h03") @[Vcontrol.scala 47:26]
        io.vset <= UInt<1>("h01") @[Vcontrol.scala 48:25]
        skip @[Vcontrol.scala 44:90]
      else : @[Vcontrol.scala 49:67]
        node _T_6 = eq(func3, UInt<3>("h07")) @[Vcontrol.scala 49:30]
        node _T_7 = eq(configtype, UInt<2>("h02")) @[Vcontrol.scala 49:56]
        node _T_8 = and(_T_6, _T_7) @[Vcontrol.scala 49:42]
        when _T_8 : @[Vcontrol.scala 49:67]
          io.RegWrite <= UInt<1>("h01") @[Vcontrol.scala 50:28]
          io.aluop <= UInt<1>("h01") @[Vcontrol.scala 51:25]
          io.opBsel <= UInt<1>("h01") @[Vcontrol.scala 52:26]
          io.Ex_sel <= UInt<2>("h03") @[Vcontrol.scala 53:26]
          io.vset <= UInt<1>("h01") @[Vcontrol.scala 54:25]
          skip @[Vcontrol.scala 49:67]
        else : @[Vcontrol.scala 55:67]
          node _T_9 = eq(func3, UInt<3>("h07")) @[Vcontrol.scala 55:30]
          node _T_10 = eq(configtype, UInt<2>("h03")) @[Vcontrol.scala 55:56]
          node _T_11 = and(_T_9, _T_10) @[Vcontrol.scala 55:42]
          when _T_11 : @[Vcontrol.scala 55:67]
            io.RegWrite <= UInt<1>("h01") @[Vcontrol.scala 56:28]
            io.Ex_sel <= UInt<2>("h03") @[Vcontrol.scala 57:26]
            io.vset <= UInt<1>("h01") @[Vcontrol.scala 58:25]
            skip @[Vcontrol.scala 55:67]
          else : @[Vcontrol.scala 59:45]
            node _T_12 = eq(func3, UInt<1>("h00")) @[Vcontrol.scala 59:31]
            when _T_12 : @[Vcontrol.scala 59:45]
              io.RegWrite <= UInt<1>("h01") @[Vcontrol.scala 60:28]
              io.aluop <= UInt<1>("h01") @[Vcontrol.scala 61:25]
              io.Ex_sel <= UInt<3>("h04") @[Vcontrol.scala 62:26]
              io.v_ins <= UInt<1>("h01") @[Vcontrol.scala 63:26]
              io.RegRead <= UInt<1>("h01") @[Vcontrol.scala 64:28]
              skip @[Vcontrol.scala 59:45]
            else : @[Vcontrol.scala 65:45]
              node _T_13 = eq(func3, UInt<3>("h04")) @[Vcontrol.scala 65:31]
              when _T_13 : @[Vcontrol.scala 65:45]
                io.RegWrite <= UInt<1>("h01") @[Vcontrol.scala 66:28]
                io.aluop <= UInt<1>("h01") @[Vcontrol.scala 67:25]
                io.Ex_sel <= UInt<3>("h04") @[Vcontrol.scala 68:26]
                io.RegRead <= UInt<1>("h01") @[Vcontrol.scala 69:28]
                skip @[Vcontrol.scala 65:45]
              else : @[Vcontrol.scala 70:45]
                node _T_14 = eq(func3, UInt<2>("h03")) @[Vcontrol.scala 70:31]
                when _T_14 : @[Vcontrol.scala 70:45]
                  io.RegWrite <= UInt<1>("h01") @[Vcontrol.scala 71:28]
                  io.aluop <= UInt<1>("h01") @[Vcontrol.scala 72:25]
                  io.opBsel <= UInt<1>("h01") @[Vcontrol.scala 73:26]
                  io.Ex_sel <= UInt<3>("h04") @[Vcontrol.scala 74:26]
                  io.v_ins <= UInt<1>("h01") @[Vcontrol.scala 75:26]
                  io.RegRead <= UInt<1>("h01") @[Vcontrol.scala 76:28]
                  skip @[Vcontrol.scala 70:45]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_15 = eq(UInt<6>("h027"), opcode) @[Conditional.scala 37:30]
      when _T_15 : @[Conditional.scala 39:67]
        io.RegWrite <= UInt<1>("h00") @[Vcontrol.scala 80:25]
        io.opBsel <= UInt<1>("h00") @[Vcontrol.scala 81:23]
        io.Ex_sel <= UInt<1>("h00") @[Vcontrol.scala 82:23]
        io.aluop <= UInt<1>("h00") @[Vcontrol.scala 83:22]
        io.vset <= UInt<1>("h00") @[Vcontrol.scala 84:21]
        io.v_store <= UInt<1>("h01") @[Vcontrol.scala 85:24]
        io.v_ins <= UInt<1>("h01") @[Vcontrol.scala 86:22]
        io.memWrite <= UInt<1>("h01") @[Vcontrol.scala 87:25]
        io.RegRead <= UInt<1>("h01") @[Vcontrol.scala 88:24]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_16 = eq(UInt<3>("h07"), opcode) @[Conditional.scala 37:30]
        when _T_16 : @[Conditional.scala 39:67]
          io.RegWrite <= UInt<1>("h00") @[Vcontrol.scala 92:25]
          io.opBsel <= UInt<1>("h00") @[Vcontrol.scala 93:23]
          io.Ex_sel <= UInt<1>("h00") @[Vcontrol.scala 94:23]
          io.aluop <= UInt<1>("h00") @[Vcontrol.scala 95:22]
          io.vset <= UInt<1>("h00") @[Vcontrol.scala 96:21]
          io.v_load <= UInt<1>("h01") @[Vcontrol.scala 97:23]
          io.v_ins <= UInt<1>("h00") @[Vcontrol.scala 98:22]
          io.RegRead <= UInt<1>("h00") @[Vcontrol.scala 99:24]
          skip @[Conditional.scala 39:67]
    
  module Registers : 
    input clock : Clock
    input reset : Reset
    output io : {flip readAddress : UInt<5>[2], flip writeEnable : UInt<1>, flip writeAddress : UInt<5>, flip writeData : UInt<32>, readData : UInt<32>[2]}
    
    wire _WIRE : UInt<32>[32] @[Registers.scala 14:28]
    _WIRE[0] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[1] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[2] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[3] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[4] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[5] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[6] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[7] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[8] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[9] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[10] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[11] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[12] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[13] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[14] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[15] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[16] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[17] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[18] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[19] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[20] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[21] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[22] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[23] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[24] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[25] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[26] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[27] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[28] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[29] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[30] <= UInt<32>("h00") @[Registers.scala 14:28]
    _WIRE[31] <= UInt<32>("h00") @[Registers.scala 14:28]
    reg reg : UInt<32>[32], clock with : (reset => (reset, _WIRE)) @[Registers.scala 14:20]
    when io.writeEnable : @[Registers.scala 16:24]
      reg[io.writeAddress] <= io.writeData @[Registers.scala 17:26]
      skip @[Registers.scala 16:24]
    node _T = eq(io.readAddress[0], UInt<1>("h00")) @[Registers.scala 20:28]
    when _T : @[Registers.scala 20:37]
      io.readData[0] <= UInt<1>("h00") @[Registers.scala 21:22]
      skip @[Registers.scala 20:37]
    else : @[Registers.scala 22:17]
      io.readData[0] <= reg[io.readAddress[0]] @[Registers.scala 23:22]
      skip @[Registers.scala 22:17]
    node _T_1 = eq(io.readAddress[1], UInt<1>("h00")) @[Registers.scala 20:28]
    when _T_1 : @[Registers.scala 20:37]
      io.readData[1] <= UInt<1>("h00") @[Registers.scala 21:22]
      skip @[Registers.scala 20:37]
    else : @[Registers.scala 22:17]
      io.readData[1] <= reg[io.readAddress[1]] @[Registers.scala 23:22]
      skip @[Registers.scala 22:17]
    
  module vregfile : 
    input clock : Clock
    input reset : Reset
    output io : {flip vs1_addr : UInt<5>, flip vs2_addr : UInt<5>, flip vd_addr : UInt<5>, flip lmul_count : UInt<4>, flip lmul_vs1in_vs2in : UInt<4>, vs0_data : SInt<128>, vs1_data : SInt<128>, vs2_data : SInt<128>, vs3_data : SInt<128>, flip vd_data : SInt<128>, flip reg_write : UInt<1>, flip reg_read : UInt<1>, vd_dataout : SInt<128>}
    
    io.vd_dataout <= io.vd_data @[Vreg.scala 26:17]
    wire _WIRE : SInt<128>[32] @[Vreg.scala 27:33]
    _WIRE[0] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[1] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[2] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[3] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[4] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[5] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[6] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[7] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[8] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[9] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[10] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[11] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[12] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[13] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[14] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[15] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[16] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[17] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[18] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[19] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[20] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[21] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[22] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[23] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[24] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[25] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[26] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[27] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[28] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[29] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[30] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    _WIRE[31] <= asSInt(UInt<128>("h00")) @[Vreg.scala 27:33]
    reg register : SInt<128>[32], clock with : (reset => (reset, _WIRE)) @[Vreg.scala 27:25]
    node _T = add(io.vs1_addr, io.lmul_vs1in_vs2in) @[Vreg.scala 28:27]
    node vs1_in = tail(_T, 1) @[Vreg.scala 28:27]
    node _T_1 = add(io.vs2_addr, io.lmul_vs1in_vs2in) @[Vreg.scala 29:27]
    node vs2_in = tail(_T_1, 1) @[Vreg.scala 29:27]
    node _T_2 = add(io.vd_addr, io.lmul_vs1in_vs2in) @[Vreg.scala 30:27]
    node vs3_in = tail(_T_2, 1) @[Vreg.scala 30:27]
    node _T_3 = add(io.vd_addr, io.lmul_count) @[Vreg.scala 31:26]
    node vsd_in = tail(_T_3, 1) @[Vreg.scala 31:26]
    io.vs1_data <= register[vs1_in] @[Vreg.scala 37:13]
    io.vs2_data <= register[vs2_in] @[Vreg.scala 38:13]
    io.vs0_data <= register[UInt<1>("h00")] @[Vreg.scala 39:13]
    io.vs3_data <= register[vs3_in] @[Vreg.scala 40:13]
    node _T_4 = eq(io.reg_write, UInt<1>("h01")) @[Vreg.scala 42:22]
    node _T_5 = eq(io.reg_read, UInt<1>("h00")) @[Vreg.scala 42:45]
    node _T_6 = and(_T_4, _T_5) @[Vreg.scala 42:30]
    when _T_6 : @[Vreg.scala 42:54]
      register[vsd_in] <= io.vd_data @[Vreg.scala 43:24]
      io.vs1_data <= asSInt(UInt<1>("h00")) @[Vreg.scala 44:19]
      io.vs2_data <= asSInt(UInt<1>("h00")) @[Vreg.scala 45:19]
      io.vs0_data <= asSInt(UInt<1>("h00")) @[Vreg.scala 46:19]
      io.vs3_data <= asSInt(UInt<1>("h00")) @[Vreg.scala 47:19]
      skip @[Vreg.scala 42:54]
    else : @[Vreg.scala 48:58]
      node _T_7 = eq(io.reg_write, UInt<1>("h00")) @[Vreg.scala 48:27]
      node _T_8 = eq(io.reg_read, UInt<1>("h01")) @[Vreg.scala 48:50]
      node _T_9 = and(_T_7, _T_8) @[Vreg.scala 48:35]
      when _T_9 : @[Vreg.scala 48:58]
        io.vs1_data <= register[vs1_in] @[Vreg.scala 49:17]
        io.vs2_data <= register[vs2_in] @[Vreg.scala 50:17]
        io.vs0_data <= register[UInt<1>("h00")] @[Vreg.scala 51:17]
        io.vs3_data <= register[vs3_in] @[Vreg.scala 52:17]
        skip @[Vreg.scala 48:58]
      else : @[Vreg.scala 53:58]
        node _T_10 = eq(io.reg_write, UInt<1>("h01")) @[Vreg.scala 53:27]
        node _T_11 = eq(io.reg_read, UInt<1>("h01")) @[Vreg.scala 53:50]
        node _T_12 = and(_T_10, _T_11) @[Vreg.scala 53:35]
        when _T_12 : @[Vreg.scala 53:58]
          register[vsd_in] <= io.vd_data @[Vreg.scala 54:22]
          io.vs1_data <= register[vs1_in] @[Vreg.scala 55:17]
          io.vs2_data <= register[vs2_in] @[Vreg.scala 56:17]
          io.vs0_data <= register[UInt<1>("h00")] @[Vreg.scala 57:17]
          io.vs3_data <= register[vs3_in] @[Vreg.scala 58:17]
          skip @[Vreg.scala 53:58]
        else : @[Vreg.scala 59:14]
          io.vs1_data <= asSInt(UInt<1>("h00")) @[Vreg.scala 60:17]
          io.vs2_data <= asSInt(UInt<1>("h00")) @[Vreg.scala 61:17]
          io.vs0_data <= asSInt(UInt<1>("h00")) @[Vreg.scala 62:17]
          io.vs3_data <= asSInt(UInt<1>("h00")) @[Vreg.scala 63:17]
          skip @[Vreg.scala 59:14]
    
  module ImmediateGen : 
    input clock : Clock
    input reset : Reset
    output io : {flip instruction : UInt<32>, out : UInt<32>}
    
    node opcode = bits(io.instruction, 6, 0) @[ImmediateGen.scala 11:30]
    node _T = eq(opcode, UInt<2>("h03")) @[ImmediateGen.scala 15:12]
    node _T_1 = eq(opcode, UInt<4>("h0f")) @[ImmediateGen.scala 15:30]
    node _T_2 = or(_T, _T_1) @[ImmediateGen.scala 15:20]
    node _T_3 = eq(opcode, UInt<5>("h013")) @[ImmediateGen.scala 15:49]
    node _T_4 = or(_T_2, _T_3) @[ImmediateGen.scala 15:39]
    node _T_5 = eq(opcode, UInt<5>("h01b")) @[ImmediateGen.scala 15:68]
    node _T_6 = or(_T_4, _T_5) @[ImmediateGen.scala 15:58]
    node _T_7 = eq(opcode, UInt<7>("h067")) @[ImmediateGen.scala 15:87]
    node _T_8 = or(_T_6, _T_7) @[ImmediateGen.scala 15:77]
    node _T_9 = eq(opcode, UInt<7>("h073")) @[ImmediateGen.scala 15:107]
    node _T_10 = or(_T_8, _T_9) @[ImmediateGen.scala 15:97]
    when _T_10 : @[ImmediateGen.scala 16:5]
      node lo = bits(io.instruction, 31, 20) @[ImmediateGen.scala 17:31]
      node _T_11 = bits(lo, 11, 11) @[ImmediateGen.scala 18:35]
      node _T_12 = bits(_T_11, 0, 0) @[Bitwise.scala 72:15]
      node hi = mux(_T_12, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
      node _T_13 = cat(hi, lo) @[Cat.scala 30:58]
      io.out <= _T_13 @[ImmediateGen.scala 19:12]
      skip @[ImmediateGen.scala 16:5]
    else : @[ImmediateGen.scala 23:51]
      node _T_14 = eq(opcode, UInt<5>("h017")) @[ImmediateGen.scala 23:22]
      node _T_15 = eq(opcode, UInt<6>("h037")) @[ImmediateGen.scala 23:41]
      node _T_16 = or(_T_14, _T_15) @[ImmediateGen.scala 23:31]
      when _T_16 : @[ImmediateGen.scala 23:51]
        node hi_1 = bits(io.instruction, 31, 12) @[ImmediateGen.scala 24:33]
        node lo_1 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
        node _T_17 = cat(hi_1, lo_1) @[Cat.scala 30:58]
        io.out <= _T_17 @[ImmediateGen.scala 26:14]
        skip @[ImmediateGen.scala 23:51]
      else : @[ImmediateGen.scala 29:32]
        node _T_18 = eq(opcode, UInt<6>("h023")) @[ImmediateGen.scala 29:22]
        when _T_18 : @[ImmediateGen.scala 29:32]
          node hi_2 = bits(io.instruction, 31, 25) @[ImmediateGen.scala 30:37]
          node lo_2 = bits(io.instruction, 11, 7) @[ImmediateGen.scala 30:61]
          node lo_3 = cat(hi_2, lo_2) @[Cat.scala 30:58]
          node _T_19 = bits(lo_3, 11, 11) @[ImmediateGen.scala 31:37]
          node _T_20 = bits(_T_19, 0, 0) @[Bitwise.scala 72:15]
          node hi_3 = mux(_T_20, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
          node _T_21 = cat(hi_3, lo_3) @[Cat.scala 30:58]
          io.out <= _T_21 @[ImmediateGen.scala 32:14]
          skip @[ImmediateGen.scala 29:32]
        else : @[ImmediateGen.scala 35:32]
          node _T_22 = eq(opcode, UInt<7>("h063")) @[ImmediateGen.scala 35:22]
          when _T_22 : @[ImmediateGen.scala 35:32]
            node hi_hi = bits(io.instruction, 31, 31) @[ImmediateGen.scala 37:23]
            node hi_lo = bits(io.instruction, 7, 7) @[ImmediateGen.scala 38:23]
            node lo_hi = bits(io.instruction, 30, 25) @[ImmediateGen.scala 39:23]
            node lo_lo = bits(io.instruction, 11, 8) @[ImmediateGen.scala 40:23]
            node lo_4 = cat(lo_hi, lo_lo) @[Cat.scala 30:58]
            node hi_4 = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
            node hi_lo_1 = cat(hi_4, lo_4) @[Cat.scala 30:58]
            node _T_23 = bits(hi_lo_1, 11, 11) @[ImmediateGen.scala 42:39]
            node _T_24 = bits(_T_23, 0, 0) @[Bitwise.scala 72:15]
            node hi_hi_1 = mux(_T_24, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
            node hi_5 = cat(hi_hi_1, hi_lo_1) @[Cat.scala 30:58]
            node _T_25 = cat(hi_5, UInt<1>("h00")) @[Cat.scala 30:58]
            io.out <= _T_25 @[ImmediateGen.scala 43:14]
            skip @[ImmediateGen.scala 35:32]
          else : @[ImmediateGen.scala 47:3]
            node hi_hi_2 = bits(io.instruction, 31, 31) @[ImmediateGen.scala 49:21]
            node hi_lo_2 = bits(io.instruction, 19, 12) @[ImmediateGen.scala 50:21]
            node lo_hi_1 = bits(io.instruction, 20, 20) @[ImmediateGen.scala 51:21]
            node lo_lo_1 = bits(io.instruction, 30, 21) @[ImmediateGen.scala 52:21]
            node lo_5 = cat(lo_hi_1, lo_lo_1) @[Cat.scala 30:58]
            node hi_6 = cat(hi_hi_2, hi_lo_2) @[Cat.scala 30:58]
            node hi_lo_3 = cat(hi_6, lo_5) @[Cat.scala 30:58]
            node _T_26 = bits(hi_lo_3, 19, 19) @[ImmediateGen.scala 54:37]
            node _T_27 = bits(_T_26, 0, 0) @[Bitwise.scala 72:15]
            node hi_hi_3 = mux(_T_27, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
            node hi_7 = cat(hi_hi_3, hi_lo_3) @[Cat.scala 30:58]
            node _T_28 = cat(hi_7, UInt<1>("h00")) @[Cat.scala 30:58]
            io.out <= _T_28 @[ImmediateGen.scala 55:12]
            skip @[ImmediateGen.scala 47:3]
    
  module ImmdValGen1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip instruction : UInt<32>, z_imm : SInt<32>, addi_imm : SInt<32>}
    
    node _T = bits(io.instruction, 30, 30) @[Vimmgen.scala 14:47]
    node _T_1 = bits(_T, 0, 0) @[Bitwise.scala 72:15]
    node hi = mux(_T_1, UInt<21>("h01fffff"), UInt<21>("h00")) @[Bitwise.scala 72:12]
    node lo = bits(io.instruction, 30, 20) @[Vimmgen.scala 14:67]
    node _T_2 = cat(hi, lo) @[Cat.scala 30:58]
    node _T_3 = asSInt(_T_2) @[Vimmgen.scala 14:77]
    io.z_imm <= _T_3 @[Vimmgen.scala 14:17]
    node hi_1 = mux(UInt<1>("h00"), UInt<27>("h07ffffff"), UInt<27>("h00")) @[Bitwise.scala 72:12]
    node lo_1 = bits(io.instruction, 19, 15) @[Vimmgen.scala 15:57]
    node _T_4 = cat(hi_1, lo_1) @[Cat.scala 30:58]
    node _T_5 = asSInt(_T_4) @[Vimmgen.scala 15:66]
    io.addi_imm <= _T_5 @[Vimmgen.scala 15:21]
    
  module v_csr : 
    input clock : Clock
    input reset : Reset
    output io : {flip vtypei : SInt<11>, flip vl : SInt<32>, flip vset : UInt<1>, vl_out : SInt<32>, vtype_out : SInt<32>, vstart_out : SInt<32>}
    
    reg vtypeReg : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Vcsr.scala 17:23]
    reg vlReg : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Vcsr.scala 18:20]
    reg vstart : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Vcsr.scala 19:21]
    node _T = eq(io.vset, UInt<1>("h01")) @[Vcsr.scala 21:15]
    when _T : @[Vcsr.scala 21:24]
      node hi = mux(UInt<1>("h00"), UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
      node lo = asUInt(io.vtypei) @[Cat.scala 30:58]
      node _T_1 = cat(hi, lo) @[Cat.scala 30:58]
      node _T_2 = asSInt(_T_1) @[Vcsr.scala 22:47]
      vtypeReg <= _T_2 @[Vcsr.scala 22:14]
      vlReg <= io.vl @[Vcsr.scala 23:11]
      skip @[Vcsr.scala 21:24]
    io.vl_out <= vlReg @[Vcsr.scala 26:11]
    io.vtype_out <= vtypeReg @[Vcsr.scala 27:14]
    io.vstart_out <= vstart @[Vcsr.scala 28:15]
    
  module BranchUnit : 
    input clock : Clock
    input reset : Reset
    output io : {flip branch : UInt<1>, flip funct3 : UInt<3>, flip rd1 : UInt<32>, flip rd2 : UInt<32>, flip take_branch : UInt<1>, taken : UInt<1>}
    
    io.taken is invalid @[BranchUnit.scala 17:12]
    wire check : UInt<1> @[BranchUnit.scala 19:25]
    check is invalid @[BranchUnit.scala 20:9]
    node _T = eq(UInt<1>("h00"), io.funct3) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _T_1 = eq(io.rd1, io.rd2) @[BranchUnit.scala 23:32]
      check <= _T_1 @[BranchUnit.scala 23:21]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_2 = eq(UInt<1>("h01"), io.funct3) @[Conditional.scala 37:30]
      when _T_2 : @[Conditional.scala 39:67]
        node _T_3 = neq(io.rd1, io.rd2) @[BranchUnit.scala 24:32]
        check <= _T_3 @[BranchUnit.scala 24:21]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_4 = eq(UInt<3>("h04"), io.funct3) @[Conditional.scala 37:30]
        when _T_4 : @[Conditional.scala 39:67]
          node _T_5 = asSInt(io.rd1) @[BranchUnit.scala 25:32]
          node _T_6 = asSInt(io.rd2) @[BranchUnit.scala 25:48]
          node _T_7 = lt(_T_5, _T_6) @[BranchUnit.scala 25:39]
          check <= _T_7 @[BranchUnit.scala 25:21]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_8 = eq(UInt<3>("h05"), io.funct3) @[Conditional.scala 37:30]
          when _T_8 : @[Conditional.scala 39:67]
            node _T_9 = asSInt(io.rd1) @[BranchUnit.scala 26:32]
            node _T_10 = asSInt(io.rd2) @[BranchUnit.scala 26:49]
            node _T_11 = geq(_T_9, _T_10) @[BranchUnit.scala 26:39]
            check <= _T_11 @[BranchUnit.scala 26:21]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_12 = eq(UInt<3>("h06"), io.funct3) @[Conditional.scala 37:30]
            when _T_12 : @[Conditional.scala 39:67]
              node _T_13 = lt(io.rd1, io.rd2) @[BranchUnit.scala 27:32]
              check <= _T_13 @[BranchUnit.scala 27:21]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_14 = eq(UInt<3>("h07"), io.funct3) @[Conditional.scala 37:30]
              when _T_14 : @[Conditional.scala 39:67]
                node _T_15 = geq(io.rd1, io.rd2) @[BranchUnit.scala 28:32]
                check <= _T_15 @[BranchUnit.scala 28:21]
                skip @[Conditional.scala 39:67]
    node _T_16 = and(check, io.branch) @[BranchUnit.scala 31:21]
    node _T_17 = and(_T_16, io.take_branch) @[BranchUnit.scala 31:33]
    io.taken <= _T_17 @[BranchUnit.scala 31:12]
    
  module InstructionDecode : 
    input clock : Clock
    input reset : Reset
    output io : {flip id_instruction : UInt<32>, flip writeData : UInt<32>, flip writeReg : UInt<5>, flip pcAddress : UInt<32>, flip ctl_writeEnable : UInt<1>, flip id_ex_mem_read : UInt<1>, flip ex_mem_mem_read : UInt<1>, flip dmem_resp_valid : UInt<1>, flip id_ex_rd : UInt<5>, flip ex_mem_rd : UInt<5>, flip id_ex_branch : UInt<1>, flip ex_mem_ins : UInt<32>, flip mem_wb_ins : UInt<32>, flip ex_ins : UInt<32>, flip ex_result : UInt<32>, flip ex_mem_result : UInt<32>, flip mem_wb_result : UInt<32>, flip id_ex_regWr : UInt<1>, flip ex_mem_regWr : UInt<1>, flip csr_Ex : UInt<1>, flip csr_Mem : UInt<1>, flip csr_Wb : UInt<1>, flip csr_Ex_data : UInt<32>, flip csr_Mem_data : UInt<32>, flip csr_Wb_data : UInt<32>, flip dmem_data : UInt<32>, immediate : UInt<32>, writeRegAddress : UInt<5>, readData1 : UInt<32>, readData2 : UInt<32>, func7 : UInt<7>, func3 : UInt<3>, func6 : UInt<6>, ctl_aluSrc : UInt<1>, ctl_memToReg : UInt<2>, ctl_regWrite : UInt<1>, ctl_memRead : UInt<1>, ctl_memWrite : UInt<1>, ctl_branch : UInt<1>, ctl_aluOp : UInt<2>, ctl_jump : UInt<2>, ctl_v_RegWrite : UInt<1>, ctl_v_opBsel : UInt<1>, ctl_v_Ex_sel : UInt<4>, ctl_v_aluop : UInt<5>, ctl_v_vset : UInt<1>, ctl_v_load : UInt<4>, ctl_v_ins : UInt<1>, ctl_v_memRead : UInt<1>, ctl_v_memWrite : UInt<1>, ctl_v_reg_read : UInt<1>, flip write_data : SInt<128>, flip wb_addr : UInt<5>, flip wb_RegWrite : UInt<1>, flip id_lmul_count : UInt<4>, flip id_lmul_vs1in_vs2in : UInt<4>, vs0_data : SInt<128>, vs1_data : SInt<128>, vs2_data : SInt<128>, reg_write : UInt<1>, vs1_addr : UInt<5>, vs2_addr : UInt<5>, vd_addr : UInt<5>, vs3_data : SInt<128>, id_wbvs3_data : SInt<128>, v_z_imm : SInt<32>, v_addi_imm : SInt<32>, flip vtypei : SInt<11>, vtypei_out : SInt<11>, flip vl : SInt<32>, flip ctl_vset : UInt<1>, vl_out : SInt<32>, vstart_out : SInt<32>, ctl_aluSrc1 : UInt<2>, hdu_pcWrite : UInt<1>, hdu_if_reg_write : UInt<1>, pcSrc : UInt<1>, pcPlusOffset : UInt<32>, ifid_flush : UInt<1>, stall : UInt<1>, flip csr_i_misa : UInt<32>, flip csr_i_mhartid : UInt<32>, csr_o_data : UInt<32>, is_csr : UInt<1>, fscr_o_data : UInt<32>, rs_addr : UInt<5>[2]}
    
    inst csr of CSR @[InstructionDecode.scala 116:19]
    csr.clock <= clock
    csr.reset <= reset
    csr.io.i_misa_value <= io.csr_i_misa @[InstructionDecode.scala 117:31]
    csr.io.i_mhartid_value <= io.csr_i_mhartid @[InstructionDecode.scala 118:31]
    node _T = bits(io.id_instruction, 19, 15) @[InstructionDecode.scala 119:51]
    csr.io.i_imm <= _T @[InstructionDecode.scala 119:31]
    node _T_1 = bits(io.id_instruction, 14, 12) @[InstructionDecode.scala 120:51]
    csr.io.i_opr <= _T_1 @[InstructionDecode.scala 120:31]
    node _T_2 = bits(io.id_instruction, 31, 20) @[InstructionDecode.scala 121:51]
    csr.io.i_addr <= _T_2 @[InstructionDecode.scala 121:31]
    node _T_3 = bits(io.id_instruction, 19, 15) @[InstructionDecode.scala 122:65]
    node _T_4 = neq(_T_3, UInt<1>("h00")) @[InstructionDecode.scala 122:74]
    node _T_5 = and(io.is_csr, _T_4) @[InstructionDecode.scala 122:44]
    csr.io.i_w_en <= _T_5 @[InstructionDecode.scala 122:31]
    node _T_6 = bits(io.id_instruction, 6, 0) @[InstructionDecode.scala 124:51]
    node _T_7 = eq(_T_6, UInt<7>("h073")) @[InstructionDecode.scala 124:58]
    io.is_csr <= _T_7 @[InstructionDecode.scala 124:31]
    io.csr_o_data <= csr.io.o_data @[InstructionDecode.scala 125:31]
    io.fscr_o_data <= csr.io.fcsr_o_data @[InstructionDecode.scala 126:31]
    inst csrController of CSRController @[InstructionDecode.scala 128:29]
    csrController.clock <= clock
    csrController.reset <= reset
    csrController.io.regWrExecute <= io.id_ex_regWr @[InstructionDecode.scala 129:36]
    csrController.io.rdSelExecute <= io.id_ex_rd @[InstructionDecode.scala 130:36]
    csrController.io.csrWrExecute <= io.csr_Ex @[InstructionDecode.scala 131:36]
    csrController.io.regWrMemory <= io.ex_mem_regWr @[InstructionDecode.scala 132:36]
    csrController.io.rdSelMemory <= io.ex_mem_rd @[InstructionDecode.scala 133:36]
    csrController.io.csrWrMemory <= io.csr_Mem @[InstructionDecode.scala 134:36]
    csrController.io.regWrWriteback <= io.ctl_writeEnable @[InstructionDecode.scala 135:36]
    csrController.io.rdSelWriteback <= io.writeReg @[InstructionDecode.scala 136:36]
    csrController.io.csrWrWriteback <= io.csr_Wb @[InstructionDecode.scala 137:36]
    node _T_8 = bits(io.id_instruction, 19, 15) @[InstructionDecode.scala 138:56]
    csrController.io.rs1SelDecode <= _T_8 @[InstructionDecode.scala 138:36]
    node _T_9 = bits(io.id_instruction, 6, 0) @[InstructionDecode.scala 139:56]
    node _T_10 = eq(_T_9, UInt<7>("h073")) @[InstructionDecode.scala 139:63]
    csrController.io.csrInstDecode <= _T_10 @[InstructionDecode.scala 139:36]
    csrController.io.csrInstIsImmd <= UInt<1>("h00") @[InstructionDecode.scala 140:36]
    inst hdu of HazardUnit @[InstructionDecode.scala 143:19]
    hdu.clock <= clock
    hdu.reset <= reset
    hdu.io.dmem_resp_valid <= io.dmem_resp_valid @[InstructionDecode.scala 144:26]
    hdu.io.id_ex_memRead <= io.id_ex_mem_read @[InstructionDecode.scala 145:24]
    hdu.io.ex_mem_memRead <= io.ex_mem_mem_read @[InstructionDecode.scala 146:25]
    hdu.io.id_ex_rd <= io.id_ex_rd @[InstructionDecode.scala 147:19]
    hdu.io.id_ex_branch <= io.id_ex_branch @[InstructionDecode.scala 148:23]
    hdu.io.ex_mem_rd <= io.ex_mem_rd @[InstructionDecode.scala 149:20]
    node _T_11 = bits(io.id_instruction, 19, 15) @[InstructionDecode.scala 150:37]
    hdu.io.id_rs1 <= _T_11 @[InstructionDecode.scala 150:17]
    node _T_12 = bits(io.id_instruction, 24, 20) @[InstructionDecode.scala 151:37]
    hdu.io.id_rs2 <= _T_12 @[InstructionDecode.scala 151:17]
    hdu.io.jump <= io.ctl_jump @[InstructionDecode.scala 152:15]
    hdu.io.branch <= io.ctl_branch @[InstructionDecode.scala 153:17]
    io.hdu_pcWrite <= hdu.io.pc_write @[InstructionDecode.scala 154:18]
    io.hdu_if_reg_write <= hdu.io.if_reg_write @[InstructionDecode.scala 155:23]
    inst control of Control @[InstructionDecode.scala 158:23]
    control.clock <= clock
    control.reset <= reset
    control.io.in <= io.id_instruction @[InstructionDecode.scala 159:17]
    io.ctl_aluOp <= control.io.aluOp @[InstructionDecode.scala 160:16]
    io.ctl_aluSrc <= control.io.aluSrc @[InstructionDecode.scala 161:17]
    io.ctl_aluSrc1 <= control.io.aluSrc1 @[InstructionDecode.scala 162:18]
    io.ctl_branch <= control.io.branch @[InstructionDecode.scala 163:17]
    io.ctl_memRead <= control.io.memRead @[InstructionDecode.scala 164:18]
    io.ctl_memToReg <= control.io.memToReg @[InstructionDecode.scala 165:19]
    io.ctl_jump <= control.io.jump @[InstructionDecode.scala 166:15]
    node _T_13 = neq(io.id_instruction, UInt<5>("h013")) @[InstructionDecode.scala 167:44]
    node _T_14 = and(hdu.io.ctl_mux, _T_13) @[InstructionDecode.scala 167:23]
    when _T_14 : @[InstructionDecode.scala 167:57]
      io.ctl_memWrite <= control.io.memWrite @[InstructionDecode.scala 168:21]
      io.ctl_regWrite <= control.io.regWrite @[InstructionDecode.scala 169:21]
      skip @[InstructionDecode.scala 167:57]
    else : @[InstructionDecode.scala 170:15]
      io.ctl_memWrite <= UInt<1>("h00") @[InstructionDecode.scala 171:21]
      io.ctl_regWrite <= UInt<1>("h00") @[InstructionDecode.scala 172:21]
      skip @[InstructionDecode.scala 170:15]
    inst Vcontrol of controldec @[InstructionDecode.scala 175:24]
    Vcontrol.clock <= clock
    Vcontrol.reset <= reset
    Vcontrol.io.Instruction <= io.id_instruction @[InstructionDecode.scala 177:27]
    io.ctl_v_RegWrite <= Vcontrol.io.RegWrite @[InstructionDecode.scala 178:21]
    io.ctl_v_opBsel <= Vcontrol.io.opBsel @[InstructionDecode.scala 179:19]
    io.ctl_v_Ex_sel <= Vcontrol.io.Ex_sel @[InstructionDecode.scala 180:19]
    io.ctl_v_aluop <= Vcontrol.io.aluop @[InstructionDecode.scala 181:18]
    io.ctl_v_vset <= Vcontrol.io.vset @[InstructionDecode.scala 182:17]
    io.ctl_v_load <= Vcontrol.io.v_load @[InstructionDecode.scala 183:17]
    io.ctl_v_ins <= Vcontrol.io.v_ins @[InstructionDecode.scala 184:16]
    io.ctl_v_memRead <= Vcontrol.io.V_MemRead @[InstructionDecode.scala 185:20]
    io.ctl_v_memWrite <= Vcontrol.io.memWrite @[InstructionDecode.scala 186:21]
    io.ctl_v_reg_read <= Vcontrol.io.RegRead @[InstructionDecode.scala 187:21]
    inst registers of Registers @[InstructionDecode.scala 189:25]
    registers.clock <= clock
    registers.reset <= reset
    node registerRs1 = bits(io.id_instruction, 19, 15) @[InstructionDecode.scala 191:38]
    node registerRs2 = bits(io.id_instruction, 24, 20) @[InstructionDecode.scala 192:38]
    registers.io.readAddress[0] <= registerRs1 @[InstructionDecode.scala 193:31]
    registers.io.readAddress[1] <= registerRs2 @[InstructionDecode.scala 194:31]
    node _T_15 = eq(io.ctl_vset, UInt<1>("h01")) @[InstructionDecode.scala 195:20]
    when _T_15 : @[InstructionDecode.scala 195:28]
      registers.io.writeEnable <= io.ctl_vset @[InstructionDecode.scala 196:30]
      node _T_16 = asUInt(io.vl) @[InstructionDecode.scala 197:37]
      registers.io.writeData <= _T_16 @[InstructionDecode.scala 197:28]
      registers.io.writeAddress <= io.wb_addr @[InstructionDecode.scala 198:31]
      skip @[InstructionDecode.scala 195:28]
    else : @[InstructionDecode.scala 199:14]
      node _T_17 = mux(io.csr_Wb, io.csr_Wb_data, io.writeData) @[InstructionDecode.scala 200:34]
      registers.io.writeData <= _T_17 @[InstructionDecode.scala 200:28]
      node _T_18 = or(io.ctl_writeEnable, io.csr_Wb) @[InstructionDecode.scala 201:52]
      registers.io.writeEnable <= _T_18 @[InstructionDecode.scala 201:30]
      registers.io.writeAddress <= io.writeReg @[InstructionDecode.scala 202:31]
      skip @[InstructionDecode.scala 199:14]
    inst v_registers of vregfile @[InstructionDecode.scala 205:27]
    v_registers.clock <= clock
    v_registers.reset <= reset
    v_registers.io.vd_data <= io.write_data @[InstructionDecode.scala 207:26]
    node _T_19 = bits(io.id_instruction, 19, 15) @[InstructionDecode.scala 208:47]
    v_registers.io.vs1_addr <= _T_19 @[InstructionDecode.scala 208:27]
    node _T_20 = bits(io.id_instruction, 24, 20) @[InstructionDecode.scala 209:47]
    v_registers.io.vs2_addr <= _T_20 @[InstructionDecode.scala 209:27]
    v_registers.io.vd_addr <= io.wb_addr @[InstructionDecode.scala 210:26]
    v_registers.io.reg_write <= io.wb_RegWrite @[InstructionDecode.scala 211:28]
    v_registers.io.reg_read <= Vcontrol.io.RegRead @[InstructionDecode.scala 212:27]
    io.vs0_data <= v_registers.io.vs0_data @[InstructionDecode.scala 214:15]
    io.vs1_data <= v_registers.io.vs1_data @[InstructionDecode.scala 215:15]
    io.vs2_data <= v_registers.io.vs2_data @[InstructionDecode.scala 216:15]
    io.vs3_data <= v_registers.io.vs3_data @[InstructionDecode.scala 218:15]
    io.reg_write <= Vcontrol.io.RegWrite @[InstructionDecode.scala 219:16]
    node _T_21 = bits(io.id_instruction, 19, 15) @[InstructionDecode.scala 220:35]
    io.vs1_addr <= _T_21 @[InstructionDecode.scala 220:15]
    node _T_22 = bits(io.id_instruction, 24, 20) @[InstructionDecode.scala 221:35]
    io.vs2_addr <= _T_22 @[InstructionDecode.scala 221:15]
    node _T_23 = bits(io.id_instruction, 11, 7) @[InstructionDecode.scala 222:34]
    io.vd_addr <= _T_23 @[InstructionDecode.scala 222:14]
    v_registers.io.lmul_count <= io.id_lmul_count @[InstructionDecode.scala 223:29]
    v_registers.io.lmul_vs1in_vs2in <= io.id_lmul_vs1in_vs2in @[InstructionDecode.scala 224:35]
    io.id_wbvs3_data <= v_registers.io.vd_dataout @[InstructionDecode.scala 227:20]
    node _T_24 = eq(io.writeReg, registerRs1) @[InstructionDecode.scala 233:43]
    node _T_25 = and(io.ctl_writeEnable, _T_24) @[InstructionDecode.scala 233:27]
    when _T_25 : @[InstructionDecode.scala 233:60]
      node _T_26 = eq(registerRs1, UInt<1>("h00")) @[InstructionDecode.scala 234:22]
      when _T_26 : @[InstructionDecode.scala 234:30]
        io.readData1 <= UInt<1>("h00") @[InstructionDecode.scala 235:20]
        skip @[InstructionDecode.scala 234:30]
      else : @[InstructionDecode.scala 236:16]
        io.readData1 <= io.writeData @[InstructionDecode.scala 237:20]
        skip @[InstructionDecode.scala 236:16]
      skip @[InstructionDecode.scala 233:60]
    else : @[InstructionDecode.scala 239:14]
      io.readData1 <= registers.io.readData[0] @[InstructionDecode.scala 240:18]
      skip @[InstructionDecode.scala 239:14]
    node _T_27 = eq(io.writeReg, registerRs2) @[InstructionDecode.scala 242:43]
    node _T_28 = and(io.ctl_writeEnable, _T_27) @[InstructionDecode.scala 242:27]
    when _T_28 : @[InstructionDecode.scala 242:60]
      node _T_29 = eq(registerRs2, UInt<1>("h00")) @[InstructionDecode.scala 243:22]
      when _T_29 : @[InstructionDecode.scala 243:30]
        io.readData2 <= UInt<1>("h00") @[InstructionDecode.scala 244:20]
        skip @[InstructionDecode.scala 243:30]
      else : @[InstructionDecode.scala 245:16]
        io.readData2 <= io.writeData @[InstructionDecode.scala 246:20]
        skip @[InstructionDecode.scala 245:16]
      skip @[InstructionDecode.scala 242:60]
    else : @[InstructionDecode.scala 248:14]
      io.readData2 <= registers.io.readData[1] @[InstructionDecode.scala 249:18]
      skip @[InstructionDecode.scala 248:14]
    inst immediate of ImmediateGen @[InstructionDecode.scala 253:25]
    immediate.clock <= clock
    immediate.reset <= reset
    immediate.io.instruction <= io.id_instruction @[InstructionDecode.scala 254:28]
    io.immediate <= immediate.io.out @[InstructionDecode.scala 255:16]
    inst v_immediate of ImmdValGen1 @[InstructionDecode.scala 257:27]
    v_immediate.clock <= clock
    v_immediate.reset <= reset
    v_immediate.io.instruction <= io.id_instruction @[InstructionDecode.scala 259:30]
    io.v_addi_imm <= v_immediate.io.addi_imm @[InstructionDecode.scala 260:17]
    inst vec_csr of v_csr @[InstructionDecode.scala 263:23]
    vec_csr.clock <= clock
    vec_csr.reset <= reset
    vec_csr.io.vl <= io.vl @[InstructionDecode.scala 265:17]
    vec_csr.io.vtypei <= io.vtypei @[InstructionDecode.scala 266:21]
    vec_csr.io.vset <= io.ctl_vset @[InstructionDecode.scala 267:19]
    node _T_30 = bits(io.id_instruction, 30, 20) @[InstructionDecode.scala 269:34]
    node _T_31 = asSInt(_T_30) @[InstructionDecode.scala 269:43]
    io.v_z_imm <= _T_31 @[InstructionDecode.scala 269:14]
    io.vl_out <= vec_csr.io.vl_out @[InstructionDecode.scala 270:13]
    io.vtypei_out <= vec_csr.io.vtype_out @[InstructionDecode.scala 271:17]
    io.vstart_out <= vec_csr.io.vstart_out @[InstructionDecode.scala 272:17]
    wire input1 : UInt<32> @[InstructionDecode.scala 275:20]
    wire input2 : UInt<32> @[InstructionDecode.scala 276:20]
    node _T_32 = bits(io.ex_mem_ins, 11, 7) @[InstructionDecode.scala 278:37]
    node _T_33 = eq(registerRs1, _T_32) @[InstructionDecode.scala 278:20]
    when _T_33 : @[InstructionDecode.scala 278:46]
      input1 <= io.ex_mem_result @[InstructionDecode.scala 279:12]
      skip @[InstructionDecode.scala 278:46]
    else : @[InstructionDecode.scala 280:52]
      node _T_34 = bits(io.mem_wb_ins, 11, 7) @[InstructionDecode.scala 280:43]
      node _T_35 = eq(registerRs1, _T_34) @[InstructionDecode.scala 280:26]
      when _T_35 : @[InstructionDecode.scala 280:52]
        input1 <= io.mem_wb_result @[InstructionDecode.scala 281:14]
        skip @[InstructionDecode.scala 280:52]
      else : @[InstructionDecode.scala 283:16]
        input1 <= io.readData1 @[InstructionDecode.scala 284:14]
        skip @[InstructionDecode.scala 283:16]
    node _T_36 = bits(io.ex_mem_ins, 11, 7) @[InstructionDecode.scala 286:37]
    node _T_37 = eq(registerRs2, _T_36) @[InstructionDecode.scala 286:20]
    when _T_37 : @[InstructionDecode.scala 286:46]
      input2 <= io.ex_mem_result @[InstructionDecode.scala 287:12]
      skip @[InstructionDecode.scala 286:46]
    else : @[InstructionDecode.scala 288:52]
      node _T_38 = bits(io.mem_wb_ins, 11, 7) @[InstructionDecode.scala 288:43]
      node _T_39 = eq(registerRs2, _T_38) @[InstructionDecode.scala 288:26]
      when _T_39 : @[InstructionDecode.scala 288:52]
        input2 <= io.mem_wb_result @[InstructionDecode.scala 289:14]
        skip @[InstructionDecode.scala 288:52]
      else : @[InstructionDecode.scala 291:16]
        input2 <= io.readData2 @[InstructionDecode.scala 292:14]
        skip @[InstructionDecode.scala 291:16]
    inst bu of BranchUnit @[InstructionDecode.scala 296:18]
    bu.clock <= clock
    bu.reset <= reset
    bu.io.branch <= io.ctl_branch @[InstructionDecode.scala 297:16]
    node _T_40 = bits(io.id_instruction, 14, 12) @[InstructionDecode.scala 298:36]
    bu.io.funct3 <= _T_40 @[InstructionDecode.scala 298:16]
    bu.io.rd1 <= input1 @[InstructionDecode.scala 299:13]
    bu.io.rd2 <= input2 @[InstructionDecode.scala 300:13]
    bu.io.take_branch <= hdu.io.take_branch @[InstructionDecode.scala 301:21]
    hdu.io.taken <= bu.io.taken @[InstructionDecode.scala 302:16]
    wire j_offset : UInt<32> @[InstructionDecode.scala 305:22]
    node _T_41 = bits(io.ex_ins, 11, 7) @[InstructionDecode.scala 306:35]
    node _T_42 = eq(registerRs1, _T_41) @[InstructionDecode.scala 306:22]
    when _T_42 : @[InstructionDecode.scala 306:43]
      j_offset <= io.ex_result @[InstructionDecode.scala 307:16]
      skip @[InstructionDecode.scala 306:43]
    else : @[InstructionDecode.scala 308:54]
      node _T_43 = bits(io.ex_mem_ins, 11, 7) @[InstructionDecode.scala 308:45]
      node _T_44 = eq(registerRs1, _T_43) @[InstructionDecode.scala 308:28]
      when _T_44 : @[InstructionDecode.scala 308:54]
        j_offset <= io.ex_mem_result @[InstructionDecode.scala 309:14]
        skip @[InstructionDecode.scala 308:54]
      else : @[InstructionDecode.scala 310:52]
        node _T_45 = bits(io.mem_wb_ins, 11, 7) @[InstructionDecode.scala 310:43]
        node _T_46 = eq(registerRs1, _T_45) @[InstructionDecode.scala 310:26]
        when _T_46 : @[InstructionDecode.scala 310:52]
          j_offset <= io.mem_wb_result @[InstructionDecode.scala 311:14]
          skip @[InstructionDecode.scala 310:52]
        else : @[InstructionDecode.scala 312:47]
          node _T_47 = bits(io.ex_ins, 11, 7) @[InstructionDecode.scala 312:39]
          node _T_48 = eq(registerRs1, _T_47) @[InstructionDecode.scala 312:26]
          when _T_48 : @[InstructionDecode.scala 312:47]
            j_offset <= io.ex_result @[InstructionDecode.scala 313:14]
            skip @[InstructionDecode.scala 312:47]
          else : @[InstructionDecode.scala 314:15]
            j_offset <= io.readData1 @[InstructionDecode.scala 315:16]
            skip @[InstructionDecode.scala 314:15]
    node _T_49 = eq(io.ctl_jump, UInt<1>("h01")) @[InstructionDecode.scala 319:20]
    when _T_49 : @[InstructionDecode.scala 319:29]
      node _T_50 = add(io.pcAddress, io.immediate) @[InstructionDecode.scala 320:37]
      node _T_51 = tail(_T_50, 1) @[InstructionDecode.scala 320:37]
      io.pcPlusOffset <= _T_51 @[InstructionDecode.scala 320:21]
      skip @[InstructionDecode.scala 319:29]
    else : @[InstructionDecode.scala 321:35]
      node _T_52 = eq(io.ctl_jump, UInt<2>("h02")) @[InstructionDecode.scala 321:26]
      when _T_52 : @[InstructionDecode.scala 321:35]
        node _T_53 = add(j_offset, io.immediate) @[InstructionDecode.scala 322:35]
        node _T_54 = tail(_T_53, 1) @[InstructionDecode.scala 322:35]
        io.pcPlusOffset <= _T_54 @[InstructionDecode.scala 322:23]
        skip @[InstructionDecode.scala 321:35]
      else : @[InstructionDecode.scala 324:16]
        node _T_55 = add(io.pcAddress, immediate.io.out) @[InstructionDecode.scala 325:39]
        node _T_56 = tail(_T_55, 1) @[InstructionDecode.scala 325:39]
        io.pcPlusOffset <= _T_56 @[InstructionDecode.scala 325:23]
        skip @[InstructionDecode.scala 324:16]
    node _T_57 = neq(io.ctl_jump, UInt<1>("h00")) @[InstructionDecode.scala 328:35]
    node _T_58 = or(bu.io.taken, _T_57) @[InstructionDecode.scala 328:20]
    when _T_58 : @[InstructionDecode.scala 328:44]
      io.pcSrc <= UInt<1>("h01") @[InstructionDecode.scala 329:14]
      skip @[InstructionDecode.scala 328:44]
    else : @[InstructionDecode.scala 330:15]
      io.pcSrc <= UInt<1>("h00") @[InstructionDecode.scala 331:14]
      skip @[InstructionDecode.scala 330:15]
    io.ifid_flush <= hdu.io.ifid_flush @[InstructionDecode.scala 335:17]
    node _T_59 = bits(io.id_instruction, 11, 7) @[InstructionDecode.scala 337:42]
    io.writeRegAddress <= _T_59 @[InstructionDecode.scala 337:22]
    node _T_60 = bits(io.id_instruction, 14, 12) @[InstructionDecode.scala 338:32]
    io.func3 <= _T_60 @[InstructionDecode.scala 338:12]
    node _T_61 = bits(io.id_instruction, 31, 26) @[InstructionDecode.scala 339:32]
    io.func6 <= _T_61 @[InstructionDecode.scala 339:12]
    node _T_62 = bits(io.id_instruction, 6, 0) @[InstructionDecode.scala 340:26]
    node _T_63 = eq(_T_62, UInt<6>("h033")) @[InstructionDecode.scala 340:32]
    node _T_64 = bits(io.id_instruction, 6, 0) @[InstructionDecode.scala 340:71]
    node _T_65 = eq(_T_64, UInt<5>("h013")) @[InstructionDecode.scala 340:77]
    node _T_66 = eq(io.func3, UInt<3>("h05")) @[InstructionDecode.scala 340:107]
    node _T_67 = and(_T_65, _T_66) @[InstructionDecode.scala 340:95]
    node _T_68 = or(_T_63, _T_67) @[InstructionDecode.scala 340:50]
    when _T_68 : @[InstructionDecode.scala 340:117]
      node _T_69 = bits(io.id_instruction, 31, 25) @[InstructionDecode.scala 341:34]
      io.func7 <= _T_69 @[InstructionDecode.scala 341:14]
      skip @[InstructionDecode.scala 340:117]
    else : @[InstructionDecode.scala 342:14]
      io.func7 <= UInt<1>("h00") @[InstructionDecode.scala 343:14]
      skip @[InstructionDecode.scala 342:14]
    node _T_70 = eq(io.func7, UInt<1>("h01")) @[InstructionDecode.scala 346:24]
    node _T_71 = eq(io.func3, UInt<3>("h04")) @[InstructionDecode.scala 346:45]
    node _T_72 = eq(io.func3, UInt<3>("h05")) @[InstructionDecode.scala 346:65]
    node _T_73 = or(_T_71, _T_72) @[InstructionDecode.scala 346:53]
    node _T_74 = eq(io.func3, UInt<3>("h06")) @[InstructionDecode.scala 346:85]
    node _T_75 = or(_T_73, _T_74) @[InstructionDecode.scala 346:73]
    node _T_76 = eq(io.func3, UInt<3>("h07")) @[InstructionDecode.scala 346:105]
    node _T_77 = or(_T_75, _T_76) @[InstructionDecode.scala 346:93]
    node _T_78 = and(_T_70, _T_77) @[InstructionDecode.scala 346:32]
    io.stall <= _T_78 @[InstructionDecode.scala 346:12]
    node _T_79 = mux(io.ex_mem_mem_read, io.dmem_data, io.ex_mem_result) @[InstructionDecode.scala 350:15]
    node _T_80 = eq(UInt<1>("h01"), csrController.io.forwardRS1) @[Mux.scala 80:60]
    node _T_81 = mux(_T_80, io.ex_result, registers.io.readData[1]) @[Mux.scala 80:57]
    node _T_82 = eq(UInt<2>("h02"), csrController.io.forwardRS1) @[Mux.scala 80:60]
    node _T_83 = mux(_T_82, _T_79, _T_81) @[Mux.scala 80:57]
    node _T_84 = eq(UInt<2>("h03"), csrController.io.forwardRS1) @[Mux.scala 80:60]
    node _T_85 = mux(_T_84, io.writeData, _T_83) @[Mux.scala 80:57]
    node _T_86 = eq(UInt<3>("h04"), csrController.io.forwardRS1) @[Mux.scala 80:60]
    node _T_87 = mux(_T_86, io.csr_Ex_data, _T_85) @[Mux.scala 80:57]
    node _T_88 = eq(UInt<3>("h05"), csrController.io.forwardRS1) @[Mux.scala 80:60]
    node _T_89 = mux(_T_88, io.csr_Mem_data, _T_87) @[Mux.scala 80:57]
    node _T_90 = eq(UInt<3>("h06"), csrController.io.forwardRS1) @[Mux.scala 80:60]
    node _T_91 = mux(_T_90, io.csr_Wb_data, _T_89) @[Mux.scala 80:57]
    csr.io.i_data <= _T_91 @[InstructionDecode.scala 357:17]
    io.rs_addr[0] <= registerRs1 @[InstructionDecode.scala 365:35]
    io.rs_addr[1] <= registerRs2 @[InstructionDecode.scala 365:35]
    
  module ALU : 
    input clock : Clock
    input reset : Reset
    output io : {flip input1 : UInt<32>, flip input2 : UInt<32>, flip aluCtl : UInt<4>, zero : UInt<1>, result : UInt<32>}
    
    node _T = eq(io.aluCtl, UInt<1>("h00")) @[ALU.scala 17:18]
    node _T_1 = and(io.input1, io.input2) @[ALU.scala 17:41]
    node _T_2 = eq(io.aluCtl, UInt<1>("h01")) @[ALU.scala 18:18]
    node _T_3 = or(io.input1, io.input2) @[ALU.scala 18:41]
    node _T_4 = eq(io.aluCtl, UInt<2>("h02")) @[ALU.scala 19:18]
    node _T_5 = add(io.input1, io.input2) @[ALU.scala 19:41]
    node _T_6 = tail(_T_5, 1) @[ALU.scala 19:41]
    node _T_7 = eq(io.aluCtl, UInt<2>("h03")) @[ALU.scala 20:18]
    node _T_8 = sub(io.input1, io.input2) @[ALU.scala 20:41]
    node _T_9 = tail(_T_8, 1) @[ALU.scala 20:41]
    node _T_10 = eq(io.aluCtl, UInt<3>("h04")) @[ALU.scala 21:18]
    node _T_11 = asSInt(io.input1) @[ALU.scala 21:41]
    node _T_12 = asSInt(io.input2) @[ALU.scala 21:60]
    node _T_13 = lt(_T_11, _T_12) @[ALU.scala 21:48]
    node _T_14 = eq(io.aluCtl, UInt<3>("h05")) @[ALU.scala 22:18]
    node _T_15 = lt(io.input1, io.input2) @[ALU.scala 22:41]
    node _T_16 = eq(io.aluCtl, UInt<3>("h06")) @[ALU.scala 23:18]
    node _T_17 = bits(io.input2, 4, 0) @[ALU.scala 23:53]
    node _T_18 = dshl(io.input1, _T_17) @[ALU.scala 23:41]
    node _T_19 = eq(io.aluCtl, UInt<3>("h07")) @[ALU.scala 24:18]
    node _T_20 = bits(io.input2, 4, 0) @[ALU.scala 24:53]
    node _T_21 = dshr(io.input1, _T_20) @[ALU.scala 24:41]
    node _T_22 = eq(io.aluCtl, UInt<4>("h08")) @[ALU.scala 25:18]
    node _T_23 = asSInt(io.input1) @[ALU.scala 25:41]
    node _T_24 = bits(io.input2, 4, 0) @[ALU.scala 25:60]
    node _T_25 = dshr(_T_23, _T_24) @[ALU.scala 25:48]
    node _T_26 = asUInt(_T_25) @[ALU.scala 25:68]
    node _T_27 = eq(io.aluCtl, UInt<4>("h09")) @[ALU.scala 26:18]
    node _T_28 = xor(io.input1, io.input2) @[ALU.scala 26:41]
    node _T_29 = mux(_T_27, _T_28, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_30 = mux(_T_22, _T_26, _T_29) @[Mux.scala 98:16]
    node _T_31 = mux(_T_19, _T_21, _T_30) @[Mux.scala 98:16]
    node _T_32 = mux(_T_16, _T_18, _T_31) @[Mux.scala 98:16]
    node _T_33 = mux(_T_14, _T_15, _T_32) @[Mux.scala 98:16]
    node _T_34 = mux(_T_10, _T_13, _T_33) @[Mux.scala 98:16]
    node _T_35 = mux(_T_7, _T_9, _T_34) @[Mux.scala 98:16]
    node _T_36 = mux(_T_4, _T_6, _T_35) @[Mux.scala 98:16]
    node _T_37 = mux(_T_2, _T_3, _T_36) @[Mux.scala 98:16]
    node _T_38 = mux(_T, _T_1, _T_37) @[Mux.scala 98:16]
    io.result <= _T_38 @[ALU.scala 14:13]
    io.zero is invalid @[ALU.scala 29:11]
    
  module AluControl : 
    input clock : Clock
    input reset : Reset
    output io : {flip aluOp : UInt<2>, flip f7 : UInt<1>, flip f3 : UInt<3>, flip aluSrc : UInt<1>, out : UInt<4>}
    
    io.out <= UInt<4>("h0f") @[AluControl.scala 31:10]
    node _T = eq(io.aluOp, UInt<1>("h00")) @[AluControl.scala 33:17]
    when _T : @[AluControl.scala 33:26]
      io.out <= UInt<2>("h02") @[AluControl.scala 34:12]
      skip @[AluControl.scala 33:26]
    else : @[AluControl.scala 35:15]
      node _T_1 = eq(UInt<1>("h00"), io.f3) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 40:58]
        node _T_2 = eq(io.aluSrc, UInt<1>("h00")) @[AluControl.scala 38:14]
        node _T_3 = eq(io.f7, UInt<1>("h00")) @[AluControl.scala 38:34]
        node _T_4 = or(_T_2, _T_3) @[AluControl.scala 38:25]
        when _T_4 : @[AluControl.scala 38:43]
          io.out <= UInt<2>("h02") @[AluControl.scala 39:18]
          skip @[AluControl.scala 38:43]
        else : @[AluControl.scala 41:22]
          io.out <= UInt<2>("h03") @[AluControl.scala 42:20]
          skip @[AluControl.scala 41:22]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_5 = eq(UInt<1>("h01"), io.f3) @[Conditional.scala 37:30]
        when _T_5 : @[Conditional.scala 39:67]
          io.out <= UInt<3>("h06") @[AluControl.scala 46:16]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_6 = eq(UInt<2>("h02"), io.f3) @[Conditional.scala 37:30]
          when _T_6 : @[Conditional.scala 39:67]
            io.out <= UInt<3>("h04") @[AluControl.scala 49:16]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_7 = eq(UInt<2>("h03"), io.f3) @[Conditional.scala 37:30]
            when _T_7 : @[Conditional.scala 39:67]
              io.out <= UInt<3>("h05") @[AluControl.scala 52:16]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_8 = eq(UInt<3>("h05"), io.f3) @[Conditional.scala 37:30]
              when _T_8 : @[Conditional.scala 39:67]
                node _T_9 = eq(io.f7, UInt<1>("h00")) @[AluControl.scala 55:20]
                when _T_9 : @[AluControl.scala 55:29]
                  io.out <= UInt<3>("h07") @[AluControl.scala 56:18]
                  skip @[AluControl.scala 55:29]
                else : @[AluControl.scala 57:21]
                  io.out <= UInt<4>("h08") @[AluControl.scala 58:18]
                  skip @[AluControl.scala 57:21]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_10 = eq(UInt<3>("h07"), io.f3) @[Conditional.scala 37:30]
                when _T_10 : @[Conditional.scala 39:67]
                  io.out <= UInt<1>("h00") @[AluControl.scala 62:16]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_11 = eq(UInt<3>("h06"), io.f3) @[Conditional.scala 37:30]
                  when _T_11 : @[Conditional.scala 39:67]
                    io.out <= UInt<1>("h01") @[AluControl.scala 65:16]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_12 = eq(UInt<3>("h04"), io.f3) @[Conditional.scala 37:30]
                    when _T_12 : @[Conditional.scala 39:67]
                      io.out <= UInt<4>("h09") @[AluControl.scala 68:16]
                      skip @[Conditional.scala 39:67]
      skip @[AluControl.scala 35:15]
    
  module ForwardingUnit : 
    input clock : Clock
    input reset : Reset
    output io : {flip ex_reg_rd : UInt<5>, flip mem_reg_rd : UInt<5>, flip reg_rs1 : UInt<5>, flip reg_rs2 : UInt<5>, flip ex_regWrite : UInt<1>, flip mem_regWrite : UInt<1>, flip ex_reg_vd : UInt<5>, flip mem_reg_vd : UInt<5>, flip reg_vs1 : UInt<5>, flip reg_vs2 : UInt<5>, flip reg_vs3 : UInt<5>, flip ex_reg_write : UInt<1>, flip mem_reg_write : UInt<1>, forwardA : UInt<2>, forwardB : UInt<2>, forwardC : UInt<2>}
    
    io.forwardA is invalid @[ForwardingUnit.scala 29:15]
    io.forwardB is invalid @[ForwardingUnit.scala 30:15]
    io.forwardC is invalid @[ForwardingUnit.scala 31:15]
    node _T = eq(io.reg_rs1, io.ex_reg_rd) @[ForwardingUnit.scala 34:19]
    node _T_1 = neq(io.ex_reg_rd, UInt<1>("h00")) @[ForwardingUnit.scala 34:52]
    node _T_2 = and(_T, _T_1) @[ForwardingUnit.scala 34:36]
    node _T_3 = and(_T_2, io.ex_regWrite) @[ForwardingUnit.scala 34:60]
    when _T_3 : @[ForwardingUnit.scala 34:78]
      io.forwardA <= UInt<1>("h01") @[ForwardingUnit.scala 35:17]
      skip @[ForwardingUnit.scala 34:78]
    else : @[ForwardingUnit.scala 36:85]
      node _T_4 = eq(io.reg_vs1, io.ex_reg_vd) @[ForwardingUnit.scala 36:25]
      node _T_5 = neq(io.ex_reg_vd, UInt<1>("h00")) @[ForwardingUnit.scala 36:58]
      node _T_6 = and(_T_4, _T_5) @[ForwardingUnit.scala 36:42]
      node _T_7 = and(_T_6, io.ex_reg_write) @[ForwardingUnit.scala 36:66]
      when _T_7 : @[ForwardingUnit.scala 36:85]
        io.forwardA <= UInt<1>("h01") @[ForwardingUnit.scala 37:17]
        skip @[ForwardingUnit.scala 36:85]
      else : @[ForwardingUnit.scala 38:87]
        node _T_8 = eq(io.reg_rs1, io.mem_reg_rd) @[ForwardingUnit.scala 38:25]
        node _T_9 = neq(io.mem_reg_rd, UInt<1>("h00")) @[ForwardingUnit.scala 38:60]
        node _T_10 = and(_T_8, _T_9) @[ForwardingUnit.scala 38:43]
        node _T_11 = and(_T_10, io.mem_regWrite) @[ForwardingUnit.scala 38:68]
        when _T_11 : @[ForwardingUnit.scala 38:87]
          io.forwardA <= UInt<2>("h02") @[ForwardingUnit.scala 39:17]
          skip @[ForwardingUnit.scala 38:87]
        else : @[ForwardingUnit.scala 40:88]
          node _T_12 = eq(io.reg_vs1, io.mem_reg_vd) @[ForwardingUnit.scala 40:25]
          node _T_13 = neq(io.mem_reg_vd, UInt<1>("h00")) @[ForwardingUnit.scala 40:60]
          node _T_14 = and(_T_12, _T_13) @[ForwardingUnit.scala 40:43]
          node _T_15 = and(_T_14, io.mem_reg_write) @[ForwardingUnit.scala 40:68]
          when _T_15 : @[ForwardingUnit.scala 40:88]
            io.forwardA <= UInt<2>("h02") @[ForwardingUnit.scala 41:17]
            skip @[ForwardingUnit.scala 40:88]
          else : @[ForwardingUnit.scala 42:14]
            io.forwardA <= UInt<1>("h00") @[ForwardingUnit.scala 43:17]
            skip @[ForwardingUnit.scala 42:14]
    node _T_16 = eq(io.reg_rs2, io.ex_reg_rd) @[ForwardingUnit.scala 46:19]
    node _T_17 = neq(io.ex_reg_rd, UInt<1>("h00")) @[ForwardingUnit.scala 46:52]
    node _T_18 = and(_T_16, _T_17) @[ForwardingUnit.scala 46:36]
    node _T_19 = and(_T_18, io.ex_regWrite) @[ForwardingUnit.scala 46:60]
    when _T_19 : @[ForwardingUnit.scala 46:78]
      io.forwardB <= UInt<1>("h01") @[ForwardingUnit.scala 47:17]
      skip @[ForwardingUnit.scala 46:78]
    else : @[ForwardingUnit.scala 48:85]
      node _T_20 = eq(io.reg_vs2, io.ex_reg_vd) @[ForwardingUnit.scala 48:25]
      node _T_21 = neq(io.ex_reg_vd, UInt<1>("h00")) @[ForwardingUnit.scala 48:58]
      node _T_22 = and(_T_20, _T_21) @[ForwardingUnit.scala 48:42]
      node _T_23 = and(_T_22, io.ex_reg_write) @[ForwardingUnit.scala 48:66]
      when _T_23 : @[ForwardingUnit.scala 48:85]
        io.forwardB <= UInt<1>("h01") @[ForwardingUnit.scala 49:17]
        skip @[ForwardingUnit.scala 48:85]
      else : @[ForwardingUnit.scala 50:87]
        node _T_24 = eq(io.reg_rs2, io.mem_reg_rd) @[ForwardingUnit.scala 50:25]
        node _T_25 = neq(io.mem_reg_rd, UInt<1>("h00")) @[ForwardingUnit.scala 50:60]
        node _T_26 = and(_T_24, _T_25) @[ForwardingUnit.scala 50:43]
        node _T_27 = and(_T_26, io.mem_regWrite) @[ForwardingUnit.scala 50:68]
        when _T_27 : @[ForwardingUnit.scala 50:87]
          io.forwardB <= UInt<2>("h02") @[ForwardingUnit.scala 51:17]
          skip @[ForwardingUnit.scala 50:87]
        else : @[ForwardingUnit.scala 52:88]
          node _T_28 = eq(io.reg_vs2, io.mem_reg_vd) @[ForwardingUnit.scala 52:25]
          node _T_29 = neq(io.mem_reg_vd, UInt<1>("h00")) @[ForwardingUnit.scala 52:60]
          node _T_30 = and(_T_28, _T_29) @[ForwardingUnit.scala 52:43]
          node _T_31 = and(_T_30, io.mem_reg_write) @[ForwardingUnit.scala 52:68]
          when _T_31 : @[ForwardingUnit.scala 52:88]
            io.forwardB <= UInt<2>("h02") @[ForwardingUnit.scala 53:17]
            skip @[ForwardingUnit.scala 52:88]
          else : @[ForwardingUnit.scala 54:14]
            io.forwardB <= UInt<1>("h00") @[ForwardingUnit.scala 55:17]
            skip @[ForwardingUnit.scala 54:14]
    node _T_32 = eq(io.reg_vs3, io.ex_reg_vd) @[ForwardingUnit.scala 58:19]
    node _T_33 = neq(io.ex_reg_vd, UInt<1>("h00")) @[ForwardingUnit.scala 58:52]
    node _T_34 = and(_T_32, _T_33) @[ForwardingUnit.scala 58:36]
    node _T_35 = and(_T_34, io.ex_reg_write) @[ForwardingUnit.scala 58:60]
    when _T_35 : @[ForwardingUnit.scala 58:79]
      io.forwardC <= UInt<1>("h01") @[ForwardingUnit.scala 59:17]
      skip @[ForwardingUnit.scala 58:79]
    else : @[ForwardingUnit.scala 60:88]
      node _T_36 = eq(io.reg_vs3, io.mem_reg_vd) @[ForwardingUnit.scala 60:25]
      node _T_37 = neq(io.mem_reg_vd, UInt<1>("h00")) @[ForwardingUnit.scala 60:60]
      node _T_38 = and(_T_36, _T_37) @[ForwardingUnit.scala 60:43]
      node _T_39 = and(_T_38, io.mem_reg_write) @[ForwardingUnit.scala 60:68]
      when _T_39 : @[ForwardingUnit.scala 60:88]
        io.forwardC <= UInt<2>("h02") @[ForwardingUnit.scala 61:17]
        skip @[ForwardingUnit.scala 60:88]
      else : @[ForwardingUnit.scala 63:14]
        io.forwardC <= UInt<1>("h00") @[ForwardingUnit.scala 64:17]
        skip @[ForwardingUnit.scala 63:14]
    
  module Alu_Control : 
    input clock : Clock
    input reset : Reset
    output io : {flip func3 : UInt<3>, flip aluOp : UInt<3>, flip func6 : UInt<6>, aluc : UInt<9>}
    
    node _T = eq(io.aluOp, UInt<1>("h00")) @[Valucontrol.scala 14:20]
    when _T : @[Valucontrol.scala 14:29]
      node _T_1 = cat(UInt<1>("h00"), io.func3) @[Cat.scala 30:58]
      io.aluc <= _T_1 @[Valucontrol.scala 15:17]
      skip @[Valucontrol.scala 14:29]
    else : @[Valucontrol.scala 17:35]
      node _T_2 = eq(io.aluOp, UInt<1>("h01")) @[Valucontrol.scala 17:26]
      when _T_2 : @[Valucontrol.scala 17:35]
        node _T_3 = cat(io.func6, io.func3) @[Cat.scala 30:58]
        io.aluc <= _T_3 @[Valucontrol.scala 18:17]
        skip @[Valucontrol.scala 17:35]
      else : @[Valucontrol.scala 19:35]
        node _T_4 = eq(io.aluOp, UInt<2>("h02")) @[Valucontrol.scala 19:26]
        when _T_4 : @[Valucontrol.scala 19:35]
          node _T_5 = cat(io.func6, io.func3) @[Cat.scala 30:58]
          io.aluc <= _T_5 @[Valucontrol.scala 20:17]
          skip @[Valucontrol.scala 19:35]
        else : @[Valucontrol.scala 21:35]
          node _T_6 = eq(io.aluOp, UInt<2>("h03")) @[Valucontrol.scala 21:26]
          when _T_6 : @[Valucontrol.scala 21:35]
            node _T_7 = cat(io.func6, io.func3) @[Cat.scala 30:58]
            io.aluc <= _T_7 @[Valucontrol.scala 22:17]
            skip @[Valucontrol.scala 21:35]
          else : @[Valucontrol.scala 23:17]
            io.aluc <= UInt<1>("h00") @[Valucontrol.scala 24:17]
            skip @[Valucontrol.scala 23:17]
    
  module ALU_ : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_A : SInt<32>, flip in_B : SInt<32>, flip vs1 : SInt<128>, flip vs2 : SInt<128>, flip vs0 : SInt<128>, flip vd : SInt<128>, flip vl : UInt<32>, flip vstart : UInt<32>, flip vma : UInt<1>, flip vta : UInt<1>, flip vm : UInt<1>, flip vd_addr : UInt<5>, flip aluc : UInt<9>, flip sew : UInt<3>, flip v_ins : UInt<1>, v_output : SInt<128>, vs3 : SInt<128>}
    
    node _T = bits(io.vs1, 7, 0) @[Valu.scala 70:51]
    node _T_1 = asSInt(_T) @[Valu.scala 70:64]
    node _T_2 = bits(io.vs1, 15, 8) @[Valu.scala 70:51]
    node _T_3 = asSInt(_T_2) @[Valu.scala 70:64]
    node _T_4 = bits(io.vs1, 23, 16) @[Valu.scala 70:51]
    node _T_5 = asSInt(_T_4) @[Valu.scala 70:64]
    node _T_6 = bits(io.vs1, 31, 24) @[Valu.scala 70:51]
    node _T_7 = asSInt(_T_6) @[Valu.scala 70:64]
    node _T_8 = bits(io.vs1, 39, 32) @[Valu.scala 70:51]
    node _T_9 = asSInt(_T_8) @[Valu.scala 70:64]
    node _T_10 = bits(io.vs1, 47, 40) @[Valu.scala 70:51]
    node _T_11 = asSInt(_T_10) @[Valu.scala 70:64]
    node _T_12 = bits(io.vs1, 55, 48) @[Valu.scala 70:51]
    node _T_13 = asSInt(_T_12) @[Valu.scala 70:64]
    node _T_14 = bits(io.vs1, 63, 56) @[Valu.scala 70:51]
    node _T_15 = asSInt(_T_14) @[Valu.scala 70:64]
    node _T_16 = bits(io.vs1, 71, 64) @[Valu.scala 70:51]
    node _T_17 = asSInt(_T_16) @[Valu.scala 70:64]
    node _T_18 = bits(io.vs1, 79, 72) @[Valu.scala 70:51]
    node _T_19 = asSInt(_T_18) @[Valu.scala 70:64]
    node _T_20 = bits(io.vs1, 87, 80) @[Valu.scala 70:51]
    node _T_21 = asSInt(_T_20) @[Valu.scala 70:64]
    node _T_22 = bits(io.vs1, 95, 88) @[Valu.scala 70:51]
    node _T_23 = asSInt(_T_22) @[Valu.scala 70:64]
    node _T_24 = bits(io.vs1, 103, 96) @[Valu.scala 70:51]
    node _T_25 = asSInt(_T_24) @[Valu.scala 70:64]
    node _T_26 = bits(io.vs1, 111, 104) @[Valu.scala 70:51]
    node _T_27 = asSInt(_T_26) @[Valu.scala 70:64]
    node _T_28 = bits(io.vs1, 119, 112) @[Valu.scala 70:51]
    node _T_29 = asSInt(_T_28) @[Valu.scala 70:64]
    node _T_30 = bits(io.vs1, 127, 120) @[Valu.scala 70:51]
    node _T_31 = asSInt(_T_30) @[Valu.scala 70:64]
    wire sew_8_a : SInt<8>[16] @[Valu.scala 70:22]
    sew_8_a[0] <= _T_1 @[Valu.scala 70:22]
    sew_8_a[1] <= _T_3 @[Valu.scala 70:22]
    sew_8_a[2] <= _T_5 @[Valu.scala 70:22]
    sew_8_a[3] <= _T_7 @[Valu.scala 70:22]
    sew_8_a[4] <= _T_9 @[Valu.scala 70:22]
    sew_8_a[5] <= _T_11 @[Valu.scala 70:22]
    sew_8_a[6] <= _T_13 @[Valu.scala 70:22]
    sew_8_a[7] <= _T_15 @[Valu.scala 70:22]
    sew_8_a[8] <= _T_17 @[Valu.scala 70:22]
    sew_8_a[9] <= _T_19 @[Valu.scala 70:22]
    sew_8_a[10] <= _T_21 @[Valu.scala 70:22]
    sew_8_a[11] <= _T_23 @[Valu.scala 70:22]
    sew_8_a[12] <= _T_25 @[Valu.scala 70:22]
    sew_8_a[13] <= _T_27 @[Valu.scala 70:22]
    sew_8_a[14] <= _T_29 @[Valu.scala 70:22]
    sew_8_a[15] <= _T_31 @[Valu.scala 70:22]
    node _T_32 = bits(io.vs2, 7, 0) @[Valu.scala 71:51]
    node _T_33 = asSInt(_T_32) @[Valu.scala 71:64]
    node _T_34 = bits(io.vs2, 15, 8) @[Valu.scala 71:51]
    node _T_35 = asSInt(_T_34) @[Valu.scala 71:64]
    node _T_36 = bits(io.vs2, 23, 16) @[Valu.scala 71:51]
    node _T_37 = asSInt(_T_36) @[Valu.scala 71:64]
    node _T_38 = bits(io.vs2, 31, 24) @[Valu.scala 71:51]
    node _T_39 = asSInt(_T_38) @[Valu.scala 71:64]
    node _T_40 = bits(io.vs2, 39, 32) @[Valu.scala 71:51]
    node _T_41 = asSInt(_T_40) @[Valu.scala 71:64]
    node _T_42 = bits(io.vs2, 47, 40) @[Valu.scala 71:51]
    node _T_43 = asSInt(_T_42) @[Valu.scala 71:64]
    node _T_44 = bits(io.vs2, 55, 48) @[Valu.scala 71:51]
    node _T_45 = asSInt(_T_44) @[Valu.scala 71:64]
    node _T_46 = bits(io.vs2, 63, 56) @[Valu.scala 71:51]
    node _T_47 = asSInt(_T_46) @[Valu.scala 71:64]
    node _T_48 = bits(io.vs2, 71, 64) @[Valu.scala 71:51]
    node _T_49 = asSInt(_T_48) @[Valu.scala 71:64]
    node _T_50 = bits(io.vs2, 79, 72) @[Valu.scala 71:51]
    node _T_51 = asSInt(_T_50) @[Valu.scala 71:64]
    node _T_52 = bits(io.vs2, 87, 80) @[Valu.scala 71:51]
    node _T_53 = asSInt(_T_52) @[Valu.scala 71:64]
    node _T_54 = bits(io.vs2, 95, 88) @[Valu.scala 71:51]
    node _T_55 = asSInt(_T_54) @[Valu.scala 71:64]
    node _T_56 = bits(io.vs2, 103, 96) @[Valu.scala 71:51]
    node _T_57 = asSInt(_T_56) @[Valu.scala 71:64]
    node _T_58 = bits(io.vs2, 111, 104) @[Valu.scala 71:51]
    node _T_59 = asSInt(_T_58) @[Valu.scala 71:64]
    node _T_60 = bits(io.vs2, 119, 112) @[Valu.scala 71:51]
    node _T_61 = asSInt(_T_60) @[Valu.scala 71:64]
    node _T_62 = bits(io.vs2, 127, 120) @[Valu.scala 71:51]
    node _T_63 = asSInt(_T_62) @[Valu.scala 71:64]
    wire sew_8_b : SInt<8>[16] @[Valu.scala 71:22]
    sew_8_b[0] <= _T_33 @[Valu.scala 71:22]
    sew_8_b[1] <= _T_35 @[Valu.scala 71:22]
    sew_8_b[2] <= _T_37 @[Valu.scala 71:22]
    sew_8_b[3] <= _T_39 @[Valu.scala 71:22]
    sew_8_b[4] <= _T_41 @[Valu.scala 71:22]
    sew_8_b[5] <= _T_43 @[Valu.scala 71:22]
    sew_8_b[6] <= _T_45 @[Valu.scala 71:22]
    sew_8_b[7] <= _T_47 @[Valu.scala 71:22]
    sew_8_b[8] <= _T_49 @[Valu.scala 71:22]
    sew_8_b[9] <= _T_51 @[Valu.scala 71:22]
    sew_8_b[10] <= _T_53 @[Valu.scala 71:22]
    sew_8_b[11] <= _T_55 @[Valu.scala 71:22]
    sew_8_b[12] <= _T_57 @[Valu.scala 71:22]
    sew_8_b[13] <= _T_59 @[Valu.scala 71:22]
    sew_8_b[14] <= _T_61 @[Valu.scala 71:22]
    sew_8_b[15] <= _T_63 @[Valu.scala 71:22]
    node _T_64 = bits(io.vs1, 15, 0) @[Valu.scala 72:51]
    node _T_65 = asSInt(_T_64) @[Valu.scala 72:67]
    node _T_66 = bits(io.vs1, 31, 16) @[Valu.scala 72:51]
    node _T_67 = asSInt(_T_66) @[Valu.scala 72:67]
    node _T_68 = bits(io.vs1, 47, 32) @[Valu.scala 72:51]
    node _T_69 = asSInt(_T_68) @[Valu.scala 72:67]
    node _T_70 = bits(io.vs1, 63, 48) @[Valu.scala 72:51]
    node _T_71 = asSInt(_T_70) @[Valu.scala 72:67]
    node _T_72 = bits(io.vs1, 79, 64) @[Valu.scala 72:51]
    node _T_73 = asSInt(_T_72) @[Valu.scala 72:67]
    node _T_74 = bits(io.vs1, 95, 80) @[Valu.scala 72:51]
    node _T_75 = asSInt(_T_74) @[Valu.scala 72:67]
    node _T_76 = bits(io.vs1, 111, 96) @[Valu.scala 72:51]
    node _T_77 = asSInt(_T_76) @[Valu.scala 72:67]
    node _T_78 = bits(io.vs1, 127, 112) @[Valu.scala 72:51]
    node _T_79 = asSInt(_T_78) @[Valu.scala 72:67]
    wire sew_16_a : SInt<16>[8] @[Valu.scala 72:23]
    sew_16_a[0] <= _T_65 @[Valu.scala 72:23]
    sew_16_a[1] <= _T_67 @[Valu.scala 72:23]
    sew_16_a[2] <= _T_69 @[Valu.scala 72:23]
    sew_16_a[3] <= _T_71 @[Valu.scala 72:23]
    sew_16_a[4] <= _T_73 @[Valu.scala 72:23]
    sew_16_a[5] <= _T_75 @[Valu.scala 72:23]
    sew_16_a[6] <= _T_77 @[Valu.scala 72:23]
    sew_16_a[7] <= _T_79 @[Valu.scala 72:23]
    node _T_80 = bits(io.vs2, 15, 0) @[Valu.scala 73:51]
    node _T_81 = asSInt(_T_80) @[Valu.scala 73:67]
    node _T_82 = bits(io.vs2, 31, 16) @[Valu.scala 73:51]
    node _T_83 = asSInt(_T_82) @[Valu.scala 73:67]
    node _T_84 = bits(io.vs2, 47, 32) @[Valu.scala 73:51]
    node _T_85 = asSInt(_T_84) @[Valu.scala 73:67]
    node _T_86 = bits(io.vs2, 63, 48) @[Valu.scala 73:51]
    node _T_87 = asSInt(_T_86) @[Valu.scala 73:67]
    node _T_88 = bits(io.vs2, 79, 64) @[Valu.scala 73:51]
    node _T_89 = asSInt(_T_88) @[Valu.scala 73:67]
    node _T_90 = bits(io.vs2, 95, 80) @[Valu.scala 73:51]
    node _T_91 = asSInt(_T_90) @[Valu.scala 73:67]
    node _T_92 = bits(io.vs2, 111, 96) @[Valu.scala 73:51]
    node _T_93 = asSInt(_T_92) @[Valu.scala 73:67]
    node _T_94 = bits(io.vs2, 127, 112) @[Valu.scala 73:51]
    node _T_95 = asSInt(_T_94) @[Valu.scala 73:67]
    wire sew_16_b : SInt<16>[8] @[Valu.scala 73:23]
    sew_16_b[0] <= _T_81 @[Valu.scala 73:23]
    sew_16_b[1] <= _T_83 @[Valu.scala 73:23]
    sew_16_b[2] <= _T_85 @[Valu.scala 73:23]
    sew_16_b[3] <= _T_87 @[Valu.scala 73:23]
    sew_16_b[4] <= _T_89 @[Valu.scala 73:23]
    sew_16_b[5] <= _T_91 @[Valu.scala 73:23]
    sew_16_b[6] <= _T_93 @[Valu.scala 73:23]
    sew_16_b[7] <= _T_95 @[Valu.scala 73:23]
    node _T_96 = bits(io.vs1, 31, 0) @[Valu.scala 74:51]
    node _T_97 = asSInt(_T_96) @[Valu.scala 74:67]
    node _T_98 = bits(io.vs1, 63, 32) @[Valu.scala 74:51]
    node _T_99 = asSInt(_T_98) @[Valu.scala 74:67]
    node _T_100 = bits(io.vs1, 95, 64) @[Valu.scala 74:51]
    node _T_101 = asSInt(_T_100) @[Valu.scala 74:67]
    node _T_102 = bits(io.vs1, 127, 96) @[Valu.scala 74:51]
    node _T_103 = asSInt(_T_102) @[Valu.scala 74:67]
    wire sew_32_a : SInt<32>[4] @[Valu.scala 74:23]
    sew_32_a[0] <= _T_97 @[Valu.scala 74:23]
    sew_32_a[1] <= _T_99 @[Valu.scala 74:23]
    sew_32_a[2] <= _T_101 @[Valu.scala 74:23]
    sew_32_a[3] <= _T_103 @[Valu.scala 74:23]
    node _T_104 = bits(io.vs2, 31, 0) @[Valu.scala 75:51]
    node _T_105 = asSInt(_T_104) @[Valu.scala 75:67]
    node _T_106 = bits(io.vs2, 63, 32) @[Valu.scala 75:51]
    node _T_107 = asSInt(_T_106) @[Valu.scala 75:67]
    node _T_108 = bits(io.vs2, 95, 64) @[Valu.scala 75:51]
    node _T_109 = asSInt(_T_108) @[Valu.scala 75:67]
    node _T_110 = bits(io.vs2, 127, 96) @[Valu.scala 75:51]
    node _T_111 = asSInt(_T_110) @[Valu.scala 75:67]
    wire sew_32_b : SInt<32>[4] @[Valu.scala 75:23]
    sew_32_b[0] <= _T_105 @[Valu.scala 75:23]
    sew_32_b[1] <= _T_107 @[Valu.scala 75:23]
    sew_32_b[2] <= _T_109 @[Valu.scala 75:23]
    sew_32_b[3] <= _T_111 @[Valu.scala 75:23]
    node _T_112 = bits(io.vs1, 63, 0) @[Valu.scala 76:51]
    node _T_113 = asSInt(_T_112) @[Valu.scala 76:67]
    node _T_114 = bits(io.vs1, 127, 64) @[Valu.scala 76:51]
    node _T_115 = asSInt(_T_114) @[Valu.scala 76:67]
    wire sew_64_a : SInt<64>[2] @[Valu.scala 76:23]
    sew_64_a[0] <= _T_113 @[Valu.scala 76:23]
    sew_64_a[1] <= _T_115 @[Valu.scala 76:23]
    node _T_116 = bits(io.vs2, 63, 0) @[Valu.scala 77:51]
    node _T_117 = asSInt(_T_116) @[Valu.scala 77:67]
    node _T_118 = bits(io.vs2, 127, 64) @[Valu.scala 77:51]
    node _T_119 = asSInt(_T_118) @[Valu.scala 77:67]
    wire sew_64_b : SInt<64>[2] @[Valu.scala 77:23]
    sew_64_b[0] <= _T_117 @[Valu.scala 77:23]
    sew_64_b[1] <= _T_119 @[Valu.scala 77:23]
    wire out8 : SInt<8>[16] @[Valu.scala 79:19]
    out8[0] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[1] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[2] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[3] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[4] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[5] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[6] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[7] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[8] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[9] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[10] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[11] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[12] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[13] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[14] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    out8[15] <= asSInt(UInt<8>("h00")) @[Valu.scala 79:19]
    wire out16 : SInt<16>[8] @[Valu.scala 80:20]
    out16[0] <= asSInt(UInt<16>("h00")) @[Valu.scala 80:20]
    out16[1] <= asSInt(UInt<16>("h00")) @[Valu.scala 80:20]
    out16[2] <= asSInt(UInt<16>("h00")) @[Valu.scala 80:20]
    out16[3] <= asSInt(UInt<16>("h00")) @[Valu.scala 80:20]
    out16[4] <= asSInt(UInt<16>("h00")) @[Valu.scala 80:20]
    out16[5] <= asSInt(UInt<16>("h00")) @[Valu.scala 80:20]
    out16[6] <= asSInt(UInt<16>("h00")) @[Valu.scala 80:20]
    out16[7] <= asSInt(UInt<16>("h00")) @[Valu.scala 80:20]
    wire out32 : SInt<32>[4] @[Valu.scala 81:20]
    out32[0] <= asSInt(UInt<32>("h00")) @[Valu.scala 81:20]
    out32[1] <= asSInt(UInt<32>("h00")) @[Valu.scala 81:20]
    out32[2] <= asSInt(UInt<32>("h00")) @[Valu.scala 81:20]
    out32[3] <= asSInt(UInt<32>("h00")) @[Valu.scala 81:20]
    wire out64 : SInt<64>[2] @[Valu.scala 82:20]
    out64[0] <= asSInt(UInt<64>("h00")) @[Valu.scala 82:20]
    out64[1] <= asSInt(UInt<64>("h00")) @[Valu.scala 82:20]
    node _T_120 = bits(io.vd, 7, 0) @[Valu.scala 84:51]
    node _T_121 = asSInt(_T_120) @[Valu.scala 84:64]
    node _T_122 = bits(io.vd, 15, 8) @[Valu.scala 84:51]
    node _T_123 = asSInt(_T_122) @[Valu.scala 84:64]
    node _T_124 = bits(io.vd, 23, 16) @[Valu.scala 84:51]
    node _T_125 = asSInt(_T_124) @[Valu.scala 84:64]
    node _T_126 = bits(io.vd, 31, 24) @[Valu.scala 84:51]
    node _T_127 = asSInt(_T_126) @[Valu.scala 84:64]
    node _T_128 = bits(io.vd, 39, 32) @[Valu.scala 84:51]
    node _T_129 = asSInt(_T_128) @[Valu.scala 84:64]
    node _T_130 = bits(io.vd, 47, 40) @[Valu.scala 84:51]
    node _T_131 = asSInt(_T_130) @[Valu.scala 84:64]
    node _T_132 = bits(io.vd, 55, 48) @[Valu.scala 84:51]
    node _T_133 = asSInt(_T_132) @[Valu.scala 84:64]
    node _T_134 = bits(io.vd, 63, 56) @[Valu.scala 84:51]
    node _T_135 = asSInt(_T_134) @[Valu.scala 84:64]
    node _T_136 = bits(io.vd, 71, 64) @[Valu.scala 84:51]
    node _T_137 = asSInt(_T_136) @[Valu.scala 84:64]
    node _T_138 = bits(io.vd, 79, 72) @[Valu.scala 84:51]
    node _T_139 = asSInt(_T_138) @[Valu.scala 84:64]
    node _T_140 = bits(io.vd, 87, 80) @[Valu.scala 84:51]
    node _T_141 = asSInt(_T_140) @[Valu.scala 84:64]
    node _T_142 = bits(io.vd, 95, 88) @[Valu.scala 84:51]
    node _T_143 = asSInt(_T_142) @[Valu.scala 84:64]
    node _T_144 = bits(io.vd, 103, 96) @[Valu.scala 84:51]
    node _T_145 = asSInt(_T_144) @[Valu.scala 84:64]
    node _T_146 = bits(io.vd, 111, 104) @[Valu.scala 84:51]
    node _T_147 = asSInt(_T_146) @[Valu.scala 84:64]
    node _T_148 = bits(io.vd, 119, 112) @[Valu.scala 84:51]
    node _T_149 = asSInt(_T_148) @[Valu.scala 84:64]
    node _T_150 = bits(io.vd, 127, 120) @[Valu.scala 84:51]
    node _T_151 = asSInt(_T_150) @[Valu.scala 84:64]
    wire sew_8_vd : SInt<8>[16] @[Valu.scala 84:23]
    sew_8_vd[0] <= _T_121 @[Valu.scala 84:23]
    sew_8_vd[1] <= _T_123 @[Valu.scala 84:23]
    sew_8_vd[2] <= _T_125 @[Valu.scala 84:23]
    sew_8_vd[3] <= _T_127 @[Valu.scala 84:23]
    sew_8_vd[4] <= _T_129 @[Valu.scala 84:23]
    sew_8_vd[5] <= _T_131 @[Valu.scala 84:23]
    sew_8_vd[6] <= _T_133 @[Valu.scala 84:23]
    sew_8_vd[7] <= _T_135 @[Valu.scala 84:23]
    sew_8_vd[8] <= _T_137 @[Valu.scala 84:23]
    sew_8_vd[9] <= _T_139 @[Valu.scala 84:23]
    sew_8_vd[10] <= _T_141 @[Valu.scala 84:23]
    sew_8_vd[11] <= _T_143 @[Valu.scala 84:23]
    sew_8_vd[12] <= _T_145 @[Valu.scala 84:23]
    sew_8_vd[13] <= _T_147 @[Valu.scala 84:23]
    sew_8_vd[14] <= _T_149 @[Valu.scala 84:23]
    sew_8_vd[15] <= _T_151 @[Valu.scala 84:23]
    node _T_152 = bits(io.vd, 15, 0) @[Valu.scala 85:51]
    node _T_153 = asSInt(_T_152) @[Valu.scala 85:67]
    node _T_154 = bits(io.vd, 31, 16) @[Valu.scala 85:51]
    node _T_155 = asSInt(_T_154) @[Valu.scala 85:67]
    node _T_156 = bits(io.vd, 47, 32) @[Valu.scala 85:51]
    node _T_157 = asSInt(_T_156) @[Valu.scala 85:67]
    node _T_158 = bits(io.vd, 63, 48) @[Valu.scala 85:51]
    node _T_159 = asSInt(_T_158) @[Valu.scala 85:67]
    node _T_160 = bits(io.vd, 79, 64) @[Valu.scala 85:51]
    node _T_161 = asSInt(_T_160) @[Valu.scala 85:67]
    node _T_162 = bits(io.vd, 95, 80) @[Valu.scala 85:51]
    node _T_163 = asSInt(_T_162) @[Valu.scala 85:67]
    node _T_164 = bits(io.vd, 111, 96) @[Valu.scala 85:51]
    node _T_165 = asSInt(_T_164) @[Valu.scala 85:67]
    node _T_166 = bits(io.vd, 127, 112) @[Valu.scala 85:51]
    node _T_167 = asSInt(_T_166) @[Valu.scala 85:67]
    wire sew_16_vd : SInt<16>[8] @[Valu.scala 85:24]
    sew_16_vd[0] <= _T_153 @[Valu.scala 85:24]
    sew_16_vd[1] <= _T_155 @[Valu.scala 85:24]
    sew_16_vd[2] <= _T_157 @[Valu.scala 85:24]
    sew_16_vd[3] <= _T_159 @[Valu.scala 85:24]
    sew_16_vd[4] <= _T_161 @[Valu.scala 85:24]
    sew_16_vd[5] <= _T_163 @[Valu.scala 85:24]
    sew_16_vd[6] <= _T_165 @[Valu.scala 85:24]
    sew_16_vd[7] <= _T_167 @[Valu.scala 85:24]
    node _T_168 = bits(io.vd, 31, 0) @[Valu.scala 86:51]
    node _T_169 = asSInt(_T_168) @[Valu.scala 86:67]
    node _T_170 = bits(io.vd, 63, 32) @[Valu.scala 86:51]
    node _T_171 = asSInt(_T_170) @[Valu.scala 86:67]
    node _T_172 = bits(io.vd, 95, 64) @[Valu.scala 86:51]
    node _T_173 = asSInt(_T_172) @[Valu.scala 86:67]
    node _T_174 = bits(io.vd, 127, 96) @[Valu.scala 86:51]
    node _T_175 = asSInt(_T_174) @[Valu.scala 86:67]
    wire sew_32_vd : SInt<32>[4] @[Valu.scala 86:24]
    sew_32_vd[0] <= _T_169 @[Valu.scala 86:24]
    sew_32_vd[1] <= _T_171 @[Valu.scala 86:24]
    sew_32_vd[2] <= _T_173 @[Valu.scala 86:24]
    sew_32_vd[3] <= _T_175 @[Valu.scala 86:24]
    node _T_176 = bits(io.vd, 63, 0) @[Valu.scala 87:51]
    node _T_177 = asSInt(_T_176) @[Valu.scala 87:67]
    node _T_178 = bits(io.vd, 127, 64) @[Valu.scala 87:51]
    node _T_179 = asSInt(_T_178) @[Valu.scala 87:67]
    wire sew_64_vd : SInt<64>[2] @[Valu.scala 87:24]
    sew_64_vd[0] <= _T_177 @[Valu.scala 87:24]
    sew_64_vd[1] <= _T_179 @[Valu.scala 87:24]
    io.v_output <= asSInt(UInt<1>("h00")) @[Valu.scala 196:13]
    node _T_180 = eq(io.sew, UInt<2>("h03")) @[Valu.scala 199:22]
    node _T_181 = bits(io.aluc, 2, 0) @[Valu.scala 199:46]
    node _T_182 = eq(_T_181, UInt<1>("h00")) @[Valu.scala 199:52]
    node _T_183 = and(_T_180, _T_182) @[Valu.scala 199:36]
    when _T_183 : @[Valu.scala 199:65]
      node _T_184 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 93:16]
      node _T_185 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 94:16]
      node _T_186 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 94:36]
      node _T_187 = and(_T_185, _T_186) @[Valu.scala 94:29]
      node _T_188 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
      node _T_189 = bits(io.vs0, 0, 0) @[Valu.scala 95:56]
      node _T_190 = eq(_T_189, UInt<1>("h00")) @[Valu.scala 95:60]
      node _T_191 = and(_T_188, _T_190) @[Valu.scala 95:47]
      node _T_192 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
      node _T_193 = and(_T_191, _T_192) @[Valu.scala 95:68]
      node _T_194 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
      node _T_195 = bits(io.vs0, 0, 0) @[Valu.scala 96:60]
      node _T_196 = eq(_T_195, UInt<1>("h00")) @[Valu.scala 96:64]
      node _T_197 = and(_T_194, _T_196) @[Valu.scala 96:51]
      node _T_198 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
      node _T_199 = and(_T_197, _T_198) @[Valu.scala 96:72]
      node _T_200 = add(sew_64_a[0], sew_64_b[0]) @[Valu.scala 100:35]
      node _T_201 = tail(_T_200, 1) @[Valu.scala 100:35]
      node _T_202 = asSInt(_T_201) @[Valu.scala 100:35]
      node _T_203 = sub(sew_64_a[0], sew_64_b[0]) @[Valu.scala 101:37]
      node _T_204 = tail(_T_203, 1) @[Valu.scala 101:37]
      node _T_205 = asSInt(_T_204) @[Valu.scala 101:37]
      node _T_206 = and(sew_64_a[0], sew_64_b[0]) @[Valu.scala 102:36]
      node _T_207 = asSInt(_T_206) @[Valu.scala 102:36]
      node _T_208 = or(sew_64_a[0], sew_64_b[0]) @[Valu.scala 103:35]
      node _T_209 = asSInt(_T_208) @[Valu.scala 103:35]
      node _T_210 = xor(sew_64_a[0], sew_64_b[0]) @[Valu.scala 104:36]
      node _T_211 = asSInt(_T_210) @[Valu.scala 104:36]
      node _T_212 = asUInt(sew_64_b[0]) @[Valu.scala 105:40]
      node _T_213 = asUInt(sew_64_a[0]) @[Valu.scala 105:58]
      node _T_214 = leq(_T_212, _T_213) @[Valu.scala 105:47]
      node _T_215 = mux(_T_214, sew_64_b[0], sew_64_a[0]) @[Valu.scala 105:31]
      node _T_216 = leq(sew_64_b[0], sew_64_a[0]) @[Valu.scala 106:39]
      node _T_217 = mux(_T_216, sew_64_b[0], sew_64_a[0]) @[Valu.scala 106:30]
      node _T_218 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
      node _T_219 = mux(_T_218, _T_202, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
      node _T_220 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
      node _T_221 = mux(_T_220, _T_205, _T_219) @[Mux.scala 80:57]
      node _T_222 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
      node _T_223 = mux(_T_222, _T_207, _T_221) @[Mux.scala 80:57]
      node _T_224 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
      node _T_225 = mux(_T_224, _T_209, _T_223) @[Mux.scala 80:57]
      node _T_226 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
      node _T_227 = mux(_T_226, _T_211, _T_225) @[Mux.scala 80:57]
      node _T_228 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
      node _T_229 = mux(_T_228, _T_215, _T_227) @[Mux.scala 80:57]
      node _T_230 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
      node _T_231 = mux(_T_230, _T_217, _T_229) @[Mux.scala 80:57]
      node _T_232 = mux(_T_199, asSInt(UInt<1>("h01")), _T_231) @[Valu.scala 96:36]
      node _T_233 = mux(_T_193, sew_64_vd[0], _T_232) @[Valu.scala 95:32]
      node _T_234 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
      node _T_235 = geq(UInt<1>("h00"), io.vl) @[Valu.scala 110:35]
      node _T_236 = and(_T_234, _T_235) @[Valu.scala 110:28]
      node _T_237 = lt(UInt<1>("h00"), UInt<2>("h02")) @[Valu.scala 110:51]
      node _T_238 = and(_T_236, _T_237) @[Valu.scala 110:44]
      node _T_239 = mux(_T_238, sew_64_vd[0], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
      node _T_240 = mux(_T_187, _T_233, _T_239) @[Valu.scala 94:11]
      node _T_241 = mux(_T_184, sew_64_vd[0], _T_240) @[Valu.scala 93:11]
      node _T_242 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 93:16]
      node _T_243 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 94:16]
      node _T_244 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 94:36]
      node _T_245 = and(_T_243, _T_244) @[Valu.scala 94:29]
      node _T_246 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
      node _T_247 = bits(io.vs0, 1, 1) @[Valu.scala 95:56]
      node _T_248 = eq(_T_247, UInt<1>("h00")) @[Valu.scala 95:60]
      node _T_249 = and(_T_246, _T_248) @[Valu.scala 95:47]
      node _T_250 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
      node _T_251 = and(_T_249, _T_250) @[Valu.scala 95:68]
      node _T_252 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
      node _T_253 = bits(io.vs0, 1, 1) @[Valu.scala 96:60]
      node _T_254 = eq(_T_253, UInt<1>("h00")) @[Valu.scala 96:64]
      node _T_255 = and(_T_252, _T_254) @[Valu.scala 96:51]
      node _T_256 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
      node _T_257 = and(_T_255, _T_256) @[Valu.scala 96:72]
      node _T_258 = add(sew_64_a[1], sew_64_b[1]) @[Valu.scala 100:35]
      node _T_259 = tail(_T_258, 1) @[Valu.scala 100:35]
      node _T_260 = asSInt(_T_259) @[Valu.scala 100:35]
      node _T_261 = sub(sew_64_a[1], sew_64_b[1]) @[Valu.scala 101:37]
      node _T_262 = tail(_T_261, 1) @[Valu.scala 101:37]
      node _T_263 = asSInt(_T_262) @[Valu.scala 101:37]
      node _T_264 = and(sew_64_a[1], sew_64_b[1]) @[Valu.scala 102:36]
      node _T_265 = asSInt(_T_264) @[Valu.scala 102:36]
      node _T_266 = or(sew_64_a[1], sew_64_b[1]) @[Valu.scala 103:35]
      node _T_267 = asSInt(_T_266) @[Valu.scala 103:35]
      node _T_268 = xor(sew_64_a[1], sew_64_b[1]) @[Valu.scala 104:36]
      node _T_269 = asSInt(_T_268) @[Valu.scala 104:36]
      node _T_270 = asUInt(sew_64_b[1]) @[Valu.scala 105:40]
      node _T_271 = asUInt(sew_64_a[1]) @[Valu.scala 105:58]
      node _T_272 = leq(_T_270, _T_271) @[Valu.scala 105:47]
      node _T_273 = mux(_T_272, sew_64_b[1], sew_64_a[1]) @[Valu.scala 105:31]
      node _T_274 = leq(sew_64_b[1], sew_64_a[1]) @[Valu.scala 106:39]
      node _T_275 = mux(_T_274, sew_64_b[1], sew_64_a[1]) @[Valu.scala 106:30]
      node _T_276 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
      node _T_277 = mux(_T_276, _T_260, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
      node _T_278 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
      node _T_279 = mux(_T_278, _T_263, _T_277) @[Mux.scala 80:57]
      node _T_280 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
      node _T_281 = mux(_T_280, _T_265, _T_279) @[Mux.scala 80:57]
      node _T_282 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
      node _T_283 = mux(_T_282, _T_267, _T_281) @[Mux.scala 80:57]
      node _T_284 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
      node _T_285 = mux(_T_284, _T_269, _T_283) @[Mux.scala 80:57]
      node _T_286 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
      node _T_287 = mux(_T_286, _T_273, _T_285) @[Mux.scala 80:57]
      node _T_288 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
      node _T_289 = mux(_T_288, _T_275, _T_287) @[Mux.scala 80:57]
      node _T_290 = mux(_T_257, asSInt(UInt<1>("h01")), _T_289) @[Valu.scala 96:36]
      node _T_291 = mux(_T_251, sew_64_vd[1], _T_290) @[Valu.scala 95:32]
      node _T_292 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
      node _T_293 = geq(UInt<1>("h01"), io.vl) @[Valu.scala 110:35]
      node _T_294 = and(_T_292, _T_293) @[Valu.scala 110:28]
      node _T_295 = lt(UInt<1>("h01"), UInt<2>("h02")) @[Valu.scala 110:51]
      node _T_296 = and(_T_294, _T_295) @[Valu.scala 110:44]
      node _T_297 = mux(_T_296, sew_64_vd[1], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
      node _T_298 = mux(_T_245, _T_291, _T_297) @[Valu.scala 94:11]
      node _T_299 = mux(_T_242, sew_64_vd[1], _T_298) @[Valu.scala 93:11]
      node lo = asUInt(_T_241) @[Cat.scala 30:58]
      node hi = asUInt(_T_299) @[Cat.scala 30:58]
      node _T_300 = cat(hi, lo) @[Cat.scala 30:58]
      node _T_301 = asSInt(_T_300) @[Valu.scala 113:24]
      io.v_output <= _T_301 @[Valu.scala 200:25]
      skip @[Valu.scala 199:65]
    else : @[Valu.scala 201:71]
      node _T_302 = eq(io.sew, UInt<2>("h02")) @[Valu.scala 201:28]
      node _T_303 = bits(io.aluc, 2, 0) @[Valu.scala 201:52]
      node _T_304 = eq(_T_303, UInt<1>("h00")) @[Valu.scala 201:58]
      node _T_305 = and(_T_302, _T_304) @[Valu.scala 201:42]
      when _T_305 : @[Valu.scala 201:71]
        node _T_306 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 93:16]
        node _T_307 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 94:16]
        node _T_308 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 94:36]
        node _T_309 = and(_T_307, _T_308) @[Valu.scala 94:29]
        node _T_310 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
        node _T_311 = bits(io.vs0, 0, 0) @[Valu.scala 95:56]
        node _T_312 = eq(_T_311, UInt<1>("h00")) @[Valu.scala 95:60]
        node _T_313 = and(_T_310, _T_312) @[Valu.scala 95:47]
        node _T_314 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
        node _T_315 = and(_T_313, _T_314) @[Valu.scala 95:68]
        node _T_316 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
        node _T_317 = bits(io.vs0, 0, 0) @[Valu.scala 96:60]
        node _T_318 = eq(_T_317, UInt<1>("h00")) @[Valu.scala 96:64]
        node _T_319 = and(_T_316, _T_318) @[Valu.scala 96:51]
        node _T_320 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
        node _T_321 = and(_T_319, _T_320) @[Valu.scala 96:72]
        node _T_322 = add(sew_32_a[0], sew_32_b[0]) @[Valu.scala 100:35]
        node _T_323 = tail(_T_322, 1) @[Valu.scala 100:35]
        node _T_324 = asSInt(_T_323) @[Valu.scala 100:35]
        node _T_325 = sub(sew_32_a[0], sew_32_b[0]) @[Valu.scala 101:37]
        node _T_326 = tail(_T_325, 1) @[Valu.scala 101:37]
        node _T_327 = asSInt(_T_326) @[Valu.scala 101:37]
        node _T_328 = and(sew_32_a[0], sew_32_b[0]) @[Valu.scala 102:36]
        node _T_329 = asSInt(_T_328) @[Valu.scala 102:36]
        node _T_330 = or(sew_32_a[0], sew_32_b[0]) @[Valu.scala 103:35]
        node _T_331 = asSInt(_T_330) @[Valu.scala 103:35]
        node _T_332 = xor(sew_32_a[0], sew_32_b[0]) @[Valu.scala 104:36]
        node _T_333 = asSInt(_T_332) @[Valu.scala 104:36]
        node _T_334 = asUInt(sew_32_b[0]) @[Valu.scala 105:40]
        node _T_335 = asUInt(sew_32_a[0]) @[Valu.scala 105:58]
        node _T_336 = leq(_T_334, _T_335) @[Valu.scala 105:47]
        node _T_337 = mux(_T_336, sew_32_b[0], sew_32_a[0]) @[Valu.scala 105:31]
        node _T_338 = leq(sew_32_b[0], sew_32_a[0]) @[Valu.scala 106:39]
        node _T_339 = mux(_T_338, sew_32_b[0], sew_32_a[0]) @[Valu.scala 106:30]
        node _T_340 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
        node _T_341 = mux(_T_340, _T_324, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
        node _T_342 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
        node _T_343 = mux(_T_342, _T_327, _T_341) @[Mux.scala 80:57]
        node _T_344 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
        node _T_345 = mux(_T_344, _T_329, _T_343) @[Mux.scala 80:57]
        node _T_346 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
        node _T_347 = mux(_T_346, _T_331, _T_345) @[Mux.scala 80:57]
        node _T_348 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
        node _T_349 = mux(_T_348, _T_333, _T_347) @[Mux.scala 80:57]
        node _T_350 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
        node _T_351 = mux(_T_350, _T_337, _T_349) @[Mux.scala 80:57]
        node _T_352 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
        node _T_353 = mux(_T_352, _T_339, _T_351) @[Mux.scala 80:57]
        node _T_354 = mux(_T_321, asSInt(UInt<1>("h01")), _T_353) @[Valu.scala 96:36]
        node _T_355 = mux(_T_315, sew_32_vd[0], _T_354) @[Valu.scala 95:32]
        node _T_356 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
        node _T_357 = geq(UInt<1>("h00"), io.vl) @[Valu.scala 110:35]
        node _T_358 = and(_T_356, _T_357) @[Valu.scala 110:28]
        node _T_359 = lt(UInt<1>("h00"), UInt<3>("h04")) @[Valu.scala 110:51]
        node _T_360 = and(_T_358, _T_359) @[Valu.scala 110:44]
        node _T_361 = mux(_T_360, sew_32_vd[0], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
        node _T_362 = mux(_T_309, _T_355, _T_361) @[Valu.scala 94:11]
        node _T_363 = mux(_T_306, sew_32_vd[0], _T_362) @[Valu.scala 93:11]
        node _T_364 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 93:16]
        node _T_365 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 94:16]
        node _T_366 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 94:36]
        node _T_367 = and(_T_365, _T_366) @[Valu.scala 94:29]
        node _T_368 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
        node _T_369 = bits(io.vs0, 1, 1) @[Valu.scala 95:56]
        node _T_370 = eq(_T_369, UInt<1>("h00")) @[Valu.scala 95:60]
        node _T_371 = and(_T_368, _T_370) @[Valu.scala 95:47]
        node _T_372 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
        node _T_373 = and(_T_371, _T_372) @[Valu.scala 95:68]
        node _T_374 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
        node _T_375 = bits(io.vs0, 1, 1) @[Valu.scala 96:60]
        node _T_376 = eq(_T_375, UInt<1>("h00")) @[Valu.scala 96:64]
        node _T_377 = and(_T_374, _T_376) @[Valu.scala 96:51]
        node _T_378 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
        node _T_379 = and(_T_377, _T_378) @[Valu.scala 96:72]
        node _T_380 = add(sew_32_a[1], sew_32_b[1]) @[Valu.scala 100:35]
        node _T_381 = tail(_T_380, 1) @[Valu.scala 100:35]
        node _T_382 = asSInt(_T_381) @[Valu.scala 100:35]
        node _T_383 = sub(sew_32_a[1], sew_32_b[1]) @[Valu.scala 101:37]
        node _T_384 = tail(_T_383, 1) @[Valu.scala 101:37]
        node _T_385 = asSInt(_T_384) @[Valu.scala 101:37]
        node _T_386 = and(sew_32_a[1], sew_32_b[1]) @[Valu.scala 102:36]
        node _T_387 = asSInt(_T_386) @[Valu.scala 102:36]
        node _T_388 = or(sew_32_a[1], sew_32_b[1]) @[Valu.scala 103:35]
        node _T_389 = asSInt(_T_388) @[Valu.scala 103:35]
        node _T_390 = xor(sew_32_a[1], sew_32_b[1]) @[Valu.scala 104:36]
        node _T_391 = asSInt(_T_390) @[Valu.scala 104:36]
        node _T_392 = asUInt(sew_32_b[1]) @[Valu.scala 105:40]
        node _T_393 = asUInt(sew_32_a[1]) @[Valu.scala 105:58]
        node _T_394 = leq(_T_392, _T_393) @[Valu.scala 105:47]
        node _T_395 = mux(_T_394, sew_32_b[1], sew_32_a[1]) @[Valu.scala 105:31]
        node _T_396 = leq(sew_32_b[1], sew_32_a[1]) @[Valu.scala 106:39]
        node _T_397 = mux(_T_396, sew_32_b[1], sew_32_a[1]) @[Valu.scala 106:30]
        node _T_398 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
        node _T_399 = mux(_T_398, _T_382, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
        node _T_400 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
        node _T_401 = mux(_T_400, _T_385, _T_399) @[Mux.scala 80:57]
        node _T_402 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
        node _T_403 = mux(_T_402, _T_387, _T_401) @[Mux.scala 80:57]
        node _T_404 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
        node _T_405 = mux(_T_404, _T_389, _T_403) @[Mux.scala 80:57]
        node _T_406 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
        node _T_407 = mux(_T_406, _T_391, _T_405) @[Mux.scala 80:57]
        node _T_408 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
        node _T_409 = mux(_T_408, _T_395, _T_407) @[Mux.scala 80:57]
        node _T_410 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
        node _T_411 = mux(_T_410, _T_397, _T_409) @[Mux.scala 80:57]
        node _T_412 = mux(_T_379, asSInt(UInt<1>("h01")), _T_411) @[Valu.scala 96:36]
        node _T_413 = mux(_T_373, sew_32_vd[1], _T_412) @[Valu.scala 95:32]
        node _T_414 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
        node _T_415 = geq(UInt<1>("h01"), io.vl) @[Valu.scala 110:35]
        node _T_416 = and(_T_414, _T_415) @[Valu.scala 110:28]
        node _T_417 = lt(UInt<1>("h01"), UInt<3>("h04")) @[Valu.scala 110:51]
        node _T_418 = and(_T_416, _T_417) @[Valu.scala 110:44]
        node _T_419 = mux(_T_418, sew_32_vd[1], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
        node _T_420 = mux(_T_367, _T_413, _T_419) @[Valu.scala 94:11]
        node _T_421 = mux(_T_364, sew_32_vd[1], _T_420) @[Valu.scala 93:11]
        node _T_422 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 93:16]
        node _T_423 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 94:16]
        node _T_424 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 94:36]
        node _T_425 = and(_T_423, _T_424) @[Valu.scala 94:29]
        node _T_426 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
        node _T_427 = bits(io.vs0, 2, 2) @[Valu.scala 95:56]
        node _T_428 = eq(_T_427, UInt<1>("h00")) @[Valu.scala 95:60]
        node _T_429 = and(_T_426, _T_428) @[Valu.scala 95:47]
        node _T_430 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
        node _T_431 = and(_T_429, _T_430) @[Valu.scala 95:68]
        node _T_432 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
        node _T_433 = bits(io.vs0, 2, 2) @[Valu.scala 96:60]
        node _T_434 = eq(_T_433, UInt<1>("h00")) @[Valu.scala 96:64]
        node _T_435 = and(_T_432, _T_434) @[Valu.scala 96:51]
        node _T_436 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
        node _T_437 = and(_T_435, _T_436) @[Valu.scala 96:72]
        node _T_438 = add(sew_32_a[2], sew_32_b[2]) @[Valu.scala 100:35]
        node _T_439 = tail(_T_438, 1) @[Valu.scala 100:35]
        node _T_440 = asSInt(_T_439) @[Valu.scala 100:35]
        node _T_441 = sub(sew_32_a[2], sew_32_b[2]) @[Valu.scala 101:37]
        node _T_442 = tail(_T_441, 1) @[Valu.scala 101:37]
        node _T_443 = asSInt(_T_442) @[Valu.scala 101:37]
        node _T_444 = and(sew_32_a[2], sew_32_b[2]) @[Valu.scala 102:36]
        node _T_445 = asSInt(_T_444) @[Valu.scala 102:36]
        node _T_446 = or(sew_32_a[2], sew_32_b[2]) @[Valu.scala 103:35]
        node _T_447 = asSInt(_T_446) @[Valu.scala 103:35]
        node _T_448 = xor(sew_32_a[2], sew_32_b[2]) @[Valu.scala 104:36]
        node _T_449 = asSInt(_T_448) @[Valu.scala 104:36]
        node _T_450 = asUInt(sew_32_b[2]) @[Valu.scala 105:40]
        node _T_451 = asUInt(sew_32_a[2]) @[Valu.scala 105:58]
        node _T_452 = leq(_T_450, _T_451) @[Valu.scala 105:47]
        node _T_453 = mux(_T_452, sew_32_b[2], sew_32_a[2]) @[Valu.scala 105:31]
        node _T_454 = leq(sew_32_b[2], sew_32_a[2]) @[Valu.scala 106:39]
        node _T_455 = mux(_T_454, sew_32_b[2], sew_32_a[2]) @[Valu.scala 106:30]
        node _T_456 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
        node _T_457 = mux(_T_456, _T_440, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
        node _T_458 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
        node _T_459 = mux(_T_458, _T_443, _T_457) @[Mux.scala 80:57]
        node _T_460 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
        node _T_461 = mux(_T_460, _T_445, _T_459) @[Mux.scala 80:57]
        node _T_462 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
        node _T_463 = mux(_T_462, _T_447, _T_461) @[Mux.scala 80:57]
        node _T_464 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
        node _T_465 = mux(_T_464, _T_449, _T_463) @[Mux.scala 80:57]
        node _T_466 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
        node _T_467 = mux(_T_466, _T_453, _T_465) @[Mux.scala 80:57]
        node _T_468 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
        node _T_469 = mux(_T_468, _T_455, _T_467) @[Mux.scala 80:57]
        node _T_470 = mux(_T_437, asSInt(UInt<1>("h01")), _T_469) @[Valu.scala 96:36]
        node _T_471 = mux(_T_431, sew_32_vd[2], _T_470) @[Valu.scala 95:32]
        node _T_472 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
        node _T_473 = geq(UInt<2>("h02"), io.vl) @[Valu.scala 110:35]
        node _T_474 = and(_T_472, _T_473) @[Valu.scala 110:28]
        node _T_475 = lt(UInt<2>("h02"), UInt<3>("h04")) @[Valu.scala 110:51]
        node _T_476 = and(_T_474, _T_475) @[Valu.scala 110:44]
        node _T_477 = mux(_T_476, sew_32_vd[2], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
        node _T_478 = mux(_T_425, _T_471, _T_477) @[Valu.scala 94:11]
        node _T_479 = mux(_T_422, sew_32_vd[2], _T_478) @[Valu.scala 93:11]
        node _T_480 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 93:16]
        node _T_481 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 94:16]
        node _T_482 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 94:36]
        node _T_483 = and(_T_481, _T_482) @[Valu.scala 94:29]
        node _T_484 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
        node _T_485 = bits(io.vs0, 3, 3) @[Valu.scala 95:56]
        node _T_486 = eq(_T_485, UInt<1>("h00")) @[Valu.scala 95:60]
        node _T_487 = and(_T_484, _T_486) @[Valu.scala 95:47]
        node _T_488 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
        node _T_489 = and(_T_487, _T_488) @[Valu.scala 95:68]
        node _T_490 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
        node _T_491 = bits(io.vs0, 3, 3) @[Valu.scala 96:60]
        node _T_492 = eq(_T_491, UInt<1>("h00")) @[Valu.scala 96:64]
        node _T_493 = and(_T_490, _T_492) @[Valu.scala 96:51]
        node _T_494 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
        node _T_495 = and(_T_493, _T_494) @[Valu.scala 96:72]
        node _T_496 = add(sew_32_a[3], sew_32_b[3]) @[Valu.scala 100:35]
        node _T_497 = tail(_T_496, 1) @[Valu.scala 100:35]
        node _T_498 = asSInt(_T_497) @[Valu.scala 100:35]
        node _T_499 = sub(sew_32_a[3], sew_32_b[3]) @[Valu.scala 101:37]
        node _T_500 = tail(_T_499, 1) @[Valu.scala 101:37]
        node _T_501 = asSInt(_T_500) @[Valu.scala 101:37]
        node _T_502 = and(sew_32_a[3], sew_32_b[3]) @[Valu.scala 102:36]
        node _T_503 = asSInt(_T_502) @[Valu.scala 102:36]
        node _T_504 = or(sew_32_a[3], sew_32_b[3]) @[Valu.scala 103:35]
        node _T_505 = asSInt(_T_504) @[Valu.scala 103:35]
        node _T_506 = xor(sew_32_a[3], sew_32_b[3]) @[Valu.scala 104:36]
        node _T_507 = asSInt(_T_506) @[Valu.scala 104:36]
        node _T_508 = asUInt(sew_32_b[3]) @[Valu.scala 105:40]
        node _T_509 = asUInt(sew_32_a[3]) @[Valu.scala 105:58]
        node _T_510 = leq(_T_508, _T_509) @[Valu.scala 105:47]
        node _T_511 = mux(_T_510, sew_32_b[3], sew_32_a[3]) @[Valu.scala 105:31]
        node _T_512 = leq(sew_32_b[3], sew_32_a[3]) @[Valu.scala 106:39]
        node _T_513 = mux(_T_512, sew_32_b[3], sew_32_a[3]) @[Valu.scala 106:30]
        node _T_514 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
        node _T_515 = mux(_T_514, _T_498, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
        node _T_516 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
        node _T_517 = mux(_T_516, _T_501, _T_515) @[Mux.scala 80:57]
        node _T_518 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
        node _T_519 = mux(_T_518, _T_503, _T_517) @[Mux.scala 80:57]
        node _T_520 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
        node _T_521 = mux(_T_520, _T_505, _T_519) @[Mux.scala 80:57]
        node _T_522 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
        node _T_523 = mux(_T_522, _T_507, _T_521) @[Mux.scala 80:57]
        node _T_524 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
        node _T_525 = mux(_T_524, _T_511, _T_523) @[Mux.scala 80:57]
        node _T_526 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
        node _T_527 = mux(_T_526, _T_513, _T_525) @[Mux.scala 80:57]
        node _T_528 = mux(_T_495, asSInt(UInt<1>("h01")), _T_527) @[Valu.scala 96:36]
        node _T_529 = mux(_T_489, sew_32_vd[3], _T_528) @[Valu.scala 95:32]
        node _T_530 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
        node _T_531 = geq(UInt<2>("h03"), io.vl) @[Valu.scala 110:35]
        node _T_532 = and(_T_530, _T_531) @[Valu.scala 110:28]
        node _T_533 = lt(UInt<2>("h03"), UInt<3>("h04")) @[Valu.scala 110:51]
        node _T_534 = and(_T_532, _T_533) @[Valu.scala 110:44]
        node _T_535 = mux(_T_534, sew_32_vd[3], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
        node _T_536 = mux(_T_483, _T_529, _T_535) @[Valu.scala 94:11]
        node _T_537 = mux(_T_480, sew_32_vd[3], _T_536) @[Valu.scala 93:11]
        node lo_lo = asUInt(_T_363) @[Cat.scala 30:58]
        node lo_hi = asUInt(_T_421) @[Cat.scala 30:58]
        node lo_1 = cat(lo_hi, lo_lo) @[Cat.scala 30:58]
        node hi_lo = asUInt(_T_479) @[Cat.scala 30:58]
        node hi_hi = asUInt(_T_537) @[Cat.scala 30:58]
        node hi_1 = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
        node _T_538 = cat(hi_1, lo_1) @[Cat.scala 30:58]
        node _T_539 = asSInt(_T_538) @[Valu.scala 113:24]
        io.v_output <= _T_539 @[Valu.scala 202:25]
        skip @[Valu.scala 201:71]
      else : @[Valu.scala 203:70]
        node _T_540 = eq(io.sew, UInt<1>("h01")) @[Valu.scala 203:27]
        node _T_541 = bits(io.aluc, 2, 0) @[Valu.scala 203:51]
        node _T_542 = eq(_T_541, UInt<1>("h00")) @[Valu.scala 203:57]
        node _T_543 = and(_T_540, _T_542) @[Valu.scala 203:41]
        when _T_543 : @[Valu.scala 203:70]
          node _T_544 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 93:16]
          node _T_545 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 94:16]
          node _T_546 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 94:36]
          node _T_547 = and(_T_545, _T_546) @[Valu.scala 94:29]
          node _T_548 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
          node _T_549 = bits(io.vs0, 0, 0) @[Valu.scala 95:56]
          node _T_550 = eq(_T_549, UInt<1>("h00")) @[Valu.scala 95:60]
          node _T_551 = and(_T_548, _T_550) @[Valu.scala 95:47]
          node _T_552 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
          node _T_553 = and(_T_551, _T_552) @[Valu.scala 95:68]
          node _T_554 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
          node _T_555 = bits(io.vs0, 0, 0) @[Valu.scala 96:60]
          node _T_556 = eq(_T_555, UInt<1>("h00")) @[Valu.scala 96:64]
          node _T_557 = and(_T_554, _T_556) @[Valu.scala 96:51]
          node _T_558 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
          node _T_559 = and(_T_557, _T_558) @[Valu.scala 96:72]
          node _T_560 = add(sew_16_a[0], sew_16_b[0]) @[Valu.scala 100:35]
          node _T_561 = tail(_T_560, 1) @[Valu.scala 100:35]
          node _T_562 = asSInt(_T_561) @[Valu.scala 100:35]
          node _T_563 = sub(sew_16_a[0], sew_16_b[0]) @[Valu.scala 101:37]
          node _T_564 = tail(_T_563, 1) @[Valu.scala 101:37]
          node _T_565 = asSInt(_T_564) @[Valu.scala 101:37]
          node _T_566 = and(sew_16_a[0], sew_16_b[0]) @[Valu.scala 102:36]
          node _T_567 = asSInt(_T_566) @[Valu.scala 102:36]
          node _T_568 = or(sew_16_a[0], sew_16_b[0]) @[Valu.scala 103:35]
          node _T_569 = asSInt(_T_568) @[Valu.scala 103:35]
          node _T_570 = xor(sew_16_a[0], sew_16_b[0]) @[Valu.scala 104:36]
          node _T_571 = asSInt(_T_570) @[Valu.scala 104:36]
          node _T_572 = asUInt(sew_16_b[0]) @[Valu.scala 105:40]
          node _T_573 = asUInt(sew_16_a[0]) @[Valu.scala 105:58]
          node _T_574 = leq(_T_572, _T_573) @[Valu.scala 105:47]
          node _T_575 = mux(_T_574, sew_16_b[0], sew_16_a[0]) @[Valu.scala 105:31]
          node _T_576 = leq(sew_16_b[0], sew_16_a[0]) @[Valu.scala 106:39]
          node _T_577 = mux(_T_576, sew_16_b[0], sew_16_a[0]) @[Valu.scala 106:30]
          node _T_578 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
          node _T_579 = mux(_T_578, _T_562, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
          node _T_580 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
          node _T_581 = mux(_T_580, _T_565, _T_579) @[Mux.scala 80:57]
          node _T_582 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
          node _T_583 = mux(_T_582, _T_567, _T_581) @[Mux.scala 80:57]
          node _T_584 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
          node _T_585 = mux(_T_584, _T_569, _T_583) @[Mux.scala 80:57]
          node _T_586 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
          node _T_587 = mux(_T_586, _T_571, _T_585) @[Mux.scala 80:57]
          node _T_588 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
          node _T_589 = mux(_T_588, _T_575, _T_587) @[Mux.scala 80:57]
          node _T_590 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
          node _T_591 = mux(_T_590, _T_577, _T_589) @[Mux.scala 80:57]
          node _T_592 = mux(_T_559, asSInt(UInt<1>("h01")), _T_591) @[Valu.scala 96:36]
          node _T_593 = mux(_T_553, sew_16_vd[0], _T_592) @[Valu.scala 95:32]
          node _T_594 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
          node _T_595 = geq(UInt<1>("h00"), io.vl) @[Valu.scala 110:35]
          node _T_596 = and(_T_594, _T_595) @[Valu.scala 110:28]
          node _T_597 = lt(UInt<1>("h00"), UInt<4>("h08")) @[Valu.scala 110:51]
          node _T_598 = and(_T_596, _T_597) @[Valu.scala 110:44]
          node _T_599 = mux(_T_598, sew_16_vd[0], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
          node _T_600 = mux(_T_547, _T_593, _T_599) @[Valu.scala 94:11]
          node _T_601 = mux(_T_544, sew_16_vd[0], _T_600) @[Valu.scala 93:11]
          node _T_602 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 93:16]
          node _T_603 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 94:16]
          node _T_604 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 94:36]
          node _T_605 = and(_T_603, _T_604) @[Valu.scala 94:29]
          node _T_606 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
          node _T_607 = bits(io.vs0, 1, 1) @[Valu.scala 95:56]
          node _T_608 = eq(_T_607, UInt<1>("h00")) @[Valu.scala 95:60]
          node _T_609 = and(_T_606, _T_608) @[Valu.scala 95:47]
          node _T_610 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
          node _T_611 = and(_T_609, _T_610) @[Valu.scala 95:68]
          node _T_612 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
          node _T_613 = bits(io.vs0, 1, 1) @[Valu.scala 96:60]
          node _T_614 = eq(_T_613, UInt<1>("h00")) @[Valu.scala 96:64]
          node _T_615 = and(_T_612, _T_614) @[Valu.scala 96:51]
          node _T_616 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
          node _T_617 = and(_T_615, _T_616) @[Valu.scala 96:72]
          node _T_618 = add(sew_16_a[1], sew_16_b[1]) @[Valu.scala 100:35]
          node _T_619 = tail(_T_618, 1) @[Valu.scala 100:35]
          node _T_620 = asSInt(_T_619) @[Valu.scala 100:35]
          node _T_621 = sub(sew_16_a[1], sew_16_b[1]) @[Valu.scala 101:37]
          node _T_622 = tail(_T_621, 1) @[Valu.scala 101:37]
          node _T_623 = asSInt(_T_622) @[Valu.scala 101:37]
          node _T_624 = and(sew_16_a[1], sew_16_b[1]) @[Valu.scala 102:36]
          node _T_625 = asSInt(_T_624) @[Valu.scala 102:36]
          node _T_626 = or(sew_16_a[1], sew_16_b[1]) @[Valu.scala 103:35]
          node _T_627 = asSInt(_T_626) @[Valu.scala 103:35]
          node _T_628 = xor(sew_16_a[1], sew_16_b[1]) @[Valu.scala 104:36]
          node _T_629 = asSInt(_T_628) @[Valu.scala 104:36]
          node _T_630 = asUInt(sew_16_b[1]) @[Valu.scala 105:40]
          node _T_631 = asUInt(sew_16_a[1]) @[Valu.scala 105:58]
          node _T_632 = leq(_T_630, _T_631) @[Valu.scala 105:47]
          node _T_633 = mux(_T_632, sew_16_b[1], sew_16_a[1]) @[Valu.scala 105:31]
          node _T_634 = leq(sew_16_b[1], sew_16_a[1]) @[Valu.scala 106:39]
          node _T_635 = mux(_T_634, sew_16_b[1], sew_16_a[1]) @[Valu.scala 106:30]
          node _T_636 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
          node _T_637 = mux(_T_636, _T_620, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
          node _T_638 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
          node _T_639 = mux(_T_638, _T_623, _T_637) @[Mux.scala 80:57]
          node _T_640 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
          node _T_641 = mux(_T_640, _T_625, _T_639) @[Mux.scala 80:57]
          node _T_642 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
          node _T_643 = mux(_T_642, _T_627, _T_641) @[Mux.scala 80:57]
          node _T_644 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
          node _T_645 = mux(_T_644, _T_629, _T_643) @[Mux.scala 80:57]
          node _T_646 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
          node _T_647 = mux(_T_646, _T_633, _T_645) @[Mux.scala 80:57]
          node _T_648 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
          node _T_649 = mux(_T_648, _T_635, _T_647) @[Mux.scala 80:57]
          node _T_650 = mux(_T_617, asSInt(UInt<1>("h01")), _T_649) @[Valu.scala 96:36]
          node _T_651 = mux(_T_611, sew_16_vd[1], _T_650) @[Valu.scala 95:32]
          node _T_652 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
          node _T_653 = geq(UInt<1>("h01"), io.vl) @[Valu.scala 110:35]
          node _T_654 = and(_T_652, _T_653) @[Valu.scala 110:28]
          node _T_655 = lt(UInt<1>("h01"), UInt<4>("h08")) @[Valu.scala 110:51]
          node _T_656 = and(_T_654, _T_655) @[Valu.scala 110:44]
          node _T_657 = mux(_T_656, sew_16_vd[1], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
          node _T_658 = mux(_T_605, _T_651, _T_657) @[Valu.scala 94:11]
          node _T_659 = mux(_T_602, sew_16_vd[1], _T_658) @[Valu.scala 93:11]
          node _T_660 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 93:16]
          node _T_661 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 94:16]
          node _T_662 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 94:36]
          node _T_663 = and(_T_661, _T_662) @[Valu.scala 94:29]
          node _T_664 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
          node _T_665 = bits(io.vs0, 2, 2) @[Valu.scala 95:56]
          node _T_666 = eq(_T_665, UInt<1>("h00")) @[Valu.scala 95:60]
          node _T_667 = and(_T_664, _T_666) @[Valu.scala 95:47]
          node _T_668 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
          node _T_669 = and(_T_667, _T_668) @[Valu.scala 95:68]
          node _T_670 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
          node _T_671 = bits(io.vs0, 2, 2) @[Valu.scala 96:60]
          node _T_672 = eq(_T_671, UInt<1>("h00")) @[Valu.scala 96:64]
          node _T_673 = and(_T_670, _T_672) @[Valu.scala 96:51]
          node _T_674 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
          node _T_675 = and(_T_673, _T_674) @[Valu.scala 96:72]
          node _T_676 = add(sew_16_a[2], sew_16_b[2]) @[Valu.scala 100:35]
          node _T_677 = tail(_T_676, 1) @[Valu.scala 100:35]
          node _T_678 = asSInt(_T_677) @[Valu.scala 100:35]
          node _T_679 = sub(sew_16_a[2], sew_16_b[2]) @[Valu.scala 101:37]
          node _T_680 = tail(_T_679, 1) @[Valu.scala 101:37]
          node _T_681 = asSInt(_T_680) @[Valu.scala 101:37]
          node _T_682 = and(sew_16_a[2], sew_16_b[2]) @[Valu.scala 102:36]
          node _T_683 = asSInt(_T_682) @[Valu.scala 102:36]
          node _T_684 = or(sew_16_a[2], sew_16_b[2]) @[Valu.scala 103:35]
          node _T_685 = asSInt(_T_684) @[Valu.scala 103:35]
          node _T_686 = xor(sew_16_a[2], sew_16_b[2]) @[Valu.scala 104:36]
          node _T_687 = asSInt(_T_686) @[Valu.scala 104:36]
          node _T_688 = asUInt(sew_16_b[2]) @[Valu.scala 105:40]
          node _T_689 = asUInt(sew_16_a[2]) @[Valu.scala 105:58]
          node _T_690 = leq(_T_688, _T_689) @[Valu.scala 105:47]
          node _T_691 = mux(_T_690, sew_16_b[2], sew_16_a[2]) @[Valu.scala 105:31]
          node _T_692 = leq(sew_16_b[2], sew_16_a[2]) @[Valu.scala 106:39]
          node _T_693 = mux(_T_692, sew_16_b[2], sew_16_a[2]) @[Valu.scala 106:30]
          node _T_694 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
          node _T_695 = mux(_T_694, _T_678, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
          node _T_696 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
          node _T_697 = mux(_T_696, _T_681, _T_695) @[Mux.scala 80:57]
          node _T_698 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
          node _T_699 = mux(_T_698, _T_683, _T_697) @[Mux.scala 80:57]
          node _T_700 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
          node _T_701 = mux(_T_700, _T_685, _T_699) @[Mux.scala 80:57]
          node _T_702 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
          node _T_703 = mux(_T_702, _T_687, _T_701) @[Mux.scala 80:57]
          node _T_704 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
          node _T_705 = mux(_T_704, _T_691, _T_703) @[Mux.scala 80:57]
          node _T_706 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
          node _T_707 = mux(_T_706, _T_693, _T_705) @[Mux.scala 80:57]
          node _T_708 = mux(_T_675, asSInt(UInt<1>("h01")), _T_707) @[Valu.scala 96:36]
          node _T_709 = mux(_T_669, sew_16_vd[2], _T_708) @[Valu.scala 95:32]
          node _T_710 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
          node _T_711 = geq(UInt<2>("h02"), io.vl) @[Valu.scala 110:35]
          node _T_712 = and(_T_710, _T_711) @[Valu.scala 110:28]
          node _T_713 = lt(UInt<2>("h02"), UInt<4>("h08")) @[Valu.scala 110:51]
          node _T_714 = and(_T_712, _T_713) @[Valu.scala 110:44]
          node _T_715 = mux(_T_714, sew_16_vd[2], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
          node _T_716 = mux(_T_663, _T_709, _T_715) @[Valu.scala 94:11]
          node _T_717 = mux(_T_660, sew_16_vd[2], _T_716) @[Valu.scala 93:11]
          node _T_718 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 93:16]
          node _T_719 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 94:16]
          node _T_720 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 94:36]
          node _T_721 = and(_T_719, _T_720) @[Valu.scala 94:29]
          node _T_722 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
          node _T_723 = bits(io.vs0, 3, 3) @[Valu.scala 95:56]
          node _T_724 = eq(_T_723, UInt<1>("h00")) @[Valu.scala 95:60]
          node _T_725 = and(_T_722, _T_724) @[Valu.scala 95:47]
          node _T_726 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
          node _T_727 = and(_T_725, _T_726) @[Valu.scala 95:68]
          node _T_728 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
          node _T_729 = bits(io.vs0, 3, 3) @[Valu.scala 96:60]
          node _T_730 = eq(_T_729, UInt<1>("h00")) @[Valu.scala 96:64]
          node _T_731 = and(_T_728, _T_730) @[Valu.scala 96:51]
          node _T_732 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
          node _T_733 = and(_T_731, _T_732) @[Valu.scala 96:72]
          node _T_734 = add(sew_16_a[3], sew_16_b[3]) @[Valu.scala 100:35]
          node _T_735 = tail(_T_734, 1) @[Valu.scala 100:35]
          node _T_736 = asSInt(_T_735) @[Valu.scala 100:35]
          node _T_737 = sub(sew_16_a[3], sew_16_b[3]) @[Valu.scala 101:37]
          node _T_738 = tail(_T_737, 1) @[Valu.scala 101:37]
          node _T_739 = asSInt(_T_738) @[Valu.scala 101:37]
          node _T_740 = and(sew_16_a[3], sew_16_b[3]) @[Valu.scala 102:36]
          node _T_741 = asSInt(_T_740) @[Valu.scala 102:36]
          node _T_742 = or(sew_16_a[3], sew_16_b[3]) @[Valu.scala 103:35]
          node _T_743 = asSInt(_T_742) @[Valu.scala 103:35]
          node _T_744 = xor(sew_16_a[3], sew_16_b[3]) @[Valu.scala 104:36]
          node _T_745 = asSInt(_T_744) @[Valu.scala 104:36]
          node _T_746 = asUInt(sew_16_b[3]) @[Valu.scala 105:40]
          node _T_747 = asUInt(sew_16_a[3]) @[Valu.scala 105:58]
          node _T_748 = leq(_T_746, _T_747) @[Valu.scala 105:47]
          node _T_749 = mux(_T_748, sew_16_b[3], sew_16_a[3]) @[Valu.scala 105:31]
          node _T_750 = leq(sew_16_b[3], sew_16_a[3]) @[Valu.scala 106:39]
          node _T_751 = mux(_T_750, sew_16_b[3], sew_16_a[3]) @[Valu.scala 106:30]
          node _T_752 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
          node _T_753 = mux(_T_752, _T_736, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
          node _T_754 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
          node _T_755 = mux(_T_754, _T_739, _T_753) @[Mux.scala 80:57]
          node _T_756 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
          node _T_757 = mux(_T_756, _T_741, _T_755) @[Mux.scala 80:57]
          node _T_758 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
          node _T_759 = mux(_T_758, _T_743, _T_757) @[Mux.scala 80:57]
          node _T_760 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
          node _T_761 = mux(_T_760, _T_745, _T_759) @[Mux.scala 80:57]
          node _T_762 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
          node _T_763 = mux(_T_762, _T_749, _T_761) @[Mux.scala 80:57]
          node _T_764 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
          node _T_765 = mux(_T_764, _T_751, _T_763) @[Mux.scala 80:57]
          node _T_766 = mux(_T_733, asSInt(UInt<1>("h01")), _T_765) @[Valu.scala 96:36]
          node _T_767 = mux(_T_727, sew_16_vd[3], _T_766) @[Valu.scala 95:32]
          node _T_768 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
          node _T_769 = geq(UInt<2>("h03"), io.vl) @[Valu.scala 110:35]
          node _T_770 = and(_T_768, _T_769) @[Valu.scala 110:28]
          node _T_771 = lt(UInt<2>("h03"), UInt<4>("h08")) @[Valu.scala 110:51]
          node _T_772 = and(_T_770, _T_771) @[Valu.scala 110:44]
          node _T_773 = mux(_T_772, sew_16_vd[3], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
          node _T_774 = mux(_T_721, _T_767, _T_773) @[Valu.scala 94:11]
          node _T_775 = mux(_T_718, sew_16_vd[3], _T_774) @[Valu.scala 93:11]
          node _T_776 = lt(UInt<3>("h04"), io.vstart) @[Valu.scala 93:16]
          node _T_777 = geq(UInt<3>("h04"), io.vstart) @[Valu.scala 94:16]
          node _T_778 = lt(UInt<3>("h04"), io.vl) @[Valu.scala 94:36]
          node _T_779 = and(_T_777, _T_778) @[Valu.scala 94:29]
          node _T_780 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
          node _T_781 = bits(io.vs0, 4, 4) @[Valu.scala 95:56]
          node _T_782 = eq(_T_781, UInt<1>("h00")) @[Valu.scala 95:60]
          node _T_783 = and(_T_780, _T_782) @[Valu.scala 95:47]
          node _T_784 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
          node _T_785 = and(_T_783, _T_784) @[Valu.scala 95:68]
          node _T_786 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
          node _T_787 = bits(io.vs0, 4, 4) @[Valu.scala 96:60]
          node _T_788 = eq(_T_787, UInt<1>("h00")) @[Valu.scala 96:64]
          node _T_789 = and(_T_786, _T_788) @[Valu.scala 96:51]
          node _T_790 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
          node _T_791 = and(_T_789, _T_790) @[Valu.scala 96:72]
          node _T_792 = add(sew_16_a[4], sew_16_b[4]) @[Valu.scala 100:35]
          node _T_793 = tail(_T_792, 1) @[Valu.scala 100:35]
          node _T_794 = asSInt(_T_793) @[Valu.scala 100:35]
          node _T_795 = sub(sew_16_a[4], sew_16_b[4]) @[Valu.scala 101:37]
          node _T_796 = tail(_T_795, 1) @[Valu.scala 101:37]
          node _T_797 = asSInt(_T_796) @[Valu.scala 101:37]
          node _T_798 = and(sew_16_a[4], sew_16_b[4]) @[Valu.scala 102:36]
          node _T_799 = asSInt(_T_798) @[Valu.scala 102:36]
          node _T_800 = or(sew_16_a[4], sew_16_b[4]) @[Valu.scala 103:35]
          node _T_801 = asSInt(_T_800) @[Valu.scala 103:35]
          node _T_802 = xor(sew_16_a[4], sew_16_b[4]) @[Valu.scala 104:36]
          node _T_803 = asSInt(_T_802) @[Valu.scala 104:36]
          node _T_804 = asUInt(sew_16_b[4]) @[Valu.scala 105:40]
          node _T_805 = asUInt(sew_16_a[4]) @[Valu.scala 105:58]
          node _T_806 = leq(_T_804, _T_805) @[Valu.scala 105:47]
          node _T_807 = mux(_T_806, sew_16_b[4], sew_16_a[4]) @[Valu.scala 105:31]
          node _T_808 = leq(sew_16_b[4], sew_16_a[4]) @[Valu.scala 106:39]
          node _T_809 = mux(_T_808, sew_16_b[4], sew_16_a[4]) @[Valu.scala 106:30]
          node _T_810 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
          node _T_811 = mux(_T_810, _T_794, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
          node _T_812 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
          node _T_813 = mux(_T_812, _T_797, _T_811) @[Mux.scala 80:57]
          node _T_814 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
          node _T_815 = mux(_T_814, _T_799, _T_813) @[Mux.scala 80:57]
          node _T_816 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
          node _T_817 = mux(_T_816, _T_801, _T_815) @[Mux.scala 80:57]
          node _T_818 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
          node _T_819 = mux(_T_818, _T_803, _T_817) @[Mux.scala 80:57]
          node _T_820 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
          node _T_821 = mux(_T_820, _T_807, _T_819) @[Mux.scala 80:57]
          node _T_822 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
          node _T_823 = mux(_T_822, _T_809, _T_821) @[Mux.scala 80:57]
          node _T_824 = mux(_T_791, asSInt(UInt<1>("h01")), _T_823) @[Valu.scala 96:36]
          node _T_825 = mux(_T_785, sew_16_vd[4], _T_824) @[Valu.scala 95:32]
          node _T_826 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
          node _T_827 = geq(UInt<3>("h04"), io.vl) @[Valu.scala 110:35]
          node _T_828 = and(_T_826, _T_827) @[Valu.scala 110:28]
          node _T_829 = lt(UInt<3>("h04"), UInt<4>("h08")) @[Valu.scala 110:51]
          node _T_830 = and(_T_828, _T_829) @[Valu.scala 110:44]
          node _T_831 = mux(_T_830, sew_16_vd[4], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
          node _T_832 = mux(_T_779, _T_825, _T_831) @[Valu.scala 94:11]
          node _T_833 = mux(_T_776, sew_16_vd[4], _T_832) @[Valu.scala 93:11]
          node _T_834 = lt(UInt<3>("h05"), io.vstart) @[Valu.scala 93:16]
          node _T_835 = geq(UInt<3>("h05"), io.vstart) @[Valu.scala 94:16]
          node _T_836 = lt(UInt<3>("h05"), io.vl) @[Valu.scala 94:36]
          node _T_837 = and(_T_835, _T_836) @[Valu.scala 94:29]
          node _T_838 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
          node _T_839 = bits(io.vs0, 5, 5) @[Valu.scala 95:56]
          node _T_840 = eq(_T_839, UInt<1>("h00")) @[Valu.scala 95:60]
          node _T_841 = and(_T_838, _T_840) @[Valu.scala 95:47]
          node _T_842 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
          node _T_843 = and(_T_841, _T_842) @[Valu.scala 95:68]
          node _T_844 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
          node _T_845 = bits(io.vs0, 5, 5) @[Valu.scala 96:60]
          node _T_846 = eq(_T_845, UInt<1>("h00")) @[Valu.scala 96:64]
          node _T_847 = and(_T_844, _T_846) @[Valu.scala 96:51]
          node _T_848 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
          node _T_849 = and(_T_847, _T_848) @[Valu.scala 96:72]
          node _T_850 = add(sew_16_a[5], sew_16_b[5]) @[Valu.scala 100:35]
          node _T_851 = tail(_T_850, 1) @[Valu.scala 100:35]
          node _T_852 = asSInt(_T_851) @[Valu.scala 100:35]
          node _T_853 = sub(sew_16_a[5], sew_16_b[5]) @[Valu.scala 101:37]
          node _T_854 = tail(_T_853, 1) @[Valu.scala 101:37]
          node _T_855 = asSInt(_T_854) @[Valu.scala 101:37]
          node _T_856 = and(sew_16_a[5], sew_16_b[5]) @[Valu.scala 102:36]
          node _T_857 = asSInt(_T_856) @[Valu.scala 102:36]
          node _T_858 = or(sew_16_a[5], sew_16_b[5]) @[Valu.scala 103:35]
          node _T_859 = asSInt(_T_858) @[Valu.scala 103:35]
          node _T_860 = xor(sew_16_a[5], sew_16_b[5]) @[Valu.scala 104:36]
          node _T_861 = asSInt(_T_860) @[Valu.scala 104:36]
          node _T_862 = asUInt(sew_16_b[5]) @[Valu.scala 105:40]
          node _T_863 = asUInt(sew_16_a[5]) @[Valu.scala 105:58]
          node _T_864 = leq(_T_862, _T_863) @[Valu.scala 105:47]
          node _T_865 = mux(_T_864, sew_16_b[5], sew_16_a[5]) @[Valu.scala 105:31]
          node _T_866 = leq(sew_16_b[5], sew_16_a[5]) @[Valu.scala 106:39]
          node _T_867 = mux(_T_866, sew_16_b[5], sew_16_a[5]) @[Valu.scala 106:30]
          node _T_868 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
          node _T_869 = mux(_T_868, _T_852, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
          node _T_870 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
          node _T_871 = mux(_T_870, _T_855, _T_869) @[Mux.scala 80:57]
          node _T_872 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
          node _T_873 = mux(_T_872, _T_857, _T_871) @[Mux.scala 80:57]
          node _T_874 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
          node _T_875 = mux(_T_874, _T_859, _T_873) @[Mux.scala 80:57]
          node _T_876 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
          node _T_877 = mux(_T_876, _T_861, _T_875) @[Mux.scala 80:57]
          node _T_878 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
          node _T_879 = mux(_T_878, _T_865, _T_877) @[Mux.scala 80:57]
          node _T_880 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
          node _T_881 = mux(_T_880, _T_867, _T_879) @[Mux.scala 80:57]
          node _T_882 = mux(_T_849, asSInt(UInt<1>("h01")), _T_881) @[Valu.scala 96:36]
          node _T_883 = mux(_T_843, sew_16_vd[5], _T_882) @[Valu.scala 95:32]
          node _T_884 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
          node _T_885 = geq(UInt<3>("h05"), io.vl) @[Valu.scala 110:35]
          node _T_886 = and(_T_884, _T_885) @[Valu.scala 110:28]
          node _T_887 = lt(UInt<3>("h05"), UInt<4>("h08")) @[Valu.scala 110:51]
          node _T_888 = and(_T_886, _T_887) @[Valu.scala 110:44]
          node _T_889 = mux(_T_888, sew_16_vd[5], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
          node _T_890 = mux(_T_837, _T_883, _T_889) @[Valu.scala 94:11]
          node _T_891 = mux(_T_834, sew_16_vd[5], _T_890) @[Valu.scala 93:11]
          node _T_892 = lt(UInt<3>("h06"), io.vstart) @[Valu.scala 93:16]
          node _T_893 = geq(UInt<3>("h06"), io.vstart) @[Valu.scala 94:16]
          node _T_894 = lt(UInt<3>("h06"), io.vl) @[Valu.scala 94:36]
          node _T_895 = and(_T_893, _T_894) @[Valu.scala 94:29]
          node _T_896 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
          node _T_897 = bits(io.vs0, 6, 6) @[Valu.scala 95:56]
          node _T_898 = eq(_T_897, UInt<1>("h00")) @[Valu.scala 95:60]
          node _T_899 = and(_T_896, _T_898) @[Valu.scala 95:47]
          node _T_900 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
          node _T_901 = and(_T_899, _T_900) @[Valu.scala 95:68]
          node _T_902 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
          node _T_903 = bits(io.vs0, 6, 6) @[Valu.scala 96:60]
          node _T_904 = eq(_T_903, UInt<1>("h00")) @[Valu.scala 96:64]
          node _T_905 = and(_T_902, _T_904) @[Valu.scala 96:51]
          node _T_906 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
          node _T_907 = and(_T_905, _T_906) @[Valu.scala 96:72]
          node _T_908 = add(sew_16_a[6], sew_16_b[6]) @[Valu.scala 100:35]
          node _T_909 = tail(_T_908, 1) @[Valu.scala 100:35]
          node _T_910 = asSInt(_T_909) @[Valu.scala 100:35]
          node _T_911 = sub(sew_16_a[6], sew_16_b[6]) @[Valu.scala 101:37]
          node _T_912 = tail(_T_911, 1) @[Valu.scala 101:37]
          node _T_913 = asSInt(_T_912) @[Valu.scala 101:37]
          node _T_914 = and(sew_16_a[6], sew_16_b[6]) @[Valu.scala 102:36]
          node _T_915 = asSInt(_T_914) @[Valu.scala 102:36]
          node _T_916 = or(sew_16_a[6], sew_16_b[6]) @[Valu.scala 103:35]
          node _T_917 = asSInt(_T_916) @[Valu.scala 103:35]
          node _T_918 = xor(sew_16_a[6], sew_16_b[6]) @[Valu.scala 104:36]
          node _T_919 = asSInt(_T_918) @[Valu.scala 104:36]
          node _T_920 = asUInt(sew_16_b[6]) @[Valu.scala 105:40]
          node _T_921 = asUInt(sew_16_a[6]) @[Valu.scala 105:58]
          node _T_922 = leq(_T_920, _T_921) @[Valu.scala 105:47]
          node _T_923 = mux(_T_922, sew_16_b[6], sew_16_a[6]) @[Valu.scala 105:31]
          node _T_924 = leq(sew_16_b[6], sew_16_a[6]) @[Valu.scala 106:39]
          node _T_925 = mux(_T_924, sew_16_b[6], sew_16_a[6]) @[Valu.scala 106:30]
          node _T_926 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
          node _T_927 = mux(_T_926, _T_910, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
          node _T_928 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
          node _T_929 = mux(_T_928, _T_913, _T_927) @[Mux.scala 80:57]
          node _T_930 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
          node _T_931 = mux(_T_930, _T_915, _T_929) @[Mux.scala 80:57]
          node _T_932 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
          node _T_933 = mux(_T_932, _T_917, _T_931) @[Mux.scala 80:57]
          node _T_934 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
          node _T_935 = mux(_T_934, _T_919, _T_933) @[Mux.scala 80:57]
          node _T_936 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
          node _T_937 = mux(_T_936, _T_923, _T_935) @[Mux.scala 80:57]
          node _T_938 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
          node _T_939 = mux(_T_938, _T_925, _T_937) @[Mux.scala 80:57]
          node _T_940 = mux(_T_907, asSInt(UInt<1>("h01")), _T_939) @[Valu.scala 96:36]
          node _T_941 = mux(_T_901, sew_16_vd[6], _T_940) @[Valu.scala 95:32]
          node _T_942 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
          node _T_943 = geq(UInt<3>("h06"), io.vl) @[Valu.scala 110:35]
          node _T_944 = and(_T_942, _T_943) @[Valu.scala 110:28]
          node _T_945 = lt(UInt<3>("h06"), UInt<4>("h08")) @[Valu.scala 110:51]
          node _T_946 = and(_T_944, _T_945) @[Valu.scala 110:44]
          node _T_947 = mux(_T_946, sew_16_vd[6], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
          node _T_948 = mux(_T_895, _T_941, _T_947) @[Valu.scala 94:11]
          node _T_949 = mux(_T_892, sew_16_vd[6], _T_948) @[Valu.scala 93:11]
          node _T_950 = lt(UInt<3>("h07"), io.vstart) @[Valu.scala 93:16]
          node _T_951 = geq(UInt<3>("h07"), io.vstart) @[Valu.scala 94:16]
          node _T_952 = lt(UInt<3>("h07"), io.vl) @[Valu.scala 94:36]
          node _T_953 = and(_T_951, _T_952) @[Valu.scala 94:29]
          node _T_954 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
          node _T_955 = bits(io.vs0, 7, 7) @[Valu.scala 95:56]
          node _T_956 = eq(_T_955, UInt<1>("h00")) @[Valu.scala 95:60]
          node _T_957 = and(_T_954, _T_956) @[Valu.scala 95:47]
          node _T_958 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
          node _T_959 = and(_T_957, _T_958) @[Valu.scala 95:68]
          node _T_960 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
          node _T_961 = bits(io.vs0, 7, 7) @[Valu.scala 96:60]
          node _T_962 = eq(_T_961, UInt<1>("h00")) @[Valu.scala 96:64]
          node _T_963 = and(_T_960, _T_962) @[Valu.scala 96:51]
          node _T_964 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
          node _T_965 = and(_T_963, _T_964) @[Valu.scala 96:72]
          node _T_966 = add(sew_16_a[7], sew_16_b[7]) @[Valu.scala 100:35]
          node _T_967 = tail(_T_966, 1) @[Valu.scala 100:35]
          node _T_968 = asSInt(_T_967) @[Valu.scala 100:35]
          node _T_969 = sub(sew_16_a[7], sew_16_b[7]) @[Valu.scala 101:37]
          node _T_970 = tail(_T_969, 1) @[Valu.scala 101:37]
          node _T_971 = asSInt(_T_970) @[Valu.scala 101:37]
          node _T_972 = and(sew_16_a[7], sew_16_b[7]) @[Valu.scala 102:36]
          node _T_973 = asSInt(_T_972) @[Valu.scala 102:36]
          node _T_974 = or(sew_16_a[7], sew_16_b[7]) @[Valu.scala 103:35]
          node _T_975 = asSInt(_T_974) @[Valu.scala 103:35]
          node _T_976 = xor(sew_16_a[7], sew_16_b[7]) @[Valu.scala 104:36]
          node _T_977 = asSInt(_T_976) @[Valu.scala 104:36]
          node _T_978 = asUInt(sew_16_b[7]) @[Valu.scala 105:40]
          node _T_979 = asUInt(sew_16_a[7]) @[Valu.scala 105:58]
          node _T_980 = leq(_T_978, _T_979) @[Valu.scala 105:47]
          node _T_981 = mux(_T_980, sew_16_b[7], sew_16_a[7]) @[Valu.scala 105:31]
          node _T_982 = leq(sew_16_b[7], sew_16_a[7]) @[Valu.scala 106:39]
          node _T_983 = mux(_T_982, sew_16_b[7], sew_16_a[7]) @[Valu.scala 106:30]
          node _T_984 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
          node _T_985 = mux(_T_984, _T_968, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
          node _T_986 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
          node _T_987 = mux(_T_986, _T_971, _T_985) @[Mux.scala 80:57]
          node _T_988 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
          node _T_989 = mux(_T_988, _T_973, _T_987) @[Mux.scala 80:57]
          node _T_990 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
          node _T_991 = mux(_T_990, _T_975, _T_989) @[Mux.scala 80:57]
          node _T_992 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
          node _T_993 = mux(_T_992, _T_977, _T_991) @[Mux.scala 80:57]
          node _T_994 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
          node _T_995 = mux(_T_994, _T_981, _T_993) @[Mux.scala 80:57]
          node _T_996 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
          node _T_997 = mux(_T_996, _T_983, _T_995) @[Mux.scala 80:57]
          node _T_998 = mux(_T_965, asSInt(UInt<1>("h01")), _T_997) @[Valu.scala 96:36]
          node _T_999 = mux(_T_959, sew_16_vd[7], _T_998) @[Valu.scala 95:32]
          node _T_1000 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
          node _T_1001 = geq(UInt<3>("h07"), io.vl) @[Valu.scala 110:35]
          node _T_1002 = and(_T_1000, _T_1001) @[Valu.scala 110:28]
          node _T_1003 = lt(UInt<3>("h07"), UInt<4>("h08")) @[Valu.scala 110:51]
          node _T_1004 = and(_T_1002, _T_1003) @[Valu.scala 110:44]
          node _T_1005 = mux(_T_1004, sew_16_vd[7], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
          node _T_1006 = mux(_T_953, _T_999, _T_1005) @[Valu.scala 94:11]
          node _T_1007 = mux(_T_950, sew_16_vd[7], _T_1006) @[Valu.scala 93:11]
          node lo_lo_lo = asUInt(_T_601) @[Cat.scala 30:58]
          node lo_lo_hi = asUInt(_T_659) @[Cat.scala 30:58]
          node lo_lo_1 = cat(lo_lo_hi, lo_lo_lo) @[Cat.scala 30:58]
          node lo_hi_lo = asUInt(_T_717) @[Cat.scala 30:58]
          node lo_hi_hi = asUInt(_T_775) @[Cat.scala 30:58]
          node lo_hi_1 = cat(lo_hi_hi, lo_hi_lo) @[Cat.scala 30:58]
          node lo_2 = cat(lo_hi_1, lo_lo_1) @[Cat.scala 30:58]
          node hi_lo_lo = asUInt(_T_833) @[Cat.scala 30:58]
          node hi_lo_hi = asUInt(_T_891) @[Cat.scala 30:58]
          node hi_lo_1 = cat(hi_lo_hi, hi_lo_lo) @[Cat.scala 30:58]
          node hi_hi_lo = asUInt(_T_949) @[Cat.scala 30:58]
          node hi_hi_hi = asUInt(_T_1007) @[Cat.scala 30:58]
          node hi_hi_1 = cat(hi_hi_hi, hi_hi_lo) @[Cat.scala 30:58]
          node hi_2 = cat(hi_hi_1, hi_lo_1) @[Cat.scala 30:58]
          node _T_1008 = cat(hi_2, lo_2) @[Cat.scala 30:58]
          node _T_1009 = asSInt(_T_1008) @[Valu.scala 113:24]
          io.v_output <= _T_1009 @[Valu.scala 204:25]
          skip @[Valu.scala 203:70]
        else : @[Valu.scala 205:74]
          node _T_1010 = eq(io.sew, UInt<1>("h00")) @[Valu.scala 205:31]
          node _T_1011 = bits(io.aluc, 2, 0) @[Valu.scala 205:55]
          node _T_1012 = eq(_T_1011, UInt<1>("h00")) @[Valu.scala 205:61]
          node _T_1013 = and(_T_1010, _T_1012) @[Valu.scala 205:45]
          when _T_1013 : @[Valu.scala 205:74]
            node _T_1014 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 93:16]
            node _T_1015 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 94:16]
            node _T_1016 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 94:36]
            node _T_1017 = and(_T_1015, _T_1016) @[Valu.scala 94:29]
            node _T_1018 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1019 = bits(io.vs0, 0, 0) @[Valu.scala 95:56]
            node _T_1020 = eq(_T_1019, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1021 = and(_T_1018, _T_1020) @[Valu.scala 95:47]
            node _T_1022 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1023 = and(_T_1021, _T_1022) @[Valu.scala 95:68]
            node _T_1024 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1025 = bits(io.vs0, 0, 0) @[Valu.scala 96:60]
            node _T_1026 = eq(_T_1025, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1027 = and(_T_1024, _T_1026) @[Valu.scala 96:51]
            node _T_1028 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1029 = and(_T_1027, _T_1028) @[Valu.scala 96:72]
            node _T_1030 = add(sew_8_a[0], sew_8_b[0]) @[Valu.scala 100:35]
            node _T_1031 = tail(_T_1030, 1) @[Valu.scala 100:35]
            node _T_1032 = asSInt(_T_1031) @[Valu.scala 100:35]
            node _T_1033 = sub(sew_8_a[0], sew_8_b[0]) @[Valu.scala 101:37]
            node _T_1034 = tail(_T_1033, 1) @[Valu.scala 101:37]
            node _T_1035 = asSInt(_T_1034) @[Valu.scala 101:37]
            node _T_1036 = and(sew_8_a[0], sew_8_b[0]) @[Valu.scala 102:36]
            node _T_1037 = asSInt(_T_1036) @[Valu.scala 102:36]
            node _T_1038 = or(sew_8_a[0], sew_8_b[0]) @[Valu.scala 103:35]
            node _T_1039 = asSInt(_T_1038) @[Valu.scala 103:35]
            node _T_1040 = xor(sew_8_a[0], sew_8_b[0]) @[Valu.scala 104:36]
            node _T_1041 = asSInt(_T_1040) @[Valu.scala 104:36]
            node _T_1042 = asUInt(sew_8_b[0]) @[Valu.scala 105:40]
            node _T_1043 = asUInt(sew_8_a[0]) @[Valu.scala 105:58]
            node _T_1044 = leq(_T_1042, _T_1043) @[Valu.scala 105:47]
            node _T_1045 = mux(_T_1044, sew_8_b[0], sew_8_a[0]) @[Valu.scala 105:31]
            node _T_1046 = leq(sew_8_b[0], sew_8_a[0]) @[Valu.scala 106:39]
            node _T_1047 = mux(_T_1046, sew_8_b[0], sew_8_a[0]) @[Valu.scala 106:30]
            node _T_1048 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1049 = mux(_T_1048, _T_1032, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1050 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1051 = mux(_T_1050, _T_1035, _T_1049) @[Mux.scala 80:57]
            node _T_1052 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1053 = mux(_T_1052, _T_1037, _T_1051) @[Mux.scala 80:57]
            node _T_1054 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1055 = mux(_T_1054, _T_1039, _T_1053) @[Mux.scala 80:57]
            node _T_1056 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1057 = mux(_T_1056, _T_1041, _T_1055) @[Mux.scala 80:57]
            node _T_1058 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1059 = mux(_T_1058, _T_1045, _T_1057) @[Mux.scala 80:57]
            node _T_1060 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1061 = mux(_T_1060, _T_1047, _T_1059) @[Mux.scala 80:57]
            node _T_1062 = mux(_T_1029, asSInt(UInt<1>("h01")), _T_1061) @[Valu.scala 96:36]
            node _T_1063 = mux(_T_1023, sew_8_vd[0], _T_1062) @[Valu.scala 95:32]
            node _T_1064 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1065 = geq(UInt<1>("h00"), io.vl) @[Valu.scala 110:35]
            node _T_1066 = and(_T_1064, _T_1065) @[Valu.scala 110:28]
            node _T_1067 = lt(UInt<1>("h00"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1068 = and(_T_1066, _T_1067) @[Valu.scala 110:44]
            node _T_1069 = mux(_T_1068, sew_8_vd[0], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1070 = mux(_T_1017, _T_1063, _T_1069) @[Valu.scala 94:11]
            node _T_1071 = mux(_T_1014, sew_8_vd[0], _T_1070) @[Valu.scala 93:11]
            node _T_1072 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 93:16]
            node _T_1073 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 94:16]
            node _T_1074 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 94:36]
            node _T_1075 = and(_T_1073, _T_1074) @[Valu.scala 94:29]
            node _T_1076 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1077 = bits(io.vs0, 1, 1) @[Valu.scala 95:56]
            node _T_1078 = eq(_T_1077, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1079 = and(_T_1076, _T_1078) @[Valu.scala 95:47]
            node _T_1080 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1081 = and(_T_1079, _T_1080) @[Valu.scala 95:68]
            node _T_1082 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1083 = bits(io.vs0, 1, 1) @[Valu.scala 96:60]
            node _T_1084 = eq(_T_1083, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1085 = and(_T_1082, _T_1084) @[Valu.scala 96:51]
            node _T_1086 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1087 = and(_T_1085, _T_1086) @[Valu.scala 96:72]
            node _T_1088 = add(sew_8_a[1], sew_8_b[1]) @[Valu.scala 100:35]
            node _T_1089 = tail(_T_1088, 1) @[Valu.scala 100:35]
            node _T_1090 = asSInt(_T_1089) @[Valu.scala 100:35]
            node _T_1091 = sub(sew_8_a[1], sew_8_b[1]) @[Valu.scala 101:37]
            node _T_1092 = tail(_T_1091, 1) @[Valu.scala 101:37]
            node _T_1093 = asSInt(_T_1092) @[Valu.scala 101:37]
            node _T_1094 = and(sew_8_a[1], sew_8_b[1]) @[Valu.scala 102:36]
            node _T_1095 = asSInt(_T_1094) @[Valu.scala 102:36]
            node _T_1096 = or(sew_8_a[1], sew_8_b[1]) @[Valu.scala 103:35]
            node _T_1097 = asSInt(_T_1096) @[Valu.scala 103:35]
            node _T_1098 = xor(sew_8_a[1], sew_8_b[1]) @[Valu.scala 104:36]
            node _T_1099 = asSInt(_T_1098) @[Valu.scala 104:36]
            node _T_1100 = asUInt(sew_8_b[1]) @[Valu.scala 105:40]
            node _T_1101 = asUInt(sew_8_a[1]) @[Valu.scala 105:58]
            node _T_1102 = leq(_T_1100, _T_1101) @[Valu.scala 105:47]
            node _T_1103 = mux(_T_1102, sew_8_b[1], sew_8_a[1]) @[Valu.scala 105:31]
            node _T_1104 = leq(sew_8_b[1], sew_8_a[1]) @[Valu.scala 106:39]
            node _T_1105 = mux(_T_1104, sew_8_b[1], sew_8_a[1]) @[Valu.scala 106:30]
            node _T_1106 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1107 = mux(_T_1106, _T_1090, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1108 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1109 = mux(_T_1108, _T_1093, _T_1107) @[Mux.scala 80:57]
            node _T_1110 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1111 = mux(_T_1110, _T_1095, _T_1109) @[Mux.scala 80:57]
            node _T_1112 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1113 = mux(_T_1112, _T_1097, _T_1111) @[Mux.scala 80:57]
            node _T_1114 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1115 = mux(_T_1114, _T_1099, _T_1113) @[Mux.scala 80:57]
            node _T_1116 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1117 = mux(_T_1116, _T_1103, _T_1115) @[Mux.scala 80:57]
            node _T_1118 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1119 = mux(_T_1118, _T_1105, _T_1117) @[Mux.scala 80:57]
            node _T_1120 = mux(_T_1087, asSInt(UInt<1>("h01")), _T_1119) @[Valu.scala 96:36]
            node _T_1121 = mux(_T_1081, sew_8_vd[1], _T_1120) @[Valu.scala 95:32]
            node _T_1122 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1123 = geq(UInt<1>("h01"), io.vl) @[Valu.scala 110:35]
            node _T_1124 = and(_T_1122, _T_1123) @[Valu.scala 110:28]
            node _T_1125 = lt(UInt<1>("h01"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1126 = and(_T_1124, _T_1125) @[Valu.scala 110:44]
            node _T_1127 = mux(_T_1126, sew_8_vd[1], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1128 = mux(_T_1075, _T_1121, _T_1127) @[Valu.scala 94:11]
            node _T_1129 = mux(_T_1072, sew_8_vd[1], _T_1128) @[Valu.scala 93:11]
            node _T_1130 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 93:16]
            node _T_1131 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 94:16]
            node _T_1132 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 94:36]
            node _T_1133 = and(_T_1131, _T_1132) @[Valu.scala 94:29]
            node _T_1134 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1135 = bits(io.vs0, 2, 2) @[Valu.scala 95:56]
            node _T_1136 = eq(_T_1135, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1137 = and(_T_1134, _T_1136) @[Valu.scala 95:47]
            node _T_1138 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1139 = and(_T_1137, _T_1138) @[Valu.scala 95:68]
            node _T_1140 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1141 = bits(io.vs0, 2, 2) @[Valu.scala 96:60]
            node _T_1142 = eq(_T_1141, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1143 = and(_T_1140, _T_1142) @[Valu.scala 96:51]
            node _T_1144 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1145 = and(_T_1143, _T_1144) @[Valu.scala 96:72]
            node _T_1146 = add(sew_8_a[2], sew_8_b[2]) @[Valu.scala 100:35]
            node _T_1147 = tail(_T_1146, 1) @[Valu.scala 100:35]
            node _T_1148 = asSInt(_T_1147) @[Valu.scala 100:35]
            node _T_1149 = sub(sew_8_a[2], sew_8_b[2]) @[Valu.scala 101:37]
            node _T_1150 = tail(_T_1149, 1) @[Valu.scala 101:37]
            node _T_1151 = asSInt(_T_1150) @[Valu.scala 101:37]
            node _T_1152 = and(sew_8_a[2], sew_8_b[2]) @[Valu.scala 102:36]
            node _T_1153 = asSInt(_T_1152) @[Valu.scala 102:36]
            node _T_1154 = or(sew_8_a[2], sew_8_b[2]) @[Valu.scala 103:35]
            node _T_1155 = asSInt(_T_1154) @[Valu.scala 103:35]
            node _T_1156 = xor(sew_8_a[2], sew_8_b[2]) @[Valu.scala 104:36]
            node _T_1157 = asSInt(_T_1156) @[Valu.scala 104:36]
            node _T_1158 = asUInt(sew_8_b[2]) @[Valu.scala 105:40]
            node _T_1159 = asUInt(sew_8_a[2]) @[Valu.scala 105:58]
            node _T_1160 = leq(_T_1158, _T_1159) @[Valu.scala 105:47]
            node _T_1161 = mux(_T_1160, sew_8_b[2], sew_8_a[2]) @[Valu.scala 105:31]
            node _T_1162 = leq(sew_8_b[2], sew_8_a[2]) @[Valu.scala 106:39]
            node _T_1163 = mux(_T_1162, sew_8_b[2], sew_8_a[2]) @[Valu.scala 106:30]
            node _T_1164 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1165 = mux(_T_1164, _T_1148, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1166 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1167 = mux(_T_1166, _T_1151, _T_1165) @[Mux.scala 80:57]
            node _T_1168 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1169 = mux(_T_1168, _T_1153, _T_1167) @[Mux.scala 80:57]
            node _T_1170 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1171 = mux(_T_1170, _T_1155, _T_1169) @[Mux.scala 80:57]
            node _T_1172 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1173 = mux(_T_1172, _T_1157, _T_1171) @[Mux.scala 80:57]
            node _T_1174 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1175 = mux(_T_1174, _T_1161, _T_1173) @[Mux.scala 80:57]
            node _T_1176 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1177 = mux(_T_1176, _T_1163, _T_1175) @[Mux.scala 80:57]
            node _T_1178 = mux(_T_1145, asSInt(UInt<1>("h01")), _T_1177) @[Valu.scala 96:36]
            node _T_1179 = mux(_T_1139, sew_8_vd[2], _T_1178) @[Valu.scala 95:32]
            node _T_1180 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1181 = geq(UInt<2>("h02"), io.vl) @[Valu.scala 110:35]
            node _T_1182 = and(_T_1180, _T_1181) @[Valu.scala 110:28]
            node _T_1183 = lt(UInt<2>("h02"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1184 = and(_T_1182, _T_1183) @[Valu.scala 110:44]
            node _T_1185 = mux(_T_1184, sew_8_vd[2], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1186 = mux(_T_1133, _T_1179, _T_1185) @[Valu.scala 94:11]
            node _T_1187 = mux(_T_1130, sew_8_vd[2], _T_1186) @[Valu.scala 93:11]
            node _T_1188 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 93:16]
            node _T_1189 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 94:16]
            node _T_1190 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 94:36]
            node _T_1191 = and(_T_1189, _T_1190) @[Valu.scala 94:29]
            node _T_1192 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1193 = bits(io.vs0, 3, 3) @[Valu.scala 95:56]
            node _T_1194 = eq(_T_1193, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1195 = and(_T_1192, _T_1194) @[Valu.scala 95:47]
            node _T_1196 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1197 = and(_T_1195, _T_1196) @[Valu.scala 95:68]
            node _T_1198 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1199 = bits(io.vs0, 3, 3) @[Valu.scala 96:60]
            node _T_1200 = eq(_T_1199, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1201 = and(_T_1198, _T_1200) @[Valu.scala 96:51]
            node _T_1202 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1203 = and(_T_1201, _T_1202) @[Valu.scala 96:72]
            node _T_1204 = add(sew_8_a[3], sew_8_b[3]) @[Valu.scala 100:35]
            node _T_1205 = tail(_T_1204, 1) @[Valu.scala 100:35]
            node _T_1206 = asSInt(_T_1205) @[Valu.scala 100:35]
            node _T_1207 = sub(sew_8_a[3], sew_8_b[3]) @[Valu.scala 101:37]
            node _T_1208 = tail(_T_1207, 1) @[Valu.scala 101:37]
            node _T_1209 = asSInt(_T_1208) @[Valu.scala 101:37]
            node _T_1210 = and(sew_8_a[3], sew_8_b[3]) @[Valu.scala 102:36]
            node _T_1211 = asSInt(_T_1210) @[Valu.scala 102:36]
            node _T_1212 = or(sew_8_a[3], sew_8_b[3]) @[Valu.scala 103:35]
            node _T_1213 = asSInt(_T_1212) @[Valu.scala 103:35]
            node _T_1214 = xor(sew_8_a[3], sew_8_b[3]) @[Valu.scala 104:36]
            node _T_1215 = asSInt(_T_1214) @[Valu.scala 104:36]
            node _T_1216 = asUInt(sew_8_b[3]) @[Valu.scala 105:40]
            node _T_1217 = asUInt(sew_8_a[3]) @[Valu.scala 105:58]
            node _T_1218 = leq(_T_1216, _T_1217) @[Valu.scala 105:47]
            node _T_1219 = mux(_T_1218, sew_8_b[3], sew_8_a[3]) @[Valu.scala 105:31]
            node _T_1220 = leq(sew_8_b[3], sew_8_a[3]) @[Valu.scala 106:39]
            node _T_1221 = mux(_T_1220, sew_8_b[3], sew_8_a[3]) @[Valu.scala 106:30]
            node _T_1222 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1223 = mux(_T_1222, _T_1206, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1224 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1225 = mux(_T_1224, _T_1209, _T_1223) @[Mux.scala 80:57]
            node _T_1226 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1227 = mux(_T_1226, _T_1211, _T_1225) @[Mux.scala 80:57]
            node _T_1228 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1229 = mux(_T_1228, _T_1213, _T_1227) @[Mux.scala 80:57]
            node _T_1230 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1231 = mux(_T_1230, _T_1215, _T_1229) @[Mux.scala 80:57]
            node _T_1232 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1233 = mux(_T_1232, _T_1219, _T_1231) @[Mux.scala 80:57]
            node _T_1234 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1235 = mux(_T_1234, _T_1221, _T_1233) @[Mux.scala 80:57]
            node _T_1236 = mux(_T_1203, asSInt(UInt<1>("h01")), _T_1235) @[Valu.scala 96:36]
            node _T_1237 = mux(_T_1197, sew_8_vd[3], _T_1236) @[Valu.scala 95:32]
            node _T_1238 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1239 = geq(UInt<2>("h03"), io.vl) @[Valu.scala 110:35]
            node _T_1240 = and(_T_1238, _T_1239) @[Valu.scala 110:28]
            node _T_1241 = lt(UInt<2>("h03"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1242 = and(_T_1240, _T_1241) @[Valu.scala 110:44]
            node _T_1243 = mux(_T_1242, sew_8_vd[3], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1244 = mux(_T_1191, _T_1237, _T_1243) @[Valu.scala 94:11]
            node _T_1245 = mux(_T_1188, sew_8_vd[3], _T_1244) @[Valu.scala 93:11]
            node _T_1246 = lt(UInt<3>("h04"), io.vstart) @[Valu.scala 93:16]
            node _T_1247 = geq(UInt<3>("h04"), io.vstart) @[Valu.scala 94:16]
            node _T_1248 = lt(UInt<3>("h04"), io.vl) @[Valu.scala 94:36]
            node _T_1249 = and(_T_1247, _T_1248) @[Valu.scala 94:29]
            node _T_1250 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1251 = bits(io.vs0, 4, 4) @[Valu.scala 95:56]
            node _T_1252 = eq(_T_1251, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1253 = and(_T_1250, _T_1252) @[Valu.scala 95:47]
            node _T_1254 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1255 = and(_T_1253, _T_1254) @[Valu.scala 95:68]
            node _T_1256 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1257 = bits(io.vs0, 4, 4) @[Valu.scala 96:60]
            node _T_1258 = eq(_T_1257, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1259 = and(_T_1256, _T_1258) @[Valu.scala 96:51]
            node _T_1260 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1261 = and(_T_1259, _T_1260) @[Valu.scala 96:72]
            node _T_1262 = add(sew_8_a[4], sew_8_b[4]) @[Valu.scala 100:35]
            node _T_1263 = tail(_T_1262, 1) @[Valu.scala 100:35]
            node _T_1264 = asSInt(_T_1263) @[Valu.scala 100:35]
            node _T_1265 = sub(sew_8_a[4], sew_8_b[4]) @[Valu.scala 101:37]
            node _T_1266 = tail(_T_1265, 1) @[Valu.scala 101:37]
            node _T_1267 = asSInt(_T_1266) @[Valu.scala 101:37]
            node _T_1268 = and(sew_8_a[4], sew_8_b[4]) @[Valu.scala 102:36]
            node _T_1269 = asSInt(_T_1268) @[Valu.scala 102:36]
            node _T_1270 = or(sew_8_a[4], sew_8_b[4]) @[Valu.scala 103:35]
            node _T_1271 = asSInt(_T_1270) @[Valu.scala 103:35]
            node _T_1272 = xor(sew_8_a[4], sew_8_b[4]) @[Valu.scala 104:36]
            node _T_1273 = asSInt(_T_1272) @[Valu.scala 104:36]
            node _T_1274 = asUInt(sew_8_b[4]) @[Valu.scala 105:40]
            node _T_1275 = asUInt(sew_8_a[4]) @[Valu.scala 105:58]
            node _T_1276 = leq(_T_1274, _T_1275) @[Valu.scala 105:47]
            node _T_1277 = mux(_T_1276, sew_8_b[4], sew_8_a[4]) @[Valu.scala 105:31]
            node _T_1278 = leq(sew_8_b[4], sew_8_a[4]) @[Valu.scala 106:39]
            node _T_1279 = mux(_T_1278, sew_8_b[4], sew_8_a[4]) @[Valu.scala 106:30]
            node _T_1280 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1281 = mux(_T_1280, _T_1264, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1282 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1283 = mux(_T_1282, _T_1267, _T_1281) @[Mux.scala 80:57]
            node _T_1284 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1285 = mux(_T_1284, _T_1269, _T_1283) @[Mux.scala 80:57]
            node _T_1286 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1287 = mux(_T_1286, _T_1271, _T_1285) @[Mux.scala 80:57]
            node _T_1288 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1289 = mux(_T_1288, _T_1273, _T_1287) @[Mux.scala 80:57]
            node _T_1290 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1291 = mux(_T_1290, _T_1277, _T_1289) @[Mux.scala 80:57]
            node _T_1292 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1293 = mux(_T_1292, _T_1279, _T_1291) @[Mux.scala 80:57]
            node _T_1294 = mux(_T_1261, asSInt(UInt<1>("h01")), _T_1293) @[Valu.scala 96:36]
            node _T_1295 = mux(_T_1255, sew_8_vd[4], _T_1294) @[Valu.scala 95:32]
            node _T_1296 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1297 = geq(UInt<3>("h04"), io.vl) @[Valu.scala 110:35]
            node _T_1298 = and(_T_1296, _T_1297) @[Valu.scala 110:28]
            node _T_1299 = lt(UInt<3>("h04"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1300 = and(_T_1298, _T_1299) @[Valu.scala 110:44]
            node _T_1301 = mux(_T_1300, sew_8_vd[4], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1302 = mux(_T_1249, _T_1295, _T_1301) @[Valu.scala 94:11]
            node _T_1303 = mux(_T_1246, sew_8_vd[4], _T_1302) @[Valu.scala 93:11]
            node _T_1304 = lt(UInt<3>("h05"), io.vstart) @[Valu.scala 93:16]
            node _T_1305 = geq(UInt<3>("h05"), io.vstart) @[Valu.scala 94:16]
            node _T_1306 = lt(UInt<3>("h05"), io.vl) @[Valu.scala 94:36]
            node _T_1307 = and(_T_1305, _T_1306) @[Valu.scala 94:29]
            node _T_1308 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1309 = bits(io.vs0, 5, 5) @[Valu.scala 95:56]
            node _T_1310 = eq(_T_1309, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1311 = and(_T_1308, _T_1310) @[Valu.scala 95:47]
            node _T_1312 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1313 = and(_T_1311, _T_1312) @[Valu.scala 95:68]
            node _T_1314 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1315 = bits(io.vs0, 5, 5) @[Valu.scala 96:60]
            node _T_1316 = eq(_T_1315, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1317 = and(_T_1314, _T_1316) @[Valu.scala 96:51]
            node _T_1318 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1319 = and(_T_1317, _T_1318) @[Valu.scala 96:72]
            node _T_1320 = add(sew_8_a[5], sew_8_b[5]) @[Valu.scala 100:35]
            node _T_1321 = tail(_T_1320, 1) @[Valu.scala 100:35]
            node _T_1322 = asSInt(_T_1321) @[Valu.scala 100:35]
            node _T_1323 = sub(sew_8_a[5], sew_8_b[5]) @[Valu.scala 101:37]
            node _T_1324 = tail(_T_1323, 1) @[Valu.scala 101:37]
            node _T_1325 = asSInt(_T_1324) @[Valu.scala 101:37]
            node _T_1326 = and(sew_8_a[5], sew_8_b[5]) @[Valu.scala 102:36]
            node _T_1327 = asSInt(_T_1326) @[Valu.scala 102:36]
            node _T_1328 = or(sew_8_a[5], sew_8_b[5]) @[Valu.scala 103:35]
            node _T_1329 = asSInt(_T_1328) @[Valu.scala 103:35]
            node _T_1330 = xor(sew_8_a[5], sew_8_b[5]) @[Valu.scala 104:36]
            node _T_1331 = asSInt(_T_1330) @[Valu.scala 104:36]
            node _T_1332 = asUInt(sew_8_b[5]) @[Valu.scala 105:40]
            node _T_1333 = asUInt(sew_8_a[5]) @[Valu.scala 105:58]
            node _T_1334 = leq(_T_1332, _T_1333) @[Valu.scala 105:47]
            node _T_1335 = mux(_T_1334, sew_8_b[5], sew_8_a[5]) @[Valu.scala 105:31]
            node _T_1336 = leq(sew_8_b[5], sew_8_a[5]) @[Valu.scala 106:39]
            node _T_1337 = mux(_T_1336, sew_8_b[5], sew_8_a[5]) @[Valu.scala 106:30]
            node _T_1338 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1339 = mux(_T_1338, _T_1322, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1340 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1341 = mux(_T_1340, _T_1325, _T_1339) @[Mux.scala 80:57]
            node _T_1342 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1343 = mux(_T_1342, _T_1327, _T_1341) @[Mux.scala 80:57]
            node _T_1344 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1345 = mux(_T_1344, _T_1329, _T_1343) @[Mux.scala 80:57]
            node _T_1346 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1347 = mux(_T_1346, _T_1331, _T_1345) @[Mux.scala 80:57]
            node _T_1348 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1349 = mux(_T_1348, _T_1335, _T_1347) @[Mux.scala 80:57]
            node _T_1350 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1351 = mux(_T_1350, _T_1337, _T_1349) @[Mux.scala 80:57]
            node _T_1352 = mux(_T_1319, asSInt(UInt<1>("h01")), _T_1351) @[Valu.scala 96:36]
            node _T_1353 = mux(_T_1313, sew_8_vd[5], _T_1352) @[Valu.scala 95:32]
            node _T_1354 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1355 = geq(UInt<3>("h05"), io.vl) @[Valu.scala 110:35]
            node _T_1356 = and(_T_1354, _T_1355) @[Valu.scala 110:28]
            node _T_1357 = lt(UInt<3>("h05"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1358 = and(_T_1356, _T_1357) @[Valu.scala 110:44]
            node _T_1359 = mux(_T_1358, sew_8_vd[5], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1360 = mux(_T_1307, _T_1353, _T_1359) @[Valu.scala 94:11]
            node _T_1361 = mux(_T_1304, sew_8_vd[5], _T_1360) @[Valu.scala 93:11]
            node _T_1362 = lt(UInt<3>("h06"), io.vstart) @[Valu.scala 93:16]
            node _T_1363 = geq(UInt<3>("h06"), io.vstart) @[Valu.scala 94:16]
            node _T_1364 = lt(UInt<3>("h06"), io.vl) @[Valu.scala 94:36]
            node _T_1365 = and(_T_1363, _T_1364) @[Valu.scala 94:29]
            node _T_1366 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1367 = bits(io.vs0, 6, 6) @[Valu.scala 95:56]
            node _T_1368 = eq(_T_1367, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1369 = and(_T_1366, _T_1368) @[Valu.scala 95:47]
            node _T_1370 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1371 = and(_T_1369, _T_1370) @[Valu.scala 95:68]
            node _T_1372 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1373 = bits(io.vs0, 6, 6) @[Valu.scala 96:60]
            node _T_1374 = eq(_T_1373, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1375 = and(_T_1372, _T_1374) @[Valu.scala 96:51]
            node _T_1376 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1377 = and(_T_1375, _T_1376) @[Valu.scala 96:72]
            node _T_1378 = add(sew_8_a[6], sew_8_b[6]) @[Valu.scala 100:35]
            node _T_1379 = tail(_T_1378, 1) @[Valu.scala 100:35]
            node _T_1380 = asSInt(_T_1379) @[Valu.scala 100:35]
            node _T_1381 = sub(sew_8_a[6], sew_8_b[6]) @[Valu.scala 101:37]
            node _T_1382 = tail(_T_1381, 1) @[Valu.scala 101:37]
            node _T_1383 = asSInt(_T_1382) @[Valu.scala 101:37]
            node _T_1384 = and(sew_8_a[6], sew_8_b[6]) @[Valu.scala 102:36]
            node _T_1385 = asSInt(_T_1384) @[Valu.scala 102:36]
            node _T_1386 = or(sew_8_a[6], sew_8_b[6]) @[Valu.scala 103:35]
            node _T_1387 = asSInt(_T_1386) @[Valu.scala 103:35]
            node _T_1388 = xor(sew_8_a[6], sew_8_b[6]) @[Valu.scala 104:36]
            node _T_1389 = asSInt(_T_1388) @[Valu.scala 104:36]
            node _T_1390 = asUInt(sew_8_b[6]) @[Valu.scala 105:40]
            node _T_1391 = asUInt(sew_8_a[6]) @[Valu.scala 105:58]
            node _T_1392 = leq(_T_1390, _T_1391) @[Valu.scala 105:47]
            node _T_1393 = mux(_T_1392, sew_8_b[6], sew_8_a[6]) @[Valu.scala 105:31]
            node _T_1394 = leq(sew_8_b[6], sew_8_a[6]) @[Valu.scala 106:39]
            node _T_1395 = mux(_T_1394, sew_8_b[6], sew_8_a[6]) @[Valu.scala 106:30]
            node _T_1396 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1397 = mux(_T_1396, _T_1380, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1398 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1399 = mux(_T_1398, _T_1383, _T_1397) @[Mux.scala 80:57]
            node _T_1400 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1401 = mux(_T_1400, _T_1385, _T_1399) @[Mux.scala 80:57]
            node _T_1402 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1403 = mux(_T_1402, _T_1387, _T_1401) @[Mux.scala 80:57]
            node _T_1404 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1405 = mux(_T_1404, _T_1389, _T_1403) @[Mux.scala 80:57]
            node _T_1406 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1407 = mux(_T_1406, _T_1393, _T_1405) @[Mux.scala 80:57]
            node _T_1408 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1409 = mux(_T_1408, _T_1395, _T_1407) @[Mux.scala 80:57]
            node _T_1410 = mux(_T_1377, asSInt(UInt<1>("h01")), _T_1409) @[Valu.scala 96:36]
            node _T_1411 = mux(_T_1371, sew_8_vd[6], _T_1410) @[Valu.scala 95:32]
            node _T_1412 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1413 = geq(UInt<3>("h06"), io.vl) @[Valu.scala 110:35]
            node _T_1414 = and(_T_1412, _T_1413) @[Valu.scala 110:28]
            node _T_1415 = lt(UInt<3>("h06"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1416 = and(_T_1414, _T_1415) @[Valu.scala 110:44]
            node _T_1417 = mux(_T_1416, sew_8_vd[6], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1418 = mux(_T_1365, _T_1411, _T_1417) @[Valu.scala 94:11]
            node _T_1419 = mux(_T_1362, sew_8_vd[6], _T_1418) @[Valu.scala 93:11]
            node _T_1420 = lt(UInt<3>("h07"), io.vstart) @[Valu.scala 93:16]
            node _T_1421 = geq(UInt<3>("h07"), io.vstart) @[Valu.scala 94:16]
            node _T_1422 = lt(UInt<3>("h07"), io.vl) @[Valu.scala 94:36]
            node _T_1423 = and(_T_1421, _T_1422) @[Valu.scala 94:29]
            node _T_1424 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1425 = bits(io.vs0, 7, 7) @[Valu.scala 95:56]
            node _T_1426 = eq(_T_1425, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1427 = and(_T_1424, _T_1426) @[Valu.scala 95:47]
            node _T_1428 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1429 = and(_T_1427, _T_1428) @[Valu.scala 95:68]
            node _T_1430 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1431 = bits(io.vs0, 7, 7) @[Valu.scala 96:60]
            node _T_1432 = eq(_T_1431, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1433 = and(_T_1430, _T_1432) @[Valu.scala 96:51]
            node _T_1434 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1435 = and(_T_1433, _T_1434) @[Valu.scala 96:72]
            node _T_1436 = add(sew_8_a[7], sew_8_b[7]) @[Valu.scala 100:35]
            node _T_1437 = tail(_T_1436, 1) @[Valu.scala 100:35]
            node _T_1438 = asSInt(_T_1437) @[Valu.scala 100:35]
            node _T_1439 = sub(sew_8_a[7], sew_8_b[7]) @[Valu.scala 101:37]
            node _T_1440 = tail(_T_1439, 1) @[Valu.scala 101:37]
            node _T_1441 = asSInt(_T_1440) @[Valu.scala 101:37]
            node _T_1442 = and(sew_8_a[7], sew_8_b[7]) @[Valu.scala 102:36]
            node _T_1443 = asSInt(_T_1442) @[Valu.scala 102:36]
            node _T_1444 = or(sew_8_a[7], sew_8_b[7]) @[Valu.scala 103:35]
            node _T_1445 = asSInt(_T_1444) @[Valu.scala 103:35]
            node _T_1446 = xor(sew_8_a[7], sew_8_b[7]) @[Valu.scala 104:36]
            node _T_1447 = asSInt(_T_1446) @[Valu.scala 104:36]
            node _T_1448 = asUInt(sew_8_b[7]) @[Valu.scala 105:40]
            node _T_1449 = asUInt(sew_8_a[7]) @[Valu.scala 105:58]
            node _T_1450 = leq(_T_1448, _T_1449) @[Valu.scala 105:47]
            node _T_1451 = mux(_T_1450, sew_8_b[7], sew_8_a[7]) @[Valu.scala 105:31]
            node _T_1452 = leq(sew_8_b[7], sew_8_a[7]) @[Valu.scala 106:39]
            node _T_1453 = mux(_T_1452, sew_8_b[7], sew_8_a[7]) @[Valu.scala 106:30]
            node _T_1454 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1455 = mux(_T_1454, _T_1438, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1456 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1457 = mux(_T_1456, _T_1441, _T_1455) @[Mux.scala 80:57]
            node _T_1458 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1459 = mux(_T_1458, _T_1443, _T_1457) @[Mux.scala 80:57]
            node _T_1460 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1461 = mux(_T_1460, _T_1445, _T_1459) @[Mux.scala 80:57]
            node _T_1462 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1463 = mux(_T_1462, _T_1447, _T_1461) @[Mux.scala 80:57]
            node _T_1464 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1465 = mux(_T_1464, _T_1451, _T_1463) @[Mux.scala 80:57]
            node _T_1466 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1467 = mux(_T_1466, _T_1453, _T_1465) @[Mux.scala 80:57]
            node _T_1468 = mux(_T_1435, asSInt(UInt<1>("h01")), _T_1467) @[Valu.scala 96:36]
            node _T_1469 = mux(_T_1429, sew_8_vd[7], _T_1468) @[Valu.scala 95:32]
            node _T_1470 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1471 = geq(UInt<3>("h07"), io.vl) @[Valu.scala 110:35]
            node _T_1472 = and(_T_1470, _T_1471) @[Valu.scala 110:28]
            node _T_1473 = lt(UInt<3>("h07"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1474 = and(_T_1472, _T_1473) @[Valu.scala 110:44]
            node _T_1475 = mux(_T_1474, sew_8_vd[7], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1476 = mux(_T_1423, _T_1469, _T_1475) @[Valu.scala 94:11]
            node _T_1477 = mux(_T_1420, sew_8_vd[7], _T_1476) @[Valu.scala 93:11]
            node _T_1478 = lt(UInt<4>("h08"), io.vstart) @[Valu.scala 93:16]
            node _T_1479 = geq(UInt<4>("h08"), io.vstart) @[Valu.scala 94:16]
            node _T_1480 = lt(UInt<4>("h08"), io.vl) @[Valu.scala 94:36]
            node _T_1481 = and(_T_1479, _T_1480) @[Valu.scala 94:29]
            node _T_1482 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1483 = bits(io.vs0, 8, 8) @[Valu.scala 95:56]
            node _T_1484 = eq(_T_1483, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1485 = and(_T_1482, _T_1484) @[Valu.scala 95:47]
            node _T_1486 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1487 = and(_T_1485, _T_1486) @[Valu.scala 95:68]
            node _T_1488 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1489 = bits(io.vs0, 8, 8) @[Valu.scala 96:60]
            node _T_1490 = eq(_T_1489, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1491 = and(_T_1488, _T_1490) @[Valu.scala 96:51]
            node _T_1492 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1493 = and(_T_1491, _T_1492) @[Valu.scala 96:72]
            node _T_1494 = add(sew_8_a[8], sew_8_b[8]) @[Valu.scala 100:35]
            node _T_1495 = tail(_T_1494, 1) @[Valu.scala 100:35]
            node _T_1496 = asSInt(_T_1495) @[Valu.scala 100:35]
            node _T_1497 = sub(sew_8_a[8], sew_8_b[8]) @[Valu.scala 101:37]
            node _T_1498 = tail(_T_1497, 1) @[Valu.scala 101:37]
            node _T_1499 = asSInt(_T_1498) @[Valu.scala 101:37]
            node _T_1500 = and(sew_8_a[8], sew_8_b[8]) @[Valu.scala 102:36]
            node _T_1501 = asSInt(_T_1500) @[Valu.scala 102:36]
            node _T_1502 = or(sew_8_a[8], sew_8_b[8]) @[Valu.scala 103:35]
            node _T_1503 = asSInt(_T_1502) @[Valu.scala 103:35]
            node _T_1504 = xor(sew_8_a[8], sew_8_b[8]) @[Valu.scala 104:36]
            node _T_1505 = asSInt(_T_1504) @[Valu.scala 104:36]
            node _T_1506 = asUInt(sew_8_b[8]) @[Valu.scala 105:40]
            node _T_1507 = asUInt(sew_8_a[8]) @[Valu.scala 105:58]
            node _T_1508 = leq(_T_1506, _T_1507) @[Valu.scala 105:47]
            node _T_1509 = mux(_T_1508, sew_8_b[8], sew_8_a[8]) @[Valu.scala 105:31]
            node _T_1510 = leq(sew_8_b[8], sew_8_a[8]) @[Valu.scala 106:39]
            node _T_1511 = mux(_T_1510, sew_8_b[8], sew_8_a[8]) @[Valu.scala 106:30]
            node _T_1512 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1513 = mux(_T_1512, _T_1496, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1514 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1515 = mux(_T_1514, _T_1499, _T_1513) @[Mux.scala 80:57]
            node _T_1516 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1517 = mux(_T_1516, _T_1501, _T_1515) @[Mux.scala 80:57]
            node _T_1518 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1519 = mux(_T_1518, _T_1503, _T_1517) @[Mux.scala 80:57]
            node _T_1520 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1521 = mux(_T_1520, _T_1505, _T_1519) @[Mux.scala 80:57]
            node _T_1522 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1523 = mux(_T_1522, _T_1509, _T_1521) @[Mux.scala 80:57]
            node _T_1524 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1525 = mux(_T_1524, _T_1511, _T_1523) @[Mux.scala 80:57]
            node _T_1526 = mux(_T_1493, asSInt(UInt<1>("h01")), _T_1525) @[Valu.scala 96:36]
            node _T_1527 = mux(_T_1487, sew_8_vd[8], _T_1526) @[Valu.scala 95:32]
            node _T_1528 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1529 = geq(UInt<4>("h08"), io.vl) @[Valu.scala 110:35]
            node _T_1530 = and(_T_1528, _T_1529) @[Valu.scala 110:28]
            node _T_1531 = lt(UInt<4>("h08"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1532 = and(_T_1530, _T_1531) @[Valu.scala 110:44]
            node _T_1533 = mux(_T_1532, sew_8_vd[8], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1534 = mux(_T_1481, _T_1527, _T_1533) @[Valu.scala 94:11]
            node _T_1535 = mux(_T_1478, sew_8_vd[8], _T_1534) @[Valu.scala 93:11]
            node _T_1536 = lt(UInt<4>("h09"), io.vstart) @[Valu.scala 93:16]
            node _T_1537 = geq(UInt<4>("h09"), io.vstart) @[Valu.scala 94:16]
            node _T_1538 = lt(UInt<4>("h09"), io.vl) @[Valu.scala 94:36]
            node _T_1539 = and(_T_1537, _T_1538) @[Valu.scala 94:29]
            node _T_1540 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1541 = bits(io.vs0, 9, 9) @[Valu.scala 95:56]
            node _T_1542 = eq(_T_1541, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1543 = and(_T_1540, _T_1542) @[Valu.scala 95:47]
            node _T_1544 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1545 = and(_T_1543, _T_1544) @[Valu.scala 95:68]
            node _T_1546 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1547 = bits(io.vs0, 9, 9) @[Valu.scala 96:60]
            node _T_1548 = eq(_T_1547, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1549 = and(_T_1546, _T_1548) @[Valu.scala 96:51]
            node _T_1550 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1551 = and(_T_1549, _T_1550) @[Valu.scala 96:72]
            node _T_1552 = add(sew_8_a[9], sew_8_b[9]) @[Valu.scala 100:35]
            node _T_1553 = tail(_T_1552, 1) @[Valu.scala 100:35]
            node _T_1554 = asSInt(_T_1553) @[Valu.scala 100:35]
            node _T_1555 = sub(sew_8_a[9], sew_8_b[9]) @[Valu.scala 101:37]
            node _T_1556 = tail(_T_1555, 1) @[Valu.scala 101:37]
            node _T_1557 = asSInt(_T_1556) @[Valu.scala 101:37]
            node _T_1558 = and(sew_8_a[9], sew_8_b[9]) @[Valu.scala 102:36]
            node _T_1559 = asSInt(_T_1558) @[Valu.scala 102:36]
            node _T_1560 = or(sew_8_a[9], sew_8_b[9]) @[Valu.scala 103:35]
            node _T_1561 = asSInt(_T_1560) @[Valu.scala 103:35]
            node _T_1562 = xor(sew_8_a[9], sew_8_b[9]) @[Valu.scala 104:36]
            node _T_1563 = asSInt(_T_1562) @[Valu.scala 104:36]
            node _T_1564 = asUInt(sew_8_b[9]) @[Valu.scala 105:40]
            node _T_1565 = asUInt(sew_8_a[9]) @[Valu.scala 105:58]
            node _T_1566 = leq(_T_1564, _T_1565) @[Valu.scala 105:47]
            node _T_1567 = mux(_T_1566, sew_8_b[9], sew_8_a[9]) @[Valu.scala 105:31]
            node _T_1568 = leq(sew_8_b[9], sew_8_a[9]) @[Valu.scala 106:39]
            node _T_1569 = mux(_T_1568, sew_8_b[9], sew_8_a[9]) @[Valu.scala 106:30]
            node _T_1570 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1571 = mux(_T_1570, _T_1554, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1572 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1573 = mux(_T_1572, _T_1557, _T_1571) @[Mux.scala 80:57]
            node _T_1574 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1575 = mux(_T_1574, _T_1559, _T_1573) @[Mux.scala 80:57]
            node _T_1576 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1577 = mux(_T_1576, _T_1561, _T_1575) @[Mux.scala 80:57]
            node _T_1578 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1579 = mux(_T_1578, _T_1563, _T_1577) @[Mux.scala 80:57]
            node _T_1580 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1581 = mux(_T_1580, _T_1567, _T_1579) @[Mux.scala 80:57]
            node _T_1582 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1583 = mux(_T_1582, _T_1569, _T_1581) @[Mux.scala 80:57]
            node _T_1584 = mux(_T_1551, asSInt(UInt<1>("h01")), _T_1583) @[Valu.scala 96:36]
            node _T_1585 = mux(_T_1545, sew_8_vd[9], _T_1584) @[Valu.scala 95:32]
            node _T_1586 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1587 = geq(UInt<4>("h09"), io.vl) @[Valu.scala 110:35]
            node _T_1588 = and(_T_1586, _T_1587) @[Valu.scala 110:28]
            node _T_1589 = lt(UInt<4>("h09"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1590 = and(_T_1588, _T_1589) @[Valu.scala 110:44]
            node _T_1591 = mux(_T_1590, sew_8_vd[9], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1592 = mux(_T_1539, _T_1585, _T_1591) @[Valu.scala 94:11]
            node _T_1593 = mux(_T_1536, sew_8_vd[9], _T_1592) @[Valu.scala 93:11]
            node _T_1594 = lt(UInt<4>("h0a"), io.vstart) @[Valu.scala 93:16]
            node _T_1595 = geq(UInt<4>("h0a"), io.vstart) @[Valu.scala 94:16]
            node _T_1596 = lt(UInt<4>("h0a"), io.vl) @[Valu.scala 94:36]
            node _T_1597 = and(_T_1595, _T_1596) @[Valu.scala 94:29]
            node _T_1598 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1599 = bits(io.vs0, 10, 10) @[Valu.scala 95:56]
            node _T_1600 = eq(_T_1599, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1601 = and(_T_1598, _T_1600) @[Valu.scala 95:47]
            node _T_1602 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1603 = and(_T_1601, _T_1602) @[Valu.scala 95:68]
            node _T_1604 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1605 = bits(io.vs0, 10, 10) @[Valu.scala 96:60]
            node _T_1606 = eq(_T_1605, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1607 = and(_T_1604, _T_1606) @[Valu.scala 96:51]
            node _T_1608 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1609 = and(_T_1607, _T_1608) @[Valu.scala 96:72]
            node _T_1610 = add(sew_8_a[10], sew_8_b[10]) @[Valu.scala 100:35]
            node _T_1611 = tail(_T_1610, 1) @[Valu.scala 100:35]
            node _T_1612 = asSInt(_T_1611) @[Valu.scala 100:35]
            node _T_1613 = sub(sew_8_a[10], sew_8_b[10]) @[Valu.scala 101:37]
            node _T_1614 = tail(_T_1613, 1) @[Valu.scala 101:37]
            node _T_1615 = asSInt(_T_1614) @[Valu.scala 101:37]
            node _T_1616 = and(sew_8_a[10], sew_8_b[10]) @[Valu.scala 102:36]
            node _T_1617 = asSInt(_T_1616) @[Valu.scala 102:36]
            node _T_1618 = or(sew_8_a[10], sew_8_b[10]) @[Valu.scala 103:35]
            node _T_1619 = asSInt(_T_1618) @[Valu.scala 103:35]
            node _T_1620 = xor(sew_8_a[10], sew_8_b[10]) @[Valu.scala 104:36]
            node _T_1621 = asSInt(_T_1620) @[Valu.scala 104:36]
            node _T_1622 = asUInt(sew_8_b[10]) @[Valu.scala 105:40]
            node _T_1623 = asUInt(sew_8_a[10]) @[Valu.scala 105:58]
            node _T_1624 = leq(_T_1622, _T_1623) @[Valu.scala 105:47]
            node _T_1625 = mux(_T_1624, sew_8_b[10], sew_8_a[10]) @[Valu.scala 105:31]
            node _T_1626 = leq(sew_8_b[10], sew_8_a[10]) @[Valu.scala 106:39]
            node _T_1627 = mux(_T_1626, sew_8_b[10], sew_8_a[10]) @[Valu.scala 106:30]
            node _T_1628 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1629 = mux(_T_1628, _T_1612, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1630 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1631 = mux(_T_1630, _T_1615, _T_1629) @[Mux.scala 80:57]
            node _T_1632 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1633 = mux(_T_1632, _T_1617, _T_1631) @[Mux.scala 80:57]
            node _T_1634 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1635 = mux(_T_1634, _T_1619, _T_1633) @[Mux.scala 80:57]
            node _T_1636 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1637 = mux(_T_1636, _T_1621, _T_1635) @[Mux.scala 80:57]
            node _T_1638 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1639 = mux(_T_1638, _T_1625, _T_1637) @[Mux.scala 80:57]
            node _T_1640 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1641 = mux(_T_1640, _T_1627, _T_1639) @[Mux.scala 80:57]
            node _T_1642 = mux(_T_1609, asSInt(UInt<1>("h01")), _T_1641) @[Valu.scala 96:36]
            node _T_1643 = mux(_T_1603, sew_8_vd[10], _T_1642) @[Valu.scala 95:32]
            node _T_1644 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1645 = geq(UInt<4>("h0a"), io.vl) @[Valu.scala 110:35]
            node _T_1646 = and(_T_1644, _T_1645) @[Valu.scala 110:28]
            node _T_1647 = lt(UInt<4>("h0a"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1648 = and(_T_1646, _T_1647) @[Valu.scala 110:44]
            node _T_1649 = mux(_T_1648, sew_8_vd[10], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1650 = mux(_T_1597, _T_1643, _T_1649) @[Valu.scala 94:11]
            node _T_1651 = mux(_T_1594, sew_8_vd[10], _T_1650) @[Valu.scala 93:11]
            node _T_1652 = lt(UInt<4>("h0b"), io.vstart) @[Valu.scala 93:16]
            node _T_1653 = geq(UInt<4>("h0b"), io.vstart) @[Valu.scala 94:16]
            node _T_1654 = lt(UInt<4>("h0b"), io.vl) @[Valu.scala 94:36]
            node _T_1655 = and(_T_1653, _T_1654) @[Valu.scala 94:29]
            node _T_1656 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1657 = bits(io.vs0, 11, 11) @[Valu.scala 95:56]
            node _T_1658 = eq(_T_1657, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1659 = and(_T_1656, _T_1658) @[Valu.scala 95:47]
            node _T_1660 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1661 = and(_T_1659, _T_1660) @[Valu.scala 95:68]
            node _T_1662 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1663 = bits(io.vs0, 11, 11) @[Valu.scala 96:60]
            node _T_1664 = eq(_T_1663, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1665 = and(_T_1662, _T_1664) @[Valu.scala 96:51]
            node _T_1666 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1667 = and(_T_1665, _T_1666) @[Valu.scala 96:72]
            node _T_1668 = add(sew_8_a[11], sew_8_b[11]) @[Valu.scala 100:35]
            node _T_1669 = tail(_T_1668, 1) @[Valu.scala 100:35]
            node _T_1670 = asSInt(_T_1669) @[Valu.scala 100:35]
            node _T_1671 = sub(sew_8_a[11], sew_8_b[11]) @[Valu.scala 101:37]
            node _T_1672 = tail(_T_1671, 1) @[Valu.scala 101:37]
            node _T_1673 = asSInt(_T_1672) @[Valu.scala 101:37]
            node _T_1674 = and(sew_8_a[11], sew_8_b[11]) @[Valu.scala 102:36]
            node _T_1675 = asSInt(_T_1674) @[Valu.scala 102:36]
            node _T_1676 = or(sew_8_a[11], sew_8_b[11]) @[Valu.scala 103:35]
            node _T_1677 = asSInt(_T_1676) @[Valu.scala 103:35]
            node _T_1678 = xor(sew_8_a[11], sew_8_b[11]) @[Valu.scala 104:36]
            node _T_1679 = asSInt(_T_1678) @[Valu.scala 104:36]
            node _T_1680 = asUInt(sew_8_b[11]) @[Valu.scala 105:40]
            node _T_1681 = asUInt(sew_8_a[11]) @[Valu.scala 105:58]
            node _T_1682 = leq(_T_1680, _T_1681) @[Valu.scala 105:47]
            node _T_1683 = mux(_T_1682, sew_8_b[11], sew_8_a[11]) @[Valu.scala 105:31]
            node _T_1684 = leq(sew_8_b[11], sew_8_a[11]) @[Valu.scala 106:39]
            node _T_1685 = mux(_T_1684, sew_8_b[11], sew_8_a[11]) @[Valu.scala 106:30]
            node _T_1686 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1687 = mux(_T_1686, _T_1670, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1688 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1689 = mux(_T_1688, _T_1673, _T_1687) @[Mux.scala 80:57]
            node _T_1690 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1691 = mux(_T_1690, _T_1675, _T_1689) @[Mux.scala 80:57]
            node _T_1692 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1693 = mux(_T_1692, _T_1677, _T_1691) @[Mux.scala 80:57]
            node _T_1694 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1695 = mux(_T_1694, _T_1679, _T_1693) @[Mux.scala 80:57]
            node _T_1696 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1697 = mux(_T_1696, _T_1683, _T_1695) @[Mux.scala 80:57]
            node _T_1698 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1699 = mux(_T_1698, _T_1685, _T_1697) @[Mux.scala 80:57]
            node _T_1700 = mux(_T_1667, asSInt(UInt<1>("h01")), _T_1699) @[Valu.scala 96:36]
            node _T_1701 = mux(_T_1661, sew_8_vd[11], _T_1700) @[Valu.scala 95:32]
            node _T_1702 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1703 = geq(UInt<4>("h0b"), io.vl) @[Valu.scala 110:35]
            node _T_1704 = and(_T_1702, _T_1703) @[Valu.scala 110:28]
            node _T_1705 = lt(UInt<4>("h0b"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1706 = and(_T_1704, _T_1705) @[Valu.scala 110:44]
            node _T_1707 = mux(_T_1706, sew_8_vd[11], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1708 = mux(_T_1655, _T_1701, _T_1707) @[Valu.scala 94:11]
            node _T_1709 = mux(_T_1652, sew_8_vd[11], _T_1708) @[Valu.scala 93:11]
            node _T_1710 = lt(UInt<4>("h0c"), io.vstart) @[Valu.scala 93:16]
            node _T_1711 = geq(UInt<4>("h0c"), io.vstart) @[Valu.scala 94:16]
            node _T_1712 = lt(UInt<4>("h0c"), io.vl) @[Valu.scala 94:36]
            node _T_1713 = and(_T_1711, _T_1712) @[Valu.scala 94:29]
            node _T_1714 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1715 = bits(io.vs0, 12, 12) @[Valu.scala 95:56]
            node _T_1716 = eq(_T_1715, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1717 = and(_T_1714, _T_1716) @[Valu.scala 95:47]
            node _T_1718 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1719 = and(_T_1717, _T_1718) @[Valu.scala 95:68]
            node _T_1720 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1721 = bits(io.vs0, 12, 12) @[Valu.scala 96:60]
            node _T_1722 = eq(_T_1721, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1723 = and(_T_1720, _T_1722) @[Valu.scala 96:51]
            node _T_1724 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1725 = and(_T_1723, _T_1724) @[Valu.scala 96:72]
            node _T_1726 = add(sew_8_a[12], sew_8_b[12]) @[Valu.scala 100:35]
            node _T_1727 = tail(_T_1726, 1) @[Valu.scala 100:35]
            node _T_1728 = asSInt(_T_1727) @[Valu.scala 100:35]
            node _T_1729 = sub(sew_8_a[12], sew_8_b[12]) @[Valu.scala 101:37]
            node _T_1730 = tail(_T_1729, 1) @[Valu.scala 101:37]
            node _T_1731 = asSInt(_T_1730) @[Valu.scala 101:37]
            node _T_1732 = and(sew_8_a[12], sew_8_b[12]) @[Valu.scala 102:36]
            node _T_1733 = asSInt(_T_1732) @[Valu.scala 102:36]
            node _T_1734 = or(sew_8_a[12], sew_8_b[12]) @[Valu.scala 103:35]
            node _T_1735 = asSInt(_T_1734) @[Valu.scala 103:35]
            node _T_1736 = xor(sew_8_a[12], sew_8_b[12]) @[Valu.scala 104:36]
            node _T_1737 = asSInt(_T_1736) @[Valu.scala 104:36]
            node _T_1738 = asUInt(sew_8_b[12]) @[Valu.scala 105:40]
            node _T_1739 = asUInt(sew_8_a[12]) @[Valu.scala 105:58]
            node _T_1740 = leq(_T_1738, _T_1739) @[Valu.scala 105:47]
            node _T_1741 = mux(_T_1740, sew_8_b[12], sew_8_a[12]) @[Valu.scala 105:31]
            node _T_1742 = leq(sew_8_b[12], sew_8_a[12]) @[Valu.scala 106:39]
            node _T_1743 = mux(_T_1742, sew_8_b[12], sew_8_a[12]) @[Valu.scala 106:30]
            node _T_1744 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1745 = mux(_T_1744, _T_1728, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1746 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1747 = mux(_T_1746, _T_1731, _T_1745) @[Mux.scala 80:57]
            node _T_1748 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1749 = mux(_T_1748, _T_1733, _T_1747) @[Mux.scala 80:57]
            node _T_1750 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1751 = mux(_T_1750, _T_1735, _T_1749) @[Mux.scala 80:57]
            node _T_1752 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1753 = mux(_T_1752, _T_1737, _T_1751) @[Mux.scala 80:57]
            node _T_1754 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1755 = mux(_T_1754, _T_1741, _T_1753) @[Mux.scala 80:57]
            node _T_1756 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1757 = mux(_T_1756, _T_1743, _T_1755) @[Mux.scala 80:57]
            node _T_1758 = mux(_T_1725, asSInt(UInt<1>("h01")), _T_1757) @[Valu.scala 96:36]
            node _T_1759 = mux(_T_1719, sew_8_vd[12], _T_1758) @[Valu.scala 95:32]
            node _T_1760 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1761 = geq(UInt<4>("h0c"), io.vl) @[Valu.scala 110:35]
            node _T_1762 = and(_T_1760, _T_1761) @[Valu.scala 110:28]
            node _T_1763 = lt(UInt<4>("h0c"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1764 = and(_T_1762, _T_1763) @[Valu.scala 110:44]
            node _T_1765 = mux(_T_1764, sew_8_vd[12], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1766 = mux(_T_1713, _T_1759, _T_1765) @[Valu.scala 94:11]
            node _T_1767 = mux(_T_1710, sew_8_vd[12], _T_1766) @[Valu.scala 93:11]
            node _T_1768 = lt(UInt<4>("h0d"), io.vstart) @[Valu.scala 93:16]
            node _T_1769 = geq(UInt<4>("h0d"), io.vstart) @[Valu.scala 94:16]
            node _T_1770 = lt(UInt<4>("h0d"), io.vl) @[Valu.scala 94:36]
            node _T_1771 = and(_T_1769, _T_1770) @[Valu.scala 94:29]
            node _T_1772 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1773 = bits(io.vs0, 13, 13) @[Valu.scala 95:56]
            node _T_1774 = eq(_T_1773, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1775 = and(_T_1772, _T_1774) @[Valu.scala 95:47]
            node _T_1776 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1777 = and(_T_1775, _T_1776) @[Valu.scala 95:68]
            node _T_1778 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1779 = bits(io.vs0, 13, 13) @[Valu.scala 96:60]
            node _T_1780 = eq(_T_1779, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1781 = and(_T_1778, _T_1780) @[Valu.scala 96:51]
            node _T_1782 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1783 = and(_T_1781, _T_1782) @[Valu.scala 96:72]
            node _T_1784 = add(sew_8_a[13], sew_8_b[13]) @[Valu.scala 100:35]
            node _T_1785 = tail(_T_1784, 1) @[Valu.scala 100:35]
            node _T_1786 = asSInt(_T_1785) @[Valu.scala 100:35]
            node _T_1787 = sub(sew_8_a[13], sew_8_b[13]) @[Valu.scala 101:37]
            node _T_1788 = tail(_T_1787, 1) @[Valu.scala 101:37]
            node _T_1789 = asSInt(_T_1788) @[Valu.scala 101:37]
            node _T_1790 = and(sew_8_a[13], sew_8_b[13]) @[Valu.scala 102:36]
            node _T_1791 = asSInt(_T_1790) @[Valu.scala 102:36]
            node _T_1792 = or(sew_8_a[13], sew_8_b[13]) @[Valu.scala 103:35]
            node _T_1793 = asSInt(_T_1792) @[Valu.scala 103:35]
            node _T_1794 = xor(sew_8_a[13], sew_8_b[13]) @[Valu.scala 104:36]
            node _T_1795 = asSInt(_T_1794) @[Valu.scala 104:36]
            node _T_1796 = asUInt(sew_8_b[13]) @[Valu.scala 105:40]
            node _T_1797 = asUInt(sew_8_a[13]) @[Valu.scala 105:58]
            node _T_1798 = leq(_T_1796, _T_1797) @[Valu.scala 105:47]
            node _T_1799 = mux(_T_1798, sew_8_b[13], sew_8_a[13]) @[Valu.scala 105:31]
            node _T_1800 = leq(sew_8_b[13], sew_8_a[13]) @[Valu.scala 106:39]
            node _T_1801 = mux(_T_1800, sew_8_b[13], sew_8_a[13]) @[Valu.scala 106:30]
            node _T_1802 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1803 = mux(_T_1802, _T_1786, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1804 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1805 = mux(_T_1804, _T_1789, _T_1803) @[Mux.scala 80:57]
            node _T_1806 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1807 = mux(_T_1806, _T_1791, _T_1805) @[Mux.scala 80:57]
            node _T_1808 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1809 = mux(_T_1808, _T_1793, _T_1807) @[Mux.scala 80:57]
            node _T_1810 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1811 = mux(_T_1810, _T_1795, _T_1809) @[Mux.scala 80:57]
            node _T_1812 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1813 = mux(_T_1812, _T_1799, _T_1811) @[Mux.scala 80:57]
            node _T_1814 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1815 = mux(_T_1814, _T_1801, _T_1813) @[Mux.scala 80:57]
            node _T_1816 = mux(_T_1783, asSInt(UInt<1>("h01")), _T_1815) @[Valu.scala 96:36]
            node _T_1817 = mux(_T_1777, sew_8_vd[13], _T_1816) @[Valu.scala 95:32]
            node _T_1818 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1819 = geq(UInt<4>("h0d"), io.vl) @[Valu.scala 110:35]
            node _T_1820 = and(_T_1818, _T_1819) @[Valu.scala 110:28]
            node _T_1821 = lt(UInt<4>("h0d"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1822 = and(_T_1820, _T_1821) @[Valu.scala 110:44]
            node _T_1823 = mux(_T_1822, sew_8_vd[13], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1824 = mux(_T_1771, _T_1817, _T_1823) @[Valu.scala 94:11]
            node _T_1825 = mux(_T_1768, sew_8_vd[13], _T_1824) @[Valu.scala 93:11]
            node _T_1826 = lt(UInt<4>("h0e"), io.vstart) @[Valu.scala 93:16]
            node _T_1827 = geq(UInt<4>("h0e"), io.vstart) @[Valu.scala 94:16]
            node _T_1828 = lt(UInt<4>("h0e"), io.vl) @[Valu.scala 94:36]
            node _T_1829 = and(_T_1827, _T_1828) @[Valu.scala 94:29]
            node _T_1830 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1831 = bits(io.vs0, 14, 14) @[Valu.scala 95:56]
            node _T_1832 = eq(_T_1831, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1833 = and(_T_1830, _T_1832) @[Valu.scala 95:47]
            node _T_1834 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1835 = and(_T_1833, _T_1834) @[Valu.scala 95:68]
            node _T_1836 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1837 = bits(io.vs0, 14, 14) @[Valu.scala 96:60]
            node _T_1838 = eq(_T_1837, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1839 = and(_T_1836, _T_1838) @[Valu.scala 96:51]
            node _T_1840 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1841 = and(_T_1839, _T_1840) @[Valu.scala 96:72]
            node _T_1842 = add(sew_8_a[14], sew_8_b[14]) @[Valu.scala 100:35]
            node _T_1843 = tail(_T_1842, 1) @[Valu.scala 100:35]
            node _T_1844 = asSInt(_T_1843) @[Valu.scala 100:35]
            node _T_1845 = sub(sew_8_a[14], sew_8_b[14]) @[Valu.scala 101:37]
            node _T_1846 = tail(_T_1845, 1) @[Valu.scala 101:37]
            node _T_1847 = asSInt(_T_1846) @[Valu.scala 101:37]
            node _T_1848 = and(sew_8_a[14], sew_8_b[14]) @[Valu.scala 102:36]
            node _T_1849 = asSInt(_T_1848) @[Valu.scala 102:36]
            node _T_1850 = or(sew_8_a[14], sew_8_b[14]) @[Valu.scala 103:35]
            node _T_1851 = asSInt(_T_1850) @[Valu.scala 103:35]
            node _T_1852 = xor(sew_8_a[14], sew_8_b[14]) @[Valu.scala 104:36]
            node _T_1853 = asSInt(_T_1852) @[Valu.scala 104:36]
            node _T_1854 = asUInt(sew_8_b[14]) @[Valu.scala 105:40]
            node _T_1855 = asUInt(sew_8_a[14]) @[Valu.scala 105:58]
            node _T_1856 = leq(_T_1854, _T_1855) @[Valu.scala 105:47]
            node _T_1857 = mux(_T_1856, sew_8_b[14], sew_8_a[14]) @[Valu.scala 105:31]
            node _T_1858 = leq(sew_8_b[14], sew_8_a[14]) @[Valu.scala 106:39]
            node _T_1859 = mux(_T_1858, sew_8_b[14], sew_8_a[14]) @[Valu.scala 106:30]
            node _T_1860 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1861 = mux(_T_1860, _T_1844, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1862 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1863 = mux(_T_1862, _T_1847, _T_1861) @[Mux.scala 80:57]
            node _T_1864 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1865 = mux(_T_1864, _T_1849, _T_1863) @[Mux.scala 80:57]
            node _T_1866 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1867 = mux(_T_1866, _T_1851, _T_1865) @[Mux.scala 80:57]
            node _T_1868 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1869 = mux(_T_1868, _T_1853, _T_1867) @[Mux.scala 80:57]
            node _T_1870 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1871 = mux(_T_1870, _T_1857, _T_1869) @[Mux.scala 80:57]
            node _T_1872 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1873 = mux(_T_1872, _T_1859, _T_1871) @[Mux.scala 80:57]
            node _T_1874 = mux(_T_1841, asSInt(UInt<1>("h01")), _T_1873) @[Valu.scala 96:36]
            node _T_1875 = mux(_T_1835, sew_8_vd[14], _T_1874) @[Valu.scala 95:32]
            node _T_1876 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1877 = geq(UInt<4>("h0e"), io.vl) @[Valu.scala 110:35]
            node _T_1878 = and(_T_1876, _T_1877) @[Valu.scala 110:28]
            node _T_1879 = lt(UInt<4>("h0e"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1880 = and(_T_1878, _T_1879) @[Valu.scala 110:44]
            node _T_1881 = mux(_T_1880, sew_8_vd[14], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1882 = mux(_T_1829, _T_1875, _T_1881) @[Valu.scala 94:11]
            node _T_1883 = mux(_T_1826, sew_8_vd[14], _T_1882) @[Valu.scala 93:11]
            node _T_1884 = lt(UInt<4>("h0f"), io.vstart) @[Valu.scala 93:16]
            node _T_1885 = geq(UInt<4>("h0f"), io.vstart) @[Valu.scala 94:16]
            node _T_1886 = lt(UInt<4>("h0f"), io.vl) @[Valu.scala 94:36]
            node _T_1887 = and(_T_1885, _T_1886) @[Valu.scala 94:29]
            node _T_1888 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 95:39]
            node _T_1889 = bits(io.vs0, 15, 15) @[Valu.scala 95:56]
            node _T_1890 = eq(_T_1889, UInt<1>("h00")) @[Valu.scala 95:60]
            node _T_1891 = and(_T_1888, _T_1890) @[Valu.scala 95:47]
            node _T_1892 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 95:78]
            node _T_1893 = and(_T_1891, _T_1892) @[Valu.scala 95:68]
            node _T_1894 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 96:43]
            node _T_1895 = bits(io.vs0, 15, 15) @[Valu.scala 96:60]
            node _T_1896 = eq(_T_1895, UInt<1>("h00")) @[Valu.scala 96:64]
            node _T_1897 = and(_T_1894, _T_1896) @[Valu.scala 96:51]
            node _T_1898 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 96:82]
            node _T_1899 = and(_T_1897, _T_1898) @[Valu.scala 96:72]
            node _T_1900 = add(sew_8_a[15], sew_8_b[15]) @[Valu.scala 100:35]
            node _T_1901 = tail(_T_1900, 1) @[Valu.scala 100:35]
            node _T_1902 = asSInt(_T_1901) @[Valu.scala 100:35]
            node _T_1903 = sub(sew_8_a[15], sew_8_b[15]) @[Valu.scala 101:37]
            node _T_1904 = tail(_T_1903, 1) @[Valu.scala 101:37]
            node _T_1905 = asSInt(_T_1904) @[Valu.scala 101:37]
            node _T_1906 = and(sew_8_a[15], sew_8_b[15]) @[Valu.scala 102:36]
            node _T_1907 = asSInt(_T_1906) @[Valu.scala 102:36]
            node _T_1908 = or(sew_8_a[15], sew_8_b[15]) @[Valu.scala 103:35]
            node _T_1909 = asSInt(_T_1908) @[Valu.scala 103:35]
            node _T_1910 = xor(sew_8_a[15], sew_8_b[15]) @[Valu.scala 104:36]
            node _T_1911 = asSInt(_T_1910) @[Valu.scala 104:36]
            node _T_1912 = asUInt(sew_8_b[15]) @[Valu.scala 105:40]
            node _T_1913 = asUInt(sew_8_a[15]) @[Valu.scala 105:58]
            node _T_1914 = leq(_T_1912, _T_1913) @[Valu.scala 105:47]
            node _T_1915 = mux(_T_1914, sew_8_b[15], sew_8_a[15]) @[Valu.scala 105:31]
            node _T_1916 = leq(sew_8_b[15], sew_8_a[15]) @[Valu.scala 106:39]
            node _T_1917 = mux(_T_1916, sew_8_b[15], sew_8_a[15]) @[Valu.scala 106:30]
            node _T_1918 = eq(UInt<1>("h00"), io.aluc) @[Mux.scala 80:60]
            node _T_1919 = mux(_T_1918, _T_1902, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
            node _T_1920 = eq(UInt<8>("h0b8"), io.aluc) @[Mux.scala 80:60]
            node _T_1921 = mux(_T_1920, _T_1905, _T_1919) @[Mux.scala 80:57]
            node _T_1922 = eq(UInt<7>("h048"), io.aluc) @[Mux.scala 80:60]
            node _T_1923 = mux(_T_1922, _T_1907, _T_1921) @[Mux.scala 80:57]
            node _T_1924 = eq(UInt<7>("h050"), io.aluc) @[Mux.scala 80:60]
            node _T_1925 = mux(_T_1924, _T_1909, _T_1923) @[Mux.scala 80:57]
            node _T_1926 = eq(UInt<7>("h058"), io.aluc) @[Mux.scala 80:60]
            node _T_1927 = mux(_T_1926, _T_1911, _T_1925) @[Mux.scala 80:57]
            node _T_1928 = eq(UInt<6>("h020"), io.aluc) @[Mux.scala 80:60]
            node _T_1929 = mux(_T_1928, _T_1915, _T_1927) @[Mux.scala 80:57]
            node _T_1930 = eq(UInt<6>("h028"), io.aluc) @[Mux.scala 80:60]
            node _T_1931 = mux(_T_1930, _T_1917, _T_1929) @[Mux.scala 80:57]
            node _T_1932 = mux(_T_1899, asSInt(UInt<1>("h01")), _T_1931) @[Valu.scala 96:36]
            node _T_1933 = mux(_T_1893, sew_8_vd[15], _T_1932) @[Valu.scala 95:32]
            node _T_1934 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 110:20]
            node _T_1935 = geq(UInt<4>("h0f"), io.vl) @[Valu.scala 110:35]
            node _T_1936 = and(_T_1934, _T_1935) @[Valu.scala 110:28]
            node _T_1937 = lt(UInt<4>("h0f"), UInt<5>("h010")) @[Valu.scala 110:51]
            node _T_1938 = and(_T_1936, _T_1937) @[Valu.scala 110:44]
            node _T_1939 = mux(_T_1938, sew_8_vd[15], asSInt(UInt<1>("h01"))) @[Valu.scala 110:12]
            node _T_1940 = mux(_T_1887, _T_1933, _T_1939) @[Valu.scala 94:11]
            node _T_1941 = mux(_T_1884, sew_8_vd[15], _T_1940) @[Valu.scala 93:11]
            node lo_lo_lo_lo = asUInt(_T_1071) @[Cat.scala 30:58]
            node lo_lo_lo_hi = asUInt(_T_1129) @[Cat.scala 30:58]
            node lo_lo_lo_1 = cat(lo_lo_lo_hi, lo_lo_lo_lo) @[Cat.scala 30:58]
            node lo_lo_hi_lo = asUInt(_T_1187) @[Cat.scala 30:58]
            node lo_lo_hi_hi = asUInt(_T_1245) @[Cat.scala 30:58]
            node lo_lo_hi_1 = cat(lo_lo_hi_hi, lo_lo_hi_lo) @[Cat.scala 30:58]
            node lo_lo_2 = cat(lo_lo_hi_1, lo_lo_lo_1) @[Cat.scala 30:58]
            node lo_hi_lo_lo = asUInt(_T_1303) @[Cat.scala 30:58]
            node lo_hi_lo_hi = asUInt(_T_1361) @[Cat.scala 30:58]
            node lo_hi_lo_1 = cat(lo_hi_lo_hi, lo_hi_lo_lo) @[Cat.scala 30:58]
            node lo_hi_hi_lo = asUInt(_T_1419) @[Cat.scala 30:58]
            node lo_hi_hi_hi = asUInt(_T_1477) @[Cat.scala 30:58]
            node lo_hi_hi_1 = cat(lo_hi_hi_hi, lo_hi_hi_lo) @[Cat.scala 30:58]
            node lo_hi_2 = cat(lo_hi_hi_1, lo_hi_lo_1) @[Cat.scala 30:58]
            node lo_3 = cat(lo_hi_2, lo_lo_2) @[Cat.scala 30:58]
            node hi_lo_lo_lo = asUInt(_T_1535) @[Cat.scala 30:58]
            node hi_lo_lo_hi = asUInt(_T_1593) @[Cat.scala 30:58]
            node hi_lo_lo_1 = cat(hi_lo_lo_hi, hi_lo_lo_lo) @[Cat.scala 30:58]
            node hi_lo_hi_lo = asUInt(_T_1651) @[Cat.scala 30:58]
            node hi_lo_hi_hi = asUInt(_T_1709) @[Cat.scala 30:58]
            node hi_lo_hi_1 = cat(hi_lo_hi_hi, hi_lo_hi_lo) @[Cat.scala 30:58]
            node hi_lo_2 = cat(hi_lo_hi_1, hi_lo_lo_1) @[Cat.scala 30:58]
            node hi_hi_lo_lo = asUInt(_T_1767) @[Cat.scala 30:58]
            node hi_hi_lo_hi = asUInt(_T_1825) @[Cat.scala 30:58]
            node hi_hi_lo_1 = cat(hi_hi_lo_hi, hi_hi_lo_lo) @[Cat.scala 30:58]
            node hi_hi_hi_lo = asUInt(_T_1883) @[Cat.scala 30:58]
            node hi_hi_hi_hi = asUInt(_T_1941) @[Cat.scala 30:58]
            node hi_hi_hi_1 = cat(hi_hi_hi_hi, hi_hi_hi_lo) @[Cat.scala 30:58]
            node hi_hi_2 = cat(hi_hi_hi_1, hi_hi_lo_1) @[Cat.scala 30:58]
            node hi_3 = cat(hi_hi_2, hi_lo_2) @[Cat.scala 30:58]
            node _T_1942 = cat(hi_3, lo_3) @[Cat.scala 30:58]
            node _T_1943 = asSInt(_T_1942) @[Valu.scala 113:24]
            io.v_output <= _T_1943 @[Valu.scala 206:25]
            skip @[Valu.scala 205:74]
          else : @[Valu.scala 209:69]
            node _T_1944 = eq(io.sew, UInt<2>("h03")) @[Valu.scala 209:27]
            node _T_1945 = bits(io.aluc, 2, 0) @[Valu.scala 209:50]
            node _T_1946 = eq(_T_1945, UInt<2>("h03")) @[Valu.scala 209:56]
            node _T_1947 = and(_T_1944, _T_1946) @[Valu.scala 209:40]
            when _T_1947 : @[Valu.scala 209:69]
              node lo_4 = asUInt(io.in_B) @[Cat.scala 30:58]
              node hi_4 = asUInt(asSInt(UInt<32>("h00"))) @[Cat.scala 30:58]
              node _T_1948 = cat(hi_4, lo_4) @[Cat.scala 30:58]
              node _T_1949 = asSInt(_T_1948) @[Valu.scala 210:47]
              node _T_1950 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 119:16]
              node _T_1951 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 120:16]
              node _T_1952 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 120:36]
              node _T_1953 = and(_T_1951, _T_1952) @[Valu.scala 120:29]
              node _T_1954 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
              node _T_1955 = bits(io.vs0, 0, 0) @[Valu.scala 121:56]
              node _T_1956 = eq(_T_1955, UInt<1>("h00")) @[Valu.scala 121:60]
              node _T_1957 = and(_T_1954, _T_1956) @[Valu.scala 121:47]
              node _T_1958 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
              node _T_1959 = and(_T_1957, _T_1958) @[Valu.scala 121:68]
              node _T_1960 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
              node _T_1961 = bits(io.vs0, 0, 0) @[Valu.scala 122:60]
              node _T_1962 = eq(_T_1961, UInt<1>("h00")) @[Valu.scala 122:64]
              node _T_1963 = and(_T_1960, _T_1962) @[Valu.scala 122:51]
              node _T_1964 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
              node _T_1965 = and(_T_1963, _T_1964) @[Valu.scala 122:72]
              node _T_1966 = add(sew_64_b[0], _T_1949) @[Valu.scala 126:37]
              node _T_1967 = tail(_T_1966, 1) @[Valu.scala 126:37]
              node _T_1968 = asSInt(_T_1967) @[Valu.scala 126:37]
              node _T_1969 = sub(_T_1949, sew_64_b[0]) @[Valu.scala 127:33]
              node _T_1970 = tail(_T_1969, 1) @[Valu.scala 127:33]
              node _T_1971 = asSInt(_T_1970) @[Valu.scala 127:33]
              node _T_1972 = and(sew_64_b[0], _T_1949) @[Valu.scala 128:36]
              node _T_1973 = asSInt(_T_1972) @[Valu.scala 128:36]
              node _T_1974 = or(sew_64_b[0], _T_1949) @[Valu.scala 129:35]
              node _T_1975 = asSInt(_T_1974) @[Valu.scala 129:35]
              node _T_1976 = xor(sew_64_b[0], _T_1949) @[Valu.scala 130:36]
              node _T_1977 = asSInt(_T_1976) @[Valu.scala 130:36]
              node _T_1978 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
              node _T_1979 = mux(_T_1978, _T_1968, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
              node _T_1980 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
              node _T_1981 = mux(_T_1980, _T_1971, _T_1979) @[Mux.scala 80:57]
              node _T_1982 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
              node _T_1983 = mux(_T_1982, _T_1973, _T_1981) @[Mux.scala 80:57]
              node _T_1984 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
              node _T_1985 = mux(_T_1984, _T_1975, _T_1983) @[Mux.scala 80:57]
              node _T_1986 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
              node _T_1987 = mux(_T_1986, _T_1977, _T_1985) @[Mux.scala 80:57]
              node _T_1988 = mux(_T_1965, asSInt(UInt<1>("h01")), _T_1987) @[Valu.scala 122:36]
              node _T_1989 = mux(_T_1959, sew_64_vd[0], _T_1988) @[Valu.scala 121:32]
              node _T_1990 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
              node _T_1991 = geq(UInt<1>("h00"), io.vl) @[Valu.scala 135:35]
              node _T_1992 = and(_T_1990, _T_1991) @[Valu.scala 135:28]
              node _T_1993 = lt(UInt<1>("h00"), UInt<2>("h02")) @[Valu.scala 135:51]
              node _T_1994 = and(_T_1992, _T_1993) @[Valu.scala 135:44]
              node _T_1995 = mux(_T_1994, sew_64_vd[0], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
              node _T_1996 = mux(_T_1953, _T_1989, _T_1995) @[Valu.scala 120:11]
              node _T_1997 = mux(_T_1950, sew_64_vd[0], _T_1996) @[Valu.scala 119:11]
              node _T_1998 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 119:16]
              node _T_1999 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 120:16]
              node _T_2000 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 120:36]
              node _T_2001 = and(_T_1999, _T_2000) @[Valu.scala 120:29]
              node _T_2002 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
              node _T_2003 = bits(io.vs0, 1, 1) @[Valu.scala 121:56]
              node _T_2004 = eq(_T_2003, UInt<1>("h00")) @[Valu.scala 121:60]
              node _T_2005 = and(_T_2002, _T_2004) @[Valu.scala 121:47]
              node _T_2006 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
              node _T_2007 = and(_T_2005, _T_2006) @[Valu.scala 121:68]
              node _T_2008 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
              node _T_2009 = bits(io.vs0, 1, 1) @[Valu.scala 122:60]
              node _T_2010 = eq(_T_2009, UInt<1>("h00")) @[Valu.scala 122:64]
              node _T_2011 = and(_T_2008, _T_2010) @[Valu.scala 122:51]
              node _T_2012 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
              node _T_2013 = and(_T_2011, _T_2012) @[Valu.scala 122:72]
              node _T_2014 = add(sew_64_b[1], _T_1949) @[Valu.scala 126:37]
              node _T_2015 = tail(_T_2014, 1) @[Valu.scala 126:37]
              node _T_2016 = asSInt(_T_2015) @[Valu.scala 126:37]
              node _T_2017 = sub(_T_1949, sew_64_b[1]) @[Valu.scala 127:33]
              node _T_2018 = tail(_T_2017, 1) @[Valu.scala 127:33]
              node _T_2019 = asSInt(_T_2018) @[Valu.scala 127:33]
              node _T_2020 = and(sew_64_b[1], _T_1949) @[Valu.scala 128:36]
              node _T_2021 = asSInt(_T_2020) @[Valu.scala 128:36]
              node _T_2022 = or(sew_64_b[1], _T_1949) @[Valu.scala 129:35]
              node _T_2023 = asSInt(_T_2022) @[Valu.scala 129:35]
              node _T_2024 = xor(sew_64_b[1], _T_1949) @[Valu.scala 130:36]
              node _T_2025 = asSInt(_T_2024) @[Valu.scala 130:36]
              node _T_2026 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
              node _T_2027 = mux(_T_2026, _T_2016, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
              node _T_2028 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
              node _T_2029 = mux(_T_2028, _T_2019, _T_2027) @[Mux.scala 80:57]
              node _T_2030 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
              node _T_2031 = mux(_T_2030, _T_2021, _T_2029) @[Mux.scala 80:57]
              node _T_2032 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
              node _T_2033 = mux(_T_2032, _T_2023, _T_2031) @[Mux.scala 80:57]
              node _T_2034 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
              node _T_2035 = mux(_T_2034, _T_2025, _T_2033) @[Mux.scala 80:57]
              node _T_2036 = mux(_T_2013, asSInt(UInt<1>("h01")), _T_2035) @[Valu.scala 122:36]
              node _T_2037 = mux(_T_2007, sew_64_vd[1], _T_2036) @[Valu.scala 121:32]
              node _T_2038 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
              node _T_2039 = geq(UInt<1>("h01"), io.vl) @[Valu.scala 135:35]
              node _T_2040 = and(_T_2038, _T_2039) @[Valu.scala 135:28]
              node _T_2041 = lt(UInt<1>("h01"), UInt<2>("h02")) @[Valu.scala 135:51]
              node _T_2042 = and(_T_2040, _T_2041) @[Valu.scala 135:44]
              node _T_2043 = mux(_T_2042, sew_64_vd[1], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
              node _T_2044 = mux(_T_2001, _T_2037, _T_2043) @[Valu.scala 120:11]
              node _T_2045 = mux(_T_1998, sew_64_vd[1], _T_2044) @[Valu.scala 119:11]
              node lo_5 = asUInt(_T_1997) @[Cat.scala 30:58]
              node hi_5 = asUInt(_T_2045) @[Cat.scala 30:58]
              node _T_2046 = cat(hi_5, lo_5) @[Cat.scala 30:58]
              node _T_2047 = asSInt(_T_2046) @[Valu.scala 138:24]
              io.v_output <= _T_2047 @[Valu.scala 211:21]
              skip @[Valu.scala 209:69]
            else : @[Valu.scala 212:69]
              node _T_2048 = eq(io.sew, UInt<2>("h02")) @[Valu.scala 212:27]
              node _T_2049 = bits(io.aluc, 2, 0) @[Valu.scala 212:50]
              node _T_2050 = eq(_T_2049, UInt<2>("h03")) @[Valu.scala 212:56]
              node _T_2051 = and(_T_2048, _T_2050) @[Valu.scala 212:40]
              when _T_2051 : @[Valu.scala 212:69]
                node _T_2052 = bits(io.in_B, 31, 0) @[Valu.scala 213:30]
                node _T_2053 = asSInt(_T_2052) @[Valu.scala 213:37]
                node _T_2054 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 119:16]
                node _T_2055 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 120:16]
                node _T_2056 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 120:36]
                node _T_2057 = and(_T_2055, _T_2056) @[Valu.scala 120:29]
                node _T_2058 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                node _T_2059 = bits(io.vs0, 0, 0) @[Valu.scala 121:56]
                node _T_2060 = eq(_T_2059, UInt<1>("h00")) @[Valu.scala 121:60]
                node _T_2061 = and(_T_2058, _T_2060) @[Valu.scala 121:47]
                node _T_2062 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                node _T_2063 = and(_T_2061, _T_2062) @[Valu.scala 121:68]
                node _T_2064 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                node _T_2065 = bits(io.vs0, 0, 0) @[Valu.scala 122:60]
                node _T_2066 = eq(_T_2065, UInt<1>("h00")) @[Valu.scala 122:64]
                node _T_2067 = and(_T_2064, _T_2066) @[Valu.scala 122:51]
                node _T_2068 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                node _T_2069 = and(_T_2067, _T_2068) @[Valu.scala 122:72]
                node _T_2070 = add(sew_32_b[0], _T_2053) @[Valu.scala 126:37]
                node _T_2071 = tail(_T_2070, 1) @[Valu.scala 126:37]
                node _T_2072 = asSInt(_T_2071) @[Valu.scala 126:37]
                node _T_2073 = sub(_T_2053, sew_32_b[0]) @[Valu.scala 127:33]
                node _T_2074 = tail(_T_2073, 1) @[Valu.scala 127:33]
                node _T_2075 = asSInt(_T_2074) @[Valu.scala 127:33]
                node _T_2076 = and(sew_32_b[0], _T_2053) @[Valu.scala 128:36]
                node _T_2077 = asSInt(_T_2076) @[Valu.scala 128:36]
                node _T_2078 = or(sew_32_b[0], _T_2053) @[Valu.scala 129:35]
                node _T_2079 = asSInt(_T_2078) @[Valu.scala 129:35]
                node _T_2080 = xor(sew_32_b[0], _T_2053) @[Valu.scala 130:36]
                node _T_2081 = asSInt(_T_2080) @[Valu.scala 130:36]
                node _T_2082 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                node _T_2083 = mux(_T_2082, _T_2072, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                node _T_2084 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                node _T_2085 = mux(_T_2084, _T_2075, _T_2083) @[Mux.scala 80:57]
                node _T_2086 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                node _T_2087 = mux(_T_2086, _T_2077, _T_2085) @[Mux.scala 80:57]
                node _T_2088 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                node _T_2089 = mux(_T_2088, _T_2079, _T_2087) @[Mux.scala 80:57]
                node _T_2090 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                node _T_2091 = mux(_T_2090, _T_2081, _T_2089) @[Mux.scala 80:57]
                node _T_2092 = mux(_T_2069, asSInt(UInt<1>("h01")), _T_2091) @[Valu.scala 122:36]
                node _T_2093 = mux(_T_2063, sew_32_vd[0], _T_2092) @[Valu.scala 121:32]
                node _T_2094 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                node _T_2095 = geq(UInt<1>("h00"), io.vl) @[Valu.scala 135:35]
                node _T_2096 = and(_T_2094, _T_2095) @[Valu.scala 135:28]
                node _T_2097 = lt(UInt<1>("h00"), UInt<3>("h04")) @[Valu.scala 135:51]
                node _T_2098 = and(_T_2096, _T_2097) @[Valu.scala 135:44]
                node _T_2099 = mux(_T_2098, sew_32_vd[0], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                node _T_2100 = mux(_T_2057, _T_2093, _T_2099) @[Valu.scala 120:11]
                node _T_2101 = mux(_T_2054, sew_32_vd[0], _T_2100) @[Valu.scala 119:11]
                node _T_2102 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 119:16]
                node _T_2103 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 120:16]
                node _T_2104 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 120:36]
                node _T_2105 = and(_T_2103, _T_2104) @[Valu.scala 120:29]
                node _T_2106 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                node _T_2107 = bits(io.vs0, 1, 1) @[Valu.scala 121:56]
                node _T_2108 = eq(_T_2107, UInt<1>("h00")) @[Valu.scala 121:60]
                node _T_2109 = and(_T_2106, _T_2108) @[Valu.scala 121:47]
                node _T_2110 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                node _T_2111 = and(_T_2109, _T_2110) @[Valu.scala 121:68]
                node _T_2112 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                node _T_2113 = bits(io.vs0, 1, 1) @[Valu.scala 122:60]
                node _T_2114 = eq(_T_2113, UInt<1>("h00")) @[Valu.scala 122:64]
                node _T_2115 = and(_T_2112, _T_2114) @[Valu.scala 122:51]
                node _T_2116 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                node _T_2117 = and(_T_2115, _T_2116) @[Valu.scala 122:72]
                node _T_2118 = add(sew_32_b[1], _T_2053) @[Valu.scala 126:37]
                node _T_2119 = tail(_T_2118, 1) @[Valu.scala 126:37]
                node _T_2120 = asSInt(_T_2119) @[Valu.scala 126:37]
                node _T_2121 = sub(_T_2053, sew_32_b[1]) @[Valu.scala 127:33]
                node _T_2122 = tail(_T_2121, 1) @[Valu.scala 127:33]
                node _T_2123 = asSInt(_T_2122) @[Valu.scala 127:33]
                node _T_2124 = and(sew_32_b[1], _T_2053) @[Valu.scala 128:36]
                node _T_2125 = asSInt(_T_2124) @[Valu.scala 128:36]
                node _T_2126 = or(sew_32_b[1], _T_2053) @[Valu.scala 129:35]
                node _T_2127 = asSInt(_T_2126) @[Valu.scala 129:35]
                node _T_2128 = xor(sew_32_b[1], _T_2053) @[Valu.scala 130:36]
                node _T_2129 = asSInt(_T_2128) @[Valu.scala 130:36]
                node _T_2130 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                node _T_2131 = mux(_T_2130, _T_2120, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                node _T_2132 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                node _T_2133 = mux(_T_2132, _T_2123, _T_2131) @[Mux.scala 80:57]
                node _T_2134 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                node _T_2135 = mux(_T_2134, _T_2125, _T_2133) @[Mux.scala 80:57]
                node _T_2136 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                node _T_2137 = mux(_T_2136, _T_2127, _T_2135) @[Mux.scala 80:57]
                node _T_2138 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                node _T_2139 = mux(_T_2138, _T_2129, _T_2137) @[Mux.scala 80:57]
                node _T_2140 = mux(_T_2117, asSInt(UInt<1>("h01")), _T_2139) @[Valu.scala 122:36]
                node _T_2141 = mux(_T_2111, sew_32_vd[1], _T_2140) @[Valu.scala 121:32]
                node _T_2142 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                node _T_2143 = geq(UInt<1>("h01"), io.vl) @[Valu.scala 135:35]
                node _T_2144 = and(_T_2142, _T_2143) @[Valu.scala 135:28]
                node _T_2145 = lt(UInt<1>("h01"), UInt<3>("h04")) @[Valu.scala 135:51]
                node _T_2146 = and(_T_2144, _T_2145) @[Valu.scala 135:44]
                node _T_2147 = mux(_T_2146, sew_32_vd[1], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                node _T_2148 = mux(_T_2105, _T_2141, _T_2147) @[Valu.scala 120:11]
                node _T_2149 = mux(_T_2102, sew_32_vd[1], _T_2148) @[Valu.scala 119:11]
                node _T_2150 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 119:16]
                node _T_2151 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 120:16]
                node _T_2152 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 120:36]
                node _T_2153 = and(_T_2151, _T_2152) @[Valu.scala 120:29]
                node _T_2154 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                node _T_2155 = bits(io.vs0, 2, 2) @[Valu.scala 121:56]
                node _T_2156 = eq(_T_2155, UInt<1>("h00")) @[Valu.scala 121:60]
                node _T_2157 = and(_T_2154, _T_2156) @[Valu.scala 121:47]
                node _T_2158 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                node _T_2159 = and(_T_2157, _T_2158) @[Valu.scala 121:68]
                node _T_2160 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                node _T_2161 = bits(io.vs0, 2, 2) @[Valu.scala 122:60]
                node _T_2162 = eq(_T_2161, UInt<1>("h00")) @[Valu.scala 122:64]
                node _T_2163 = and(_T_2160, _T_2162) @[Valu.scala 122:51]
                node _T_2164 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                node _T_2165 = and(_T_2163, _T_2164) @[Valu.scala 122:72]
                node _T_2166 = add(sew_32_b[2], _T_2053) @[Valu.scala 126:37]
                node _T_2167 = tail(_T_2166, 1) @[Valu.scala 126:37]
                node _T_2168 = asSInt(_T_2167) @[Valu.scala 126:37]
                node _T_2169 = sub(_T_2053, sew_32_b[2]) @[Valu.scala 127:33]
                node _T_2170 = tail(_T_2169, 1) @[Valu.scala 127:33]
                node _T_2171 = asSInt(_T_2170) @[Valu.scala 127:33]
                node _T_2172 = and(sew_32_b[2], _T_2053) @[Valu.scala 128:36]
                node _T_2173 = asSInt(_T_2172) @[Valu.scala 128:36]
                node _T_2174 = or(sew_32_b[2], _T_2053) @[Valu.scala 129:35]
                node _T_2175 = asSInt(_T_2174) @[Valu.scala 129:35]
                node _T_2176 = xor(sew_32_b[2], _T_2053) @[Valu.scala 130:36]
                node _T_2177 = asSInt(_T_2176) @[Valu.scala 130:36]
                node _T_2178 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                node _T_2179 = mux(_T_2178, _T_2168, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                node _T_2180 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                node _T_2181 = mux(_T_2180, _T_2171, _T_2179) @[Mux.scala 80:57]
                node _T_2182 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                node _T_2183 = mux(_T_2182, _T_2173, _T_2181) @[Mux.scala 80:57]
                node _T_2184 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                node _T_2185 = mux(_T_2184, _T_2175, _T_2183) @[Mux.scala 80:57]
                node _T_2186 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                node _T_2187 = mux(_T_2186, _T_2177, _T_2185) @[Mux.scala 80:57]
                node _T_2188 = mux(_T_2165, asSInt(UInt<1>("h01")), _T_2187) @[Valu.scala 122:36]
                node _T_2189 = mux(_T_2159, sew_32_vd[2], _T_2188) @[Valu.scala 121:32]
                node _T_2190 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                node _T_2191 = geq(UInt<2>("h02"), io.vl) @[Valu.scala 135:35]
                node _T_2192 = and(_T_2190, _T_2191) @[Valu.scala 135:28]
                node _T_2193 = lt(UInt<2>("h02"), UInt<3>("h04")) @[Valu.scala 135:51]
                node _T_2194 = and(_T_2192, _T_2193) @[Valu.scala 135:44]
                node _T_2195 = mux(_T_2194, sew_32_vd[2], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                node _T_2196 = mux(_T_2153, _T_2189, _T_2195) @[Valu.scala 120:11]
                node _T_2197 = mux(_T_2150, sew_32_vd[2], _T_2196) @[Valu.scala 119:11]
                node _T_2198 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 119:16]
                node _T_2199 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 120:16]
                node _T_2200 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 120:36]
                node _T_2201 = and(_T_2199, _T_2200) @[Valu.scala 120:29]
                node _T_2202 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                node _T_2203 = bits(io.vs0, 3, 3) @[Valu.scala 121:56]
                node _T_2204 = eq(_T_2203, UInt<1>("h00")) @[Valu.scala 121:60]
                node _T_2205 = and(_T_2202, _T_2204) @[Valu.scala 121:47]
                node _T_2206 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                node _T_2207 = and(_T_2205, _T_2206) @[Valu.scala 121:68]
                node _T_2208 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                node _T_2209 = bits(io.vs0, 3, 3) @[Valu.scala 122:60]
                node _T_2210 = eq(_T_2209, UInt<1>("h00")) @[Valu.scala 122:64]
                node _T_2211 = and(_T_2208, _T_2210) @[Valu.scala 122:51]
                node _T_2212 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                node _T_2213 = and(_T_2211, _T_2212) @[Valu.scala 122:72]
                node _T_2214 = add(sew_32_b[3], _T_2053) @[Valu.scala 126:37]
                node _T_2215 = tail(_T_2214, 1) @[Valu.scala 126:37]
                node _T_2216 = asSInt(_T_2215) @[Valu.scala 126:37]
                node _T_2217 = sub(_T_2053, sew_32_b[3]) @[Valu.scala 127:33]
                node _T_2218 = tail(_T_2217, 1) @[Valu.scala 127:33]
                node _T_2219 = asSInt(_T_2218) @[Valu.scala 127:33]
                node _T_2220 = and(sew_32_b[3], _T_2053) @[Valu.scala 128:36]
                node _T_2221 = asSInt(_T_2220) @[Valu.scala 128:36]
                node _T_2222 = or(sew_32_b[3], _T_2053) @[Valu.scala 129:35]
                node _T_2223 = asSInt(_T_2222) @[Valu.scala 129:35]
                node _T_2224 = xor(sew_32_b[3], _T_2053) @[Valu.scala 130:36]
                node _T_2225 = asSInt(_T_2224) @[Valu.scala 130:36]
                node _T_2226 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                node _T_2227 = mux(_T_2226, _T_2216, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                node _T_2228 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                node _T_2229 = mux(_T_2228, _T_2219, _T_2227) @[Mux.scala 80:57]
                node _T_2230 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                node _T_2231 = mux(_T_2230, _T_2221, _T_2229) @[Mux.scala 80:57]
                node _T_2232 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                node _T_2233 = mux(_T_2232, _T_2223, _T_2231) @[Mux.scala 80:57]
                node _T_2234 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                node _T_2235 = mux(_T_2234, _T_2225, _T_2233) @[Mux.scala 80:57]
                node _T_2236 = mux(_T_2213, asSInt(UInt<1>("h01")), _T_2235) @[Valu.scala 122:36]
                node _T_2237 = mux(_T_2207, sew_32_vd[3], _T_2236) @[Valu.scala 121:32]
                node _T_2238 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                node _T_2239 = geq(UInt<2>("h03"), io.vl) @[Valu.scala 135:35]
                node _T_2240 = and(_T_2238, _T_2239) @[Valu.scala 135:28]
                node _T_2241 = lt(UInt<2>("h03"), UInt<3>("h04")) @[Valu.scala 135:51]
                node _T_2242 = and(_T_2240, _T_2241) @[Valu.scala 135:44]
                node _T_2243 = mux(_T_2242, sew_32_vd[3], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                node _T_2244 = mux(_T_2201, _T_2237, _T_2243) @[Valu.scala 120:11]
                node _T_2245 = mux(_T_2198, sew_32_vd[3], _T_2244) @[Valu.scala 119:11]
                node lo_lo_3 = asUInt(_T_2101) @[Cat.scala 30:58]
                node lo_hi_3 = asUInt(_T_2149) @[Cat.scala 30:58]
                node lo_6 = cat(lo_hi_3, lo_lo_3) @[Cat.scala 30:58]
                node hi_lo_3 = asUInt(_T_2197) @[Cat.scala 30:58]
                node hi_hi_3 = asUInt(_T_2245) @[Cat.scala 30:58]
                node hi_6 = cat(hi_hi_3, hi_lo_3) @[Cat.scala 30:58]
                node _T_2246 = cat(hi_6, lo_6) @[Cat.scala 30:58]
                node _T_2247 = asSInt(_T_2246) @[Valu.scala 138:24]
                io.v_output <= _T_2247 @[Valu.scala 214:25]
                skip @[Valu.scala 212:69]
              else : @[Valu.scala 215:69]
                node _T_2248 = eq(io.sew, UInt<1>("h00")) @[Valu.scala 215:27]
                node _T_2249 = bits(io.aluc, 2, 0) @[Valu.scala 215:50]
                node _T_2250 = eq(_T_2249, UInt<2>("h03")) @[Valu.scala 215:56]
                node _T_2251 = and(_T_2248, _T_2250) @[Valu.scala 215:40]
                when _T_2251 : @[Valu.scala 215:69]
                  node _T_2252 = bits(io.in_B, 7, 0) @[Valu.scala 216:30]
                  node _T_2253 = asSInt(_T_2252) @[Valu.scala 216:36]
                  node _T_2254 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 119:16]
                  node _T_2255 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 120:16]
                  node _T_2256 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 120:36]
                  node _T_2257 = and(_T_2255, _T_2256) @[Valu.scala 120:29]
                  node _T_2258 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2259 = bits(io.vs0, 0, 0) @[Valu.scala 121:56]
                  node _T_2260 = eq(_T_2259, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2261 = and(_T_2258, _T_2260) @[Valu.scala 121:47]
                  node _T_2262 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2263 = and(_T_2261, _T_2262) @[Valu.scala 121:68]
                  node _T_2264 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2265 = bits(io.vs0, 0, 0) @[Valu.scala 122:60]
                  node _T_2266 = eq(_T_2265, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2267 = and(_T_2264, _T_2266) @[Valu.scala 122:51]
                  node _T_2268 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2269 = and(_T_2267, _T_2268) @[Valu.scala 122:72]
                  node _T_2270 = add(sew_8_b[0], _T_2253) @[Valu.scala 126:37]
                  node _T_2271 = tail(_T_2270, 1) @[Valu.scala 126:37]
                  node _T_2272 = asSInt(_T_2271) @[Valu.scala 126:37]
                  node _T_2273 = sub(_T_2253, sew_8_b[0]) @[Valu.scala 127:33]
                  node _T_2274 = tail(_T_2273, 1) @[Valu.scala 127:33]
                  node _T_2275 = asSInt(_T_2274) @[Valu.scala 127:33]
                  node _T_2276 = and(sew_8_b[0], _T_2253) @[Valu.scala 128:36]
                  node _T_2277 = asSInt(_T_2276) @[Valu.scala 128:36]
                  node _T_2278 = or(sew_8_b[0], _T_2253) @[Valu.scala 129:35]
                  node _T_2279 = asSInt(_T_2278) @[Valu.scala 129:35]
                  node _T_2280 = xor(sew_8_b[0], _T_2253) @[Valu.scala 130:36]
                  node _T_2281 = asSInt(_T_2280) @[Valu.scala 130:36]
                  node _T_2282 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2283 = mux(_T_2282, _T_2272, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2284 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2285 = mux(_T_2284, _T_2275, _T_2283) @[Mux.scala 80:57]
                  node _T_2286 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2287 = mux(_T_2286, _T_2277, _T_2285) @[Mux.scala 80:57]
                  node _T_2288 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2289 = mux(_T_2288, _T_2279, _T_2287) @[Mux.scala 80:57]
                  node _T_2290 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2291 = mux(_T_2290, _T_2281, _T_2289) @[Mux.scala 80:57]
                  node _T_2292 = mux(_T_2269, asSInt(UInt<1>("h01")), _T_2291) @[Valu.scala 122:36]
                  node _T_2293 = mux(_T_2263, sew_8_vd[0], _T_2292) @[Valu.scala 121:32]
                  node _T_2294 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2295 = geq(UInt<1>("h00"), io.vl) @[Valu.scala 135:35]
                  node _T_2296 = and(_T_2294, _T_2295) @[Valu.scala 135:28]
                  node _T_2297 = lt(UInt<1>("h00"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2298 = and(_T_2296, _T_2297) @[Valu.scala 135:44]
                  node _T_2299 = mux(_T_2298, sew_8_vd[0], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2300 = mux(_T_2257, _T_2293, _T_2299) @[Valu.scala 120:11]
                  node _T_2301 = mux(_T_2254, sew_8_vd[0], _T_2300) @[Valu.scala 119:11]
                  node _T_2302 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 119:16]
                  node _T_2303 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 120:16]
                  node _T_2304 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 120:36]
                  node _T_2305 = and(_T_2303, _T_2304) @[Valu.scala 120:29]
                  node _T_2306 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2307 = bits(io.vs0, 1, 1) @[Valu.scala 121:56]
                  node _T_2308 = eq(_T_2307, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2309 = and(_T_2306, _T_2308) @[Valu.scala 121:47]
                  node _T_2310 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2311 = and(_T_2309, _T_2310) @[Valu.scala 121:68]
                  node _T_2312 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2313 = bits(io.vs0, 1, 1) @[Valu.scala 122:60]
                  node _T_2314 = eq(_T_2313, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2315 = and(_T_2312, _T_2314) @[Valu.scala 122:51]
                  node _T_2316 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2317 = and(_T_2315, _T_2316) @[Valu.scala 122:72]
                  node _T_2318 = add(sew_8_b[1], _T_2253) @[Valu.scala 126:37]
                  node _T_2319 = tail(_T_2318, 1) @[Valu.scala 126:37]
                  node _T_2320 = asSInt(_T_2319) @[Valu.scala 126:37]
                  node _T_2321 = sub(_T_2253, sew_8_b[1]) @[Valu.scala 127:33]
                  node _T_2322 = tail(_T_2321, 1) @[Valu.scala 127:33]
                  node _T_2323 = asSInt(_T_2322) @[Valu.scala 127:33]
                  node _T_2324 = and(sew_8_b[1], _T_2253) @[Valu.scala 128:36]
                  node _T_2325 = asSInt(_T_2324) @[Valu.scala 128:36]
                  node _T_2326 = or(sew_8_b[1], _T_2253) @[Valu.scala 129:35]
                  node _T_2327 = asSInt(_T_2326) @[Valu.scala 129:35]
                  node _T_2328 = xor(sew_8_b[1], _T_2253) @[Valu.scala 130:36]
                  node _T_2329 = asSInt(_T_2328) @[Valu.scala 130:36]
                  node _T_2330 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2331 = mux(_T_2330, _T_2320, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2332 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2333 = mux(_T_2332, _T_2323, _T_2331) @[Mux.scala 80:57]
                  node _T_2334 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2335 = mux(_T_2334, _T_2325, _T_2333) @[Mux.scala 80:57]
                  node _T_2336 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2337 = mux(_T_2336, _T_2327, _T_2335) @[Mux.scala 80:57]
                  node _T_2338 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2339 = mux(_T_2338, _T_2329, _T_2337) @[Mux.scala 80:57]
                  node _T_2340 = mux(_T_2317, asSInt(UInt<1>("h01")), _T_2339) @[Valu.scala 122:36]
                  node _T_2341 = mux(_T_2311, sew_8_vd[1], _T_2340) @[Valu.scala 121:32]
                  node _T_2342 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2343 = geq(UInt<1>("h01"), io.vl) @[Valu.scala 135:35]
                  node _T_2344 = and(_T_2342, _T_2343) @[Valu.scala 135:28]
                  node _T_2345 = lt(UInt<1>("h01"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2346 = and(_T_2344, _T_2345) @[Valu.scala 135:44]
                  node _T_2347 = mux(_T_2346, sew_8_vd[1], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2348 = mux(_T_2305, _T_2341, _T_2347) @[Valu.scala 120:11]
                  node _T_2349 = mux(_T_2302, sew_8_vd[1], _T_2348) @[Valu.scala 119:11]
                  node _T_2350 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 119:16]
                  node _T_2351 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 120:16]
                  node _T_2352 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 120:36]
                  node _T_2353 = and(_T_2351, _T_2352) @[Valu.scala 120:29]
                  node _T_2354 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2355 = bits(io.vs0, 2, 2) @[Valu.scala 121:56]
                  node _T_2356 = eq(_T_2355, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2357 = and(_T_2354, _T_2356) @[Valu.scala 121:47]
                  node _T_2358 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2359 = and(_T_2357, _T_2358) @[Valu.scala 121:68]
                  node _T_2360 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2361 = bits(io.vs0, 2, 2) @[Valu.scala 122:60]
                  node _T_2362 = eq(_T_2361, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2363 = and(_T_2360, _T_2362) @[Valu.scala 122:51]
                  node _T_2364 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2365 = and(_T_2363, _T_2364) @[Valu.scala 122:72]
                  node _T_2366 = add(sew_8_b[2], _T_2253) @[Valu.scala 126:37]
                  node _T_2367 = tail(_T_2366, 1) @[Valu.scala 126:37]
                  node _T_2368 = asSInt(_T_2367) @[Valu.scala 126:37]
                  node _T_2369 = sub(_T_2253, sew_8_b[2]) @[Valu.scala 127:33]
                  node _T_2370 = tail(_T_2369, 1) @[Valu.scala 127:33]
                  node _T_2371 = asSInt(_T_2370) @[Valu.scala 127:33]
                  node _T_2372 = and(sew_8_b[2], _T_2253) @[Valu.scala 128:36]
                  node _T_2373 = asSInt(_T_2372) @[Valu.scala 128:36]
                  node _T_2374 = or(sew_8_b[2], _T_2253) @[Valu.scala 129:35]
                  node _T_2375 = asSInt(_T_2374) @[Valu.scala 129:35]
                  node _T_2376 = xor(sew_8_b[2], _T_2253) @[Valu.scala 130:36]
                  node _T_2377 = asSInt(_T_2376) @[Valu.scala 130:36]
                  node _T_2378 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2379 = mux(_T_2378, _T_2368, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2380 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2381 = mux(_T_2380, _T_2371, _T_2379) @[Mux.scala 80:57]
                  node _T_2382 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2383 = mux(_T_2382, _T_2373, _T_2381) @[Mux.scala 80:57]
                  node _T_2384 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2385 = mux(_T_2384, _T_2375, _T_2383) @[Mux.scala 80:57]
                  node _T_2386 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2387 = mux(_T_2386, _T_2377, _T_2385) @[Mux.scala 80:57]
                  node _T_2388 = mux(_T_2365, asSInt(UInt<1>("h01")), _T_2387) @[Valu.scala 122:36]
                  node _T_2389 = mux(_T_2359, sew_8_vd[2], _T_2388) @[Valu.scala 121:32]
                  node _T_2390 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2391 = geq(UInt<2>("h02"), io.vl) @[Valu.scala 135:35]
                  node _T_2392 = and(_T_2390, _T_2391) @[Valu.scala 135:28]
                  node _T_2393 = lt(UInt<2>("h02"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2394 = and(_T_2392, _T_2393) @[Valu.scala 135:44]
                  node _T_2395 = mux(_T_2394, sew_8_vd[2], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2396 = mux(_T_2353, _T_2389, _T_2395) @[Valu.scala 120:11]
                  node _T_2397 = mux(_T_2350, sew_8_vd[2], _T_2396) @[Valu.scala 119:11]
                  node _T_2398 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 119:16]
                  node _T_2399 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 120:16]
                  node _T_2400 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 120:36]
                  node _T_2401 = and(_T_2399, _T_2400) @[Valu.scala 120:29]
                  node _T_2402 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2403 = bits(io.vs0, 3, 3) @[Valu.scala 121:56]
                  node _T_2404 = eq(_T_2403, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2405 = and(_T_2402, _T_2404) @[Valu.scala 121:47]
                  node _T_2406 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2407 = and(_T_2405, _T_2406) @[Valu.scala 121:68]
                  node _T_2408 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2409 = bits(io.vs0, 3, 3) @[Valu.scala 122:60]
                  node _T_2410 = eq(_T_2409, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2411 = and(_T_2408, _T_2410) @[Valu.scala 122:51]
                  node _T_2412 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2413 = and(_T_2411, _T_2412) @[Valu.scala 122:72]
                  node _T_2414 = add(sew_8_b[3], _T_2253) @[Valu.scala 126:37]
                  node _T_2415 = tail(_T_2414, 1) @[Valu.scala 126:37]
                  node _T_2416 = asSInt(_T_2415) @[Valu.scala 126:37]
                  node _T_2417 = sub(_T_2253, sew_8_b[3]) @[Valu.scala 127:33]
                  node _T_2418 = tail(_T_2417, 1) @[Valu.scala 127:33]
                  node _T_2419 = asSInt(_T_2418) @[Valu.scala 127:33]
                  node _T_2420 = and(sew_8_b[3], _T_2253) @[Valu.scala 128:36]
                  node _T_2421 = asSInt(_T_2420) @[Valu.scala 128:36]
                  node _T_2422 = or(sew_8_b[3], _T_2253) @[Valu.scala 129:35]
                  node _T_2423 = asSInt(_T_2422) @[Valu.scala 129:35]
                  node _T_2424 = xor(sew_8_b[3], _T_2253) @[Valu.scala 130:36]
                  node _T_2425 = asSInt(_T_2424) @[Valu.scala 130:36]
                  node _T_2426 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2427 = mux(_T_2426, _T_2416, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2428 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2429 = mux(_T_2428, _T_2419, _T_2427) @[Mux.scala 80:57]
                  node _T_2430 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2431 = mux(_T_2430, _T_2421, _T_2429) @[Mux.scala 80:57]
                  node _T_2432 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2433 = mux(_T_2432, _T_2423, _T_2431) @[Mux.scala 80:57]
                  node _T_2434 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2435 = mux(_T_2434, _T_2425, _T_2433) @[Mux.scala 80:57]
                  node _T_2436 = mux(_T_2413, asSInt(UInt<1>("h01")), _T_2435) @[Valu.scala 122:36]
                  node _T_2437 = mux(_T_2407, sew_8_vd[3], _T_2436) @[Valu.scala 121:32]
                  node _T_2438 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2439 = geq(UInt<2>("h03"), io.vl) @[Valu.scala 135:35]
                  node _T_2440 = and(_T_2438, _T_2439) @[Valu.scala 135:28]
                  node _T_2441 = lt(UInt<2>("h03"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2442 = and(_T_2440, _T_2441) @[Valu.scala 135:44]
                  node _T_2443 = mux(_T_2442, sew_8_vd[3], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2444 = mux(_T_2401, _T_2437, _T_2443) @[Valu.scala 120:11]
                  node _T_2445 = mux(_T_2398, sew_8_vd[3], _T_2444) @[Valu.scala 119:11]
                  node _T_2446 = lt(UInt<3>("h04"), io.vstart) @[Valu.scala 119:16]
                  node _T_2447 = geq(UInt<3>("h04"), io.vstart) @[Valu.scala 120:16]
                  node _T_2448 = lt(UInt<3>("h04"), io.vl) @[Valu.scala 120:36]
                  node _T_2449 = and(_T_2447, _T_2448) @[Valu.scala 120:29]
                  node _T_2450 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2451 = bits(io.vs0, 4, 4) @[Valu.scala 121:56]
                  node _T_2452 = eq(_T_2451, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2453 = and(_T_2450, _T_2452) @[Valu.scala 121:47]
                  node _T_2454 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2455 = and(_T_2453, _T_2454) @[Valu.scala 121:68]
                  node _T_2456 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2457 = bits(io.vs0, 4, 4) @[Valu.scala 122:60]
                  node _T_2458 = eq(_T_2457, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2459 = and(_T_2456, _T_2458) @[Valu.scala 122:51]
                  node _T_2460 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2461 = and(_T_2459, _T_2460) @[Valu.scala 122:72]
                  node _T_2462 = add(sew_8_b[4], _T_2253) @[Valu.scala 126:37]
                  node _T_2463 = tail(_T_2462, 1) @[Valu.scala 126:37]
                  node _T_2464 = asSInt(_T_2463) @[Valu.scala 126:37]
                  node _T_2465 = sub(_T_2253, sew_8_b[4]) @[Valu.scala 127:33]
                  node _T_2466 = tail(_T_2465, 1) @[Valu.scala 127:33]
                  node _T_2467 = asSInt(_T_2466) @[Valu.scala 127:33]
                  node _T_2468 = and(sew_8_b[4], _T_2253) @[Valu.scala 128:36]
                  node _T_2469 = asSInt(_T_2468) @[Valu.scala 128:36]
                  node _T_2470 = or(sew_8_b[4], _T_2253) @[Valu.scala 129:35]
                  node _T_2471 = asSInt(_T_2470) @[Valu.scala 129:35]
                  node _T_2472 = xor(sew_8_b[4], _T_2253) @[Valu.scala 130:36]
                  node _T_2473 = asSInt(_T_2472) @[Valu.scala 130:36]
                  node _T_2474 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2475 = mux(_T_2474, _T_2464, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2476 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2477 = mux(_T_2476, _T_2467, _T_2475) @[Mux.scala 80:57]
                  node _T_2478 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2479 = mux(_T_2478, _T_2469, _T_2477) @[Mux.scala 80:57]
                  node _T_2480 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2481 = mux(_T_2480, _T_2471, _T_2479) @[Mux.scala 80:57]
                  node _T_2482 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2483 = mux(_T_2482, _T_2473, _T_2481) @[Mux.scala 80:57]
                  node _T_2484 = mux(_T_2461, asSInt(UInt<1>("h01")), _T_2483) @[Valu.scala 122:36]
                  node _T_2485 = mux(_T_2455, sew_8_vd[4], _T_2484) @[Valu.scala 121:32]
                  node _T_2486 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2487 = geq(UInt<3>("h04"), io.vl) @[Valu.scala 135:35]
                  node _T_2488 = and(_T_2486, _T_2487) @[Valu.scala 135:28]
                  node _T_2489 = lt(UInt<3>("h04"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2490 = and(_T_2488, _T_2489) @[Valu.scala 135:44]
                  node _T_2491 = mux(_T_2490, sew_8_vd[4], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2492 = mux(_T_2449, _T_2485, _T_2491) @[Valu.scala 120:11]
                  node _T_2493 = mux(_T_2446, sew_8_vd[4], _T_2492) @[Valu.scala 119:11]
                  node _T_2494 = lt(UInt<3>("h05"), io.vstart) @[Valu.scala 119:16]
                  node _T_2495 = geq(UInt<3>("h05"), io.vstart) @[Valu.scala 120:16]
                  node _T_2496 = lt(UInt<3>("h05"), io.vl) @[Valu.scala 120:36]
                  node _T_2497 = and(_T_2495, _T_2496) @[Valu.scala 120:29]
                  node _T_2498 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2499 = bits(io.vs0, 5, 5) @[Valu.scala 121:56]
                  node _T_2500 = eq(_T_2499, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2501 = and(_T_2498, _T_2500) @[Valu.scala 121:47]
                  node _T_2502 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2503 = and(_T_2501, _T_2502) @[Valu.scala 121:68]
                  node _T_2504 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2505 = bits(io.vs0, 5, 5) @[Valu.scala 122:60]
                  node _T_2506 = eq(_T_2505, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2507 = and(_T_2504, _T_2506) @[Valu.scala 122:51]
                  node _T_2508 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2509 = and(_T_2507, _T_2508) @[Valu.scala 122:72]
                  node _T_2510 = add(sew_8_b[5], _T_2253) @[Valu.scala 126:37]
                  node _T_2511 = tail(_T_2510, 1) @[Valu.scala 126:37]
                  node _T_2512 = asSInt(_T_2511) @[Valu.scala 126:37]
                  node _T_2513 = sub(_T_2253, sew_8_b[5]) @[Valu.scala 127:33]
                  node _T_2514 = tail(_T_2513, 1) @[Valu.scala 127:33]
                  node _T_2515 = asSInt(_T_2514) @[Valu.scala 127:33]
                  node _T_2516 = and(sew_8_b[5], _T_2253) @[Valu.scala 128:36]
                  node _T_2517 = asSInt(_T_2516) @[Valu.scala 128:36]
                  node _T_2518 = or(sew_8_b[5], _T_2253) @[Valu.scala 129:35]
                  node _T_2519 = asSInt(_T_2518) @[Valu.scala 129:35]
                  node _T_2520 = xor(sew_8_b[5], _T_2253) @[Valu.scala 130:36]
                  node _T_2521 = asSInt(_T_2520) @[Valu.scala 130:36]
                  node _T_2522 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2523 = mux(_T_2522, _T_2512, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2524 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2525 = mux(_T_2524, _T_2515, _T_2523) @[Mux.scala 80:57]
                  node _T_2526 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2527 = mux(_T_2526, _T_2517, _T_2525) @[Mux.scala 80:57]
                  node _T_2528 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2529 = mux(_T_2528, _T_2519, _T_2527) @[Mux.scala 80:57]
                  node _T_2530 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2531 = mux(_T_2530, _T_2521, _T_2529) @[Mux.scala 80:57]
                  node _T_2532 = mux(_T_2509, asSInt(UInt<1>("h01")), _T_2531) @[Valu.scala 122:36]
                  node _T_2533 = mux(_T_2503, sew_8_vd[5], _T_2532) @[Valu.scala 121:32]
                  node _T_2534 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2535 = geq(UInt<3>("h05"), io.vl) @[Valu.scala 135:35]
                  node _T_2536 = and(_T_2534, _T_2535) @[Valu.scala 135:28]
                  node _T_2537 = lt(UInt<3>("h05"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2538 = and(_T_2536, _T_2537) @[Valu.scala 135:44]
                  node _T_2539 = mux(_T_2538, sew_8_vd[5], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2540 = mux(_T_2497, _T_2533, _T_2539) @[Valu.scala 120:11]
                  node _T_2541 = mux(_T_2494, sew_8_vd[5], _T_2540) @[Valu.scala 119:11]
                  node _T_2542 = lt(UInt<3>("h06"), io.vstart) @[Valu.scala 119:16]
                  node _T_2543 = geq(UInt<3>("h06"), io.vstart) @[Valu.scala 120:16]
                  node _T_2544 = lt(UInt<3>("h06"), io.vl) @[Valu.scala 120:36]
                  node _T_2545 = and(_T_2543, _T_2544) @[Valu.scala 120:29]
                  node _T_2546 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2547 = bits(io.vs0, 6, 6) @[Valu.scala 121:56]
                  node _T_2548 = eq(_T_2547, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2549 = and(_T_2546, _T_2548) @[Valu.scala 121:47]
                  node _T_2550 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2551 = and(_T_2549, _T_2550) @[Valu.scala 121:68]
                  node _T_2552 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2553 = bits(io.vs0, 6, 6) @[Valu.scala 122:60]
                  node _T_2554 = eq(_T_2553, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2555 = and(_T_2552, _T_2554) @[Valu.scala 122:51]
                  node _T_2556 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2557 = and(_T_2555, _T_2556) @[Valu.scala 122:72]
                  node _T_2558 = add(sew_8_b[6], _T_2253) @[Valu.scala 126:37]
                  node _T_2559 = tail(_T_2558, 1) @[Valu.scala 126:37]
                  node _T_2560 = asSInt(_T_2559) @[Valu.scala 126:37]
                  node _T_2561 = sub(_T_2253, sew_8_b[6]) @[Valu.scala 127:33]
                  node _T_2562 = tail(_T_2561, 1) @[Valu.scala 127:33]
                  node _T_2563 = asSInt(_T_2562) @[Valu.scala 127:33]
                  node _T_2564 = and(sew_8_b[6], _T_2253) @[Valu.scala 128:36]
                  node _T_2565 = asSInt(_T_2564) @[Valu.scala 128:36]
                  node _T_2566 = or(sew_8_b[6], _T_2253) @[Valu.scala 129:35]
                  node _T_2567 = asSInt(_T_2566) @[Valu.scala 129:35]
                  node _T_2568 = xor(sew_8_b[6], _T_2253) @[Valu.scala 130:36]
                  node _T_2569 = asSInt(_T_2568) @[Valu.scala 130:36]
                  node _T_2570 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2571 = mux(_T_2570, _T_2560, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2572 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2573 = mux(_T_2572, _T_2563, _T_2571) @[Mux.scala 80:57]
                  node _T_2574 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2575 = mux(_T_2574, _T_2565, _T_2573) @[Mux.scala 80:57]
                  node _T_2576 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2577 = mux(_T_2576, _T_2567, _T_2575) @[Mux.scala 80:57]
                  node _T_2578 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2579 = mux(_T_2578, _T_2569, _T_2577) @[Mux.scala 80:57]
                  node _T_2580 = mux(_T_2557, asSInt(UInt<1>("h01")), _T_2579) @[Valu.scala 122:36]
                  node _T_2581 = mux(_T_2551, sew_8_vd[6], _T_2580) @[Valu.scala 121:32]
                  node _T_2582 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2583 = geq(UInt<3>("h06"), io.vl) @[Valu.scala 135:35]
                  node _T_2584 = and(_T_2582, _T_2583) @[Valu.scala 135:28]
                  node _T_2585 = lt(UInt<3>("h06"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2586 = and(_T_2584, _T_2585) @[Valu.scala 135:44]
                  node _T_2587 = mux(_T_2586, sew_8_vd[6], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2588 = mux(_T_2545, _T_2581, _T_2587) @[Valu.scala 120:11]
                  node _T_2589 = mux(_T_2542, sew_8_vd[6], _T_2588) @[Valu.scala 119:11]
                  node _T_2590 = lt(UInt<3>("h07"), io.vstart) @[Valu.scala 119:16]
                  node _T_2591 = geq(UInt<3>("h07"), io.vstart) @[Valu.scala 120:16]
                  node _T_2592 = lt(UInt<3>("h07"), io.vl) @[Valu.scala 120:36]
                  node _T_2593 = and(_T_2591, _T_2592) @[Valu.scala 120:29]
                  node _T_2594 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2595 = bits(io.vs0, 7, 7) @[Valu.scala 121:56]
                  node _T_2596 = eq(_T_2595, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2597 = and(_T_2594, _T_2596) @[Valu.scala 121:47]
                  node _T_2598 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2599 = and(_T_2597, _T_2598) @[Valu.scala 121:68]
                  node _T_2600 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2601 = bits(io.vs0, 7, 7) @[Valu.scala 122:60]
                  node _T_2602 = eq(_T_2601, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2603 = and(_T_2600, _T_2602) @[Valu.scala 122:51]
                  node _T_2604 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2605 = and(_T_2603, _T_2604) @[Valu.scala 122:72]
                  node _T_2606 = add(sew_8_b[7], _T_2253) @[Valu.scala 126:37]
                  node _T_2607 = tail(_T_2606, 1) @[Valu.scala 126:37]
                  node _T_2608 = asSInt(_T_2607) @[Valu.scala 126:37]
                  node _T_2609 = sub(_T_2253, sew_8_b[7]) @[Valu.scala 127:33]
                  node _T_2610 = tail(_T_2609, 1) @[Valu.scala 127:33]
                  node _T_2611 = asSInt(_T_2610) @[Valu.scala 127:33]
                  node _T_2612 = and(sew_8_b[7], _T_2253) @[Valu.scala 128:36]
                  node _T_2613 = asSInt(_T_2612) @[Valu.scala 128:36]
                  node _T_2614 = or(sew_8_b[7], _T_2253) @[Valu.scala 129:35]
                  node _T_2615 = asSInt(_T_2614) @[Valu.scala 129:35]
                  node _T_2616 = xor(sew_8_b[7], _T_2253) @[Valu.scala 130:36]
                  node _T_2617 = asSInt(_T_2616) @[Valu.scala 130:36]
                  node _T_2618 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2619 = mux(_T_2618, _T_2608, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2620 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2621 = mux(_T_2620, _T_2611, _T_2619) @[Mux.scala 80:57]
                  node _T_2622 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2623 = mux(_T_2622, _T_2613, _T_2621) @[Mux.scala 80:57]
                  node _T_2624 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2625 = mux(_T_2624, _T_2615, _T_2623) @[Mux.scala 80:57]
                  node _T_2626 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2627 = mux(_T_2626, _T_2617, _T_2625) @[Mux.scala 80:57]
                  node _T_2628 = mux(_T_2605, asSInt(UInt<1>("h01")), _T_2627) @[Valu.scala 122:36]
                  node _T_2629 = mux(_T_2599, sew_8_vd[7], _T_2628) @[Valu.scala 121:32]
                  node _T_2630 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2631 = geq(UInt<3>("h07"), io.vl) @[Valu.scala 135:35]
                  node _T_2632 = and(_T_2630, _T_2631) @[Valu.scala 135:28]
                  node _T_2633 = lt(UInt<3>("h07"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2634 = and(_T_2632, _T_2633) @[Valu.scala 135:44]
                  node _T_2635 = mux(_T_2634, sew_8_vd[7], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2636 = mux(_T_2593, _T_2629, _T_2635) @[Valu.scala 120:11]
                  node _T_2637 = mux(_T_2590, sew_8_vd[7], _T_2636) @[Valu.scala 119:11]
                  node _T_2638 = lt(UInt<4>("h08"), io.vstart) @[Valu.scala 119:16]
                  node _T_2639 = geq(UInt<4>("h08"), io.vstart) @[Valu.scala 120:16]
                  node _T_2640 = lt(UInt<4>("h08"), io.vl) @[Valu.scala 120:36]
                  node _T_2641 = and(_T_2639, _T_2640) @[Valu.scala 120:29]
                  node _T_2642 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2643 = bits(io.vs0, 8, 8) @[Valu.scala 121:56]
                  node _T_2644 = eq(_T_2643, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2645 = and(_T_2642, _T_2644) @[Valu.scala 121:47]
                  node _T_2646 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2647 = and(_T_2645, _T_2646) @[Valu.scala 121:68]
                  node _T_2648 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2649 = bits(io.vs0, 8, 8) @[Valu.scala 122:60]
                  node _T_2650 = eq(_T_2649, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2651 = and(_T_2648, _T_2650) @[Valu.scala 122:51]
                  node _T_2652 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2653 = and(_T_2651, _T_2652) @[Valu.scala 122:72]
                  node _T_2654 = add(sew_8_b[8], _T_2253) @[Valu.scala 126:37]
                  node _T_2655 = tail(_T_2654, 1) @[Valu.scala 126:37]
                  node _T_2656 = asSInt(_T_2655) @[Valu.scala 126:37]
                  node _T_2657 = sub(_T_2253, sew_8_b[8]) @[Valu.scala 127:33]
                  node _T_2658 = tail(_T_2657, 1) @[Valu.scala 127:33]
                  node _T_2659 = asSInt(_T_2658) @[Valu.scala 127:33]
                  node _T_2660 = and(sew_8_b[8], _T_2253) @[Valu.scala 128:36]
                  node _T_2661 = asSInt(_T_2660) @[Valu.scala 128:36]
                  node _T_2662 = or(sew_8_b[8], _T_2253) @[Valu.scala 129:35]
                  node _T_2663 = asSInt(_T_2662) @[Valu.scala 129:35]
                  node _T_2664 = xor(sew_8_b[8], _T_2253) @[Valu.scala 130:36]
                  node _T_2665 = asSInt(_T_2664) @[Valu.scala 130:36]
                  node _T_2666 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2667 = mux(_T_2666, _T_2656, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2668 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2669 = mux(_T_2668, _T_2659, _T_2667) @[Mux.scala 80:57]
                  node _T_2670 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2671 = mux(_T_2670, _T_2661, _T_2669) @[Mux.scala 80:57]
                  node _T_2672 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2673 = mux(_T_2672, _T_2663, _T_2671) @[Mux.scala 80:57]
                  node _T_2674 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2675 = mux(_T_2674, _T_2665, _T_2673) @[Mux.scala 80:57]
                  node _T_2676 = mux(_T_2653, asSInt(UInt<1>("h01")), _T_2675) @[Valu.scala 122:36]
                  node _T_2677 = mux(_T_2647, sew_8_vd[8], _T_2676) @[Valu.scala 121:32]
                  node _T_2678 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2679 = geq(UInt<4>("h08"), io.vl) @[Valu.scala 135:35]
                  node _T_2680 = and(_T_2678, _T_2679) @[Valu.scala 135:28]
                  node _T_2681 = lt(UInt<4>("h08"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2682 = and(_T_2680, _T_2681) @[Valu.scala 135:44]
                  node _T_2683 = mux(_T_2682, sew_8_vd[8], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2684 = mux(_T_2641, _T_2677, _T_2683) @[Valu.scala 120:11]
                  node _T_2685 = mux(_T_2638, sew_8_vd[8], _T_2684) @[Valu.scala 119:11]
                  node _T_2686 = lt(UInt<4>("h09"), io.vstart) @[Valu.scala 119:16]
                  node _T_2687 = geq(UInt<4>("h09"), io.vstart) @[Valu.scala 120:16]
                  node _T_2688 = lt(UInt<4>("h09"), io.vl) @[Valu.scala 120:36]
                  node _T_2689 = and(_T_2687, _T_2688) @[Valu.scala 120:29]
                  node _T_2690 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2691 = bits(io.vs0, 9, 9) @[Valu.scala 121:56]
                  node _T_2692 = eq(_T_2691, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2693 = and(_T_2690, _T_2692) @[Valu.scala 121:47]
                  node _T_2694 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2695 = and(_T_2693, _T_2694) @[Valu.scala 121:68]
                  node _T_2696 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2697 = bits(io.vs0, 9, 9) @[Valu.scala 122:60]
                  node _T_2698 = eq(_T_2697, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2699 = and(_T_2696, _T_2698) @[Valu.scala 122:51]
                  node _T_2700 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2701 = and(_T_2699, _T_2700) @[Valu.scala 122:72]
                  node _T_2702 = add(sew_8_b[9], _T_2253) @[Valu.scala 126:37]
                  node _T_2703 = tail(_T_2702, 1) @[Valu.scala 126:37]
                  node _T_2704 = asSInt(_T_2703) @[Valu.scala 126:37]
                  node _T_2705 = sub(_T_2253, sew_8_b[9]) @[Valu.scala 127:33]
                  node _T_2706 = tail(_T_2705, 1) @[Valu.scala 127:33]
                  node _T_2707 = asSInt(_T_2706) @[Valu.scala 127:33]
                  node _T_2708 = and(sew_8_b[9], _T_2253) @[Valu.scala 128:36]
                  node _T_2709 = asSInt(_T_2708) @[Valu.scala 128:36]
                  node _T_2710 = or(sew_8_b[9], _T_2253) @[Valu.scala 129:35]
                  node _T_2711 = asSInt(_T_2710) @[Valu.scala 129:35]
                  node _T_2712 = xor(sew_8_b[9], _T_2253) @[Valu.scala 130:36]
                  node _T_2713 = asSInt(_T_2712) @[Valu.scala 130:36]
                  node _T_2714 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2715 = mux(_T_2714, _T_2704, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2716 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2717 = mux(_T_2716, _T_2707, _T_2715) @[Mux.scala 80:57]
                  node _T_2718 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2719 = mux(_T_2718, _T_2709, _T_2717) @[Mux.scala 80:57]
                  node _T_2720 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2721 = mux(_T_2720, _T_2711, _T_2719) @[Mux.scala 80:57]
                  node _T_2722 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2723 = mux(_T_2722, _T_2713, _T_2721) @[Mux.scala 80:57]
                  node _T_2724 = mux(_T_2701, asSInt(UInt<1>("h01")), _T_2723) @[Valu.scala 122:36]
                  node _T_2725 = mux(_T_2695, sew_8_vd[9], _T_2724) @[Valu.scala 121:32]
                  node _T_2726 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2727 = geq(UInt<4>("h09"), io.vl) @[Valu.scala 135:35]
                  node _T_2728 = and(_T_2726, _T_2727) @[Valu.scala 135:28]
                  node _T_2729 = lt(UInt<4>("h09"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2730 = and(_T_2728, _T_2729) @[Valu.scala 135:44]
                  node _T_2731 = mux(_T_2730, sew_8_vd[9], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2732 = mux(_T_2689, _T_2725, _T_2731) @[Valu.scala 120:11]
                  node _T_2733 = mux(_T_2686, sew_8_vd[9], _T_2732) @[Valu.scala 119:11]
                  node _T_2734 = lt(UInt<4>("h0a"), io.vstart) @[Valu.scala 119:16]
                  node _T_2735 = geq(UInt<4>("h0a"), io.vstart) @[Valu.scala 120:16]
                  node _T_2736 = lt(UInt<4>("h0a"), io.vl) @[Valu.scala 120:36]
                  node _T_2737 = and(_T_2735, _T_2736) @[Valu.scala 120:29]
                  node _T_2738 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2739 = bits(io.vs0, 10, 10) @[Valu.scala 121:56]
                  node _T_2740 = eq(_T_2739, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2741 = and(_T_2738, _T_2740) @[Valu.scala 121:47]
                  node _T_2742 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2743 = and(_T_2741, _T_2742) @[Valu.scala 121:68]
                  node _T_2744 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2745 = bits(io.vs0, 10, 10) @[Valu.scala 122:60]
                  node _T_2746 = eq(_T_2745, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2747 = and(_T_2744, _T_2746) @[Valu.scala 122:51]
                  node _T_2748 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2749 = and(_T_2747, _T_2748) @[Valu.scala 122:72]
                  node _T_2750 = add(sew_8_b[10], _T_2253) @[Valu.scala 126:37]
                  node _T_2751 = tail(_T_2750, 1) @[Valu.scala 126:37]
                  node _T_2752 = asSInt(_T_2751) @[Valu.scala 126:37]
                  node _T_2753 = sub(_T_2253, sew_8_b[10]) @[Valu.scala 127:33]
                  node _T_2754 = tail(_T_2753, 1) @[Valu.scala 127:33]
                  node _T_2755 = asSInt(_T_2754) @[Valu.scala 127:33]
                  node _T_2756 = and(sew_8_b[10], _T_2253) @[Valu.scala 128:36]
                  node _T_2757 = asSInt(_T_2756) @[Valu.scala 128:36]
                  node _T_2758 = or(sew_8_b[10], _T_2253) @[Valu.scala 129:35]
                  node _T_2759 = asSInt(_T_2758) @[Valu.scala 129:35]
                  node _T_2760 = xor(sew_8_b[10], _T_2253) @[Valu.scala 130:36]
                  node _T_2761 = asSInt(_T_2760) @[Valu.scala 130:36]
                  node _T_2762 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2763 = mux(_T_2762, _T_2752, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2764 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2765 = mux(_T_2764, _T_2755, _T_2763) @[Mux.scala 80:57]
                  node _T_2766 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2767 = mux(_T_2766, _T_2757, _T_2765) @[Mux.scala 80:57]
                  node _T_2768 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2769 = mux(_T_2768, _T_2759, _T_2767) @[Mux.scala 80:57]
                  node _T_2770 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2771 = mux(_T_2770, _T_2761, _T_2769) @[Mux.scala 80:57]
                  node _T_2772 = mux(_T_2749, asSInt(UInt<1>("h01")), _T_2771) @[Valu.scala 122:36]
                  node _T_2773 = mux(_T_2743, sew_8_vd[10], _T_2772) @[Valu.scala 121:32]
                  node _T_2774 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2775 = geq(UInt<4>("h0a"), io.vl) @[Valu.scala 135:35]
                  node _T_2776 = and(_T_2774, _T_2775) @[Valu.scala 135:28]
                  node _T_2777 = lt(UInt<4>("h0a"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2778 = and(_T_2776, _T_2777) @[Valu.scala 135:44]
                  node _T_2779 = mux(_T_2778, sew_8_vd[10], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2780 = mux(_T_2737, _T_2773, _T_2779) @[Valu.scala 120:11]
                  node _T_2781 = mux(_T_2734, sew_8_vd[10], _T_2780) @[Valu.scala 119:11]
                  node _T_2782 = lt(UInt<4>("h0b"), io.vstart) @[Valu.scala 119:16]
                  node _T_2783 = geq(UInt<4>("h0b"), io.vstart) @[Valu.scala 120:16]
                  node _T_2784 = lt(UInt<4>("h0b"), io.vl) @[Valu.scala 120:36]
                  node _T_2785 = and(_T_2783, _T_2784) @[Valu.scala 120:29]
                  node _T_2786 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2787 = bits(io.vs0, 11, 11) @[Valu.scala 121:56]
                  node _T_2788 = eq(_T_2787, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2789 = and(_T_2786, _T_2788) @[Valu.scala 121:47]
                  node _T_2790 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2791 = and(_T_2789, _T_2790) @[Valu.scala 121:68]
                  node _T_2792 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2793 = bits(io.vs0, 11, 11) @[Valu.scala 122:60]
                  node _T_2794 = eq(_T_2793, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2795 = and(_T_2792, _T_2794) @[Valu.scala 122:51]
                  node _T_2796 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2797 = and(_T_2795, _T_2796) @[Valu.scala 122:72]
                  node _T_2798 = add(sew_8_b[11], _T_2253) @[Valu.scala 126:37]
                  node _T_2799 = tail(_T_2798, 1) @[Valu.scala 126:37]
                  node _T_2800 = asSInt(_T_2799) @[Valu.scala 126:37]
                  node _T_2801 = sub(_T_2253, sew_8_b[11]) @[Valu.scala 127:33]
                  node _T_2802 = tail(_T_2801, 1) @[Valu.scala 127:33]
                  node _T_2803 = asSInt(_T_2802) @[Valu.scala 127:33]
                  node _T_2804 = and(sew_8_b[11], _T_2253) @[Valu.scala 128:36]
                  node _T_2805 = asSInt(_T_2804) @[Valu.scala 128:36]
                  node _T_2806 = or(sew_8_b[11], _T_2253) @[Valu.scala 129:35]
                  node _T_2807 = asSInt(_T_2806) @[Valu.scala 129:35]
                  node _T_2808 = xor(sew_8_b[11], _T_2253) @[Valu.scala 130:36]
                  node _T_2809 = asSInt(_T_2808) @[Valu.scala 130:36]
                  node _T_2810 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2811 = mux(_T_2810, _T_2800, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2812 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2813 = mux(_T_2812, _T_2803, _T_2811) @[Mux.scala 80:57]
                  node _T_2814 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2815 = mux(_T_2814, _T_2805, _T_2813) @[Mux.scala 80:57]
                  node _T_2816 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2817 = mux(_T_2816, _T_2807, _T_2815) @[Mux.scala 80:57]
                  node _T_2818 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2819 = mux(_T_2818, _T_2809, _T_2817) @[Mux.scala 80:57]
                  node _T_2820 = mux(_T_2797, asSInt(UInt<1>("h01")), _T_2819) @[Valu.scala 122:36]
                  node _T_2821 = mux(_T_2791, sew_8_vd[11], _T_2820) @[Valu.scala 121:32]
                  node _T_2822 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2823 = geq(UInt<4>("h0b"), io.vl) @[Valu.scala 135:35]
                  node _T_2824 = and(_T_2822, _T_2823) @[Valu.scala 135:28]
                  node _T_2825 = lt(UInt<4>("h0b"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2826 = and(_T_2824, _T_2825) @[Valu.scala 135:44]
                  node _T_2827 = mux(_T_2826, sew_8_vd[11], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2828 = mux(_T_2785, _T_2821, _T_2827) @[Valu.scala 120:11]
                  node _T_2829 = mux(_T_2782, sew_8_vd[11], _T_2828) @[Valu.scala 119:11]
                  node _T_2830 = lt(UInt<4>("h0c"), io.vstart) @[Valu.scala 119:16]
                  node _T_2831 = geq(UInt<4>("h0c"), io.vstart) @[Valu.scala 120:16]
                  node _T_2832 = lt(UInt<4>("h0c"), io.vl) @[Valu.scala 120:36]
                  node _T_2833 = and(_T_2831, _T_2832) @[Valu.scala 120:29]
                  node _T_2834 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2835 = bits(io.vs0, 12, 12) @[Valu.scala 121:56]
                  node _T_2836 = eq(_T_2835, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2837 = and(_T_2834, _T_2836) @[Valu.scala 121:47]
                  node _T_2838 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2839 = and(_T_2837, _T_2838) @[Valu.scala 121:68]
                  node _T_2840 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2841 = bits(io.vs0, 12, 12) @[Valu.scala 122:60]
                  node _T_2842 = eq(_T_2841, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2843 = and(_T_2840, _T_2842) @[Valu.scala 122:51]
                  node _T_2844 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2845 = and(_T_2843, _T_2844) @[Valu.scala 122:72]
                  node _T_2846 = add(sew_8_b[12], _T_2253) @[Valu.scala 126:37]
                  node _T_2847 = tail(_T_2846, 1) @[Valu.scala 126:37]
                  node _T_2848 = asSInt(_T_2847) @[Valu.scala 126:37]
                  node _T_2849 = sub(_T_2253, sew_8_b[12]) @[Valu.scala 127:33]
                  node _T_2850 = tail(_T_2849, 1) @[Valu.scala 127:33]
                  node _T_2851 = asSInt(_T_2850) @[Valu.scala 127:33]
                  node _T_2852 = and(sew_8_b[12], _T_2253) @[Valu.scala 128:36]
                  node _T_2853 = asSInt(_T_2852) @[Valu.scala 128:36]
                  node _T_2854 = or(sew_8_b[12], _T_2253) @[Valu.scala 129:35]
                  node _T_2855 = asSInt(_T_2854) @[Valu.scala 129:35]
                  node _T_2856 = xor(sew_8_b[12], _T_2253) @[Valu.scala 130:36]
                  node _T_2857 = asSInt(_T_2856) @[Valu.scala 130:36]
                  node _T_2858 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2859 = mux(_T_2858, _T_2848, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2860 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2861 = mux(_T_2860, _T_2851, _T_2859) @[Mux.scala 80:57]
                  node _T_2862 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2863 = mux(_T_2862, _T_2853, _T_2861) @[Mux.scala 80:57]
                  node _T_2864 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2865 = mux(_T_2864, _T_2855, _T_2863) @[Mux.scala 80:57]
                  node _T_2866 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2867 = mux(_T_2866, _T_2857, _T_2865) @[Mux.scala 80:57]
                  node _T_2868 = mux(_T_2845, asSInt(UInt<1>("h01")), _T_2867) @[Valu.scala 122:36]
                  node _T_2869 = mux(_T_2839, sew_8_vd[12], _T_2868) @[Valu.scala 121:32]
                  node _T_2870 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2871 = geq(UInt<4>("h0c"), io.vl) @[Valu.scala 135:35]
                  node _T_2872 = and(_T_2870, _T_2871) @[Valu.scala 135:28]
                  node _T_2873 = lt(UInt<4>("h0c"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2874 = and(_T_2872, _T_2873) @[Valu.scala 135:44]
                  node _T_2875 = mux(_T_2874, sew_8_vd[12], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2876 = mux(_T_2833, _T_2869, _T_2875) @[Valu.scala 120:11]
                  node _T_2877 = mux(_T_2830, sew_8_vd[12], _T_2876) @[Valu.scala 119:11]
                  node _T_2878 = lt(UInt<4>("h0d"), io.vstart) @[Valu.scala 119:16]
                  node _T_2879 = geq(UInt<4>("h0d"), io.vstart) @[Valu.scala 120:16]
                  node _T_2880 = lt(UInt<4>("h0d"), io.vl) @[Valu.scala 120:36]
                  node _T_2881 = and(_T_2879, _T_2880) @[Valu.scala 120:29]
                  node _T_2882 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2883 = bits(io.vs0, 13, 13) @[Valu.scala 121:56]
                  node _T_2884 = eq(_T_2883, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2885 = and(_T_2882, _T_2884) @[Valu.scala 121:47]
                  node _T_2886 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2887 = and(_T_2885, _T_2886) @[Valu.scala 121:68]
                  node _T_2888 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2889 = bits(io.vs0, 13, 13) @[Valu.scala 122:60]
                  node _T_2890 = eq(_T_2889, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2891 = and(_T_2888, _T_2890) @[Valu.scala 122:51]
                  node _T_2892 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2893 = and(_T_2891, _T_2892) @[Valu.scala 122:72]
                  node _T_2894 = add(sew_8_b[13], _T_2253) @[Valu.scala 126:37]
                  node _T_2895 = tail(_T_2894, 1) @[Valu.scala 126:37]
                  node _T_2896 = asSInt(_T_2895) @[Valu.scala 126:37]
                  node _T_2897 = sub(_T_2253, sew_8_b[13]) @[Valu.scala 127:33]
                  node _T_2898 = tail(_T_2897, 1) @[Valu.scala 127:33]
                  node _T_2899 = asSInt(_T_2898) @[Valu.scala 127:33]
                  node _T_2900 = and(sew_8_b[13], _T_2253) @[Valu.scala 128:36]
                  node _T_2901 = asSInt(_T_2900) @[Valu.scala 128:36]
                  node _T_2902 = or(sew_8_b[13], _T_2253) @[Valu.scala 129:35]
                  node _T_2903 = asSInt(_T_2902) @[Valu.scala 129:35]
                  node _T_2904 = xor(sew_8_b[13], _T_2253) @[Valu.scala 130:36]
                  node _T_2905 = asSInt(_T_2904) @[Valu.scala 130:36]
                  node _T_2906 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2907 = mux(_T_2906, _T_2896, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2908 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2909 = mux(_T_2908, _T_2899, _T_2907) @[Mux.scala 80:57]
                  node _T_2910 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2911 = mux(_T_2910, _T_2901, _T_2909) @[Mux.scala 80:57]
                  node _T_2912 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2913 = mux(_T_2912, _T_2903, _T_2911) @[Mux.scala 80:57]
                  node _T_2914 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2915 = mux(_T_2914, _T_2905, _T_2913) @[Mux.scala 80:57]
                  node _T_2916 = mux(_T_2893, asSInt(UInt<1>("h01")), _T_2915) @[Valu.scala 122:36]
                  node _T_2917 = mux(_T_2887, sew_8_vd[13], _T_2916) @[Valu.scala 121:32]
                  node _T_2918 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2919 = geq(UInt<4>("h0d"), io.vl) @[Valu.scala 135:35]
                  node _T_2920 = and(_T_2918, _T_2919) @[Valu.scala 135:28]
                  node _T_2921 = lt(UInt<4>("h0d"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2922 = and(_T_2920, _T_2921) @[Valu.scala 135:44]
                  node _T_2923 = mux(_T_2922, sew_8_vd[13], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2924 = mux(_T_2881, _T_2917, _T_2923) @[Valu.scala 120:11]
                  node _T_2925 = mux(_T_2878, sew_8_vd[13], _T_2924) @[Valu.scala 119:11]
                  node _T_2926 = lt(UInt<4>("h0e"), io.vstart) @[Valu.scala 119:16]
                  node _T_2927 = geq(UInt<4>("h0e"), io.vstart) @[Valu.scala 120:16]
                  node _T_2928 = lt(UInt<4>("h0e"), io.vl) @[Valu.scala 120:36]
                  node _T_2929 = and(_T_2927, _T_2928) @[Valu.scala 120:29]
                  node _T_2930 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2931 = bits(io.vs0, 14, 14) @[Valu.scala 121:56]
                  node _T_2932 = eq(_T_2931, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2933 = and(_T_2930, _T_2932) @[Valu.scala 121:47]
                  node _T_2934 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2935 = and(_T_2933, _T_2934) @[Valu.scala 121:68]
                  node _T_2936 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2937 = bits(io.vs0, 14, 14) @[Valu.scala 122:60]
                  node _T_2938 = eq(_T_2937, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2939 = and(_T_2936, _T_2938) @[Valu.scala 122:51]
                  node _T_2940 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2941 = and(_T_2939, _T_2940) @[Valu.scala 122:72]
                  node _T_2942 = add(sew_8_b[14], _T_2253) @[Valu.scala 126:37]
                  node _T_2943 = tail(_T_2942, 1) @[Valu.scala 126:37]
                  node _T_2944 = asSInt(_T_2943) @[Valu.scala 126:37]
                  node _T_2945 = sub(_T_2253, sew_8_b[14]) @[Valu.scala 127:33]
                  node _T_2946 = tail(_T_2945, 1) @[Valu.scala 127:33]
                  node _T_2947 = asSInt(_T_2946) @[Valu.scala 127:33]
                  node _T_2948 = and(sew_8_b[14], _T_2253) @[Valu.scala 128:36]
                  node _T_2949 = asSInt(_T_2948) @[Valu.scala 128:36]
                  node _T_2950 = or(sew_8_b[14], _T_2253) @[Valu.scala 129:35]
                  node _T_2951 = asSInt(_T_2950) @[Valu.scala 129:35]
                  node _T_2952 = xor(sew_8_b[14], _T_2253) @[Valu.scala 130:36]
                  node _T_2953 = asSInt(_T_2952) @[Valu.scala 130:36]
                  node _T_2954 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_2955 = mux(_T_2954, _T_2944, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_2956 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2957 = mux(_T_2956, _T_2947, _T_2955) @[Mux.scala 80:57]
                  node _T_2958 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2959 = mux(_T_2958, _T_2949, _T_2957) @[Mux.scala 80:57]
                  node _T_2960 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2961 = mux(_T_2960, _T_2951, _T_2959) @[Mux.scala 80:57]
                  node _T_2962 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_2963 = mux(_T_2962, _T_2953, _T_2961) @[Mux.scala 80:57]
                  node _T_2964 = mux(_T_2941, asSInt(UInt<1>("h01")), _T_2963) @[Valu.scala 122:36]
                  node _T_2965 = mux(_T_2935, sew_8_vd[14], _T_2964) @[Valu.scala 121:32]
                  node _T_2966 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_2967 = geq(UInt<4>("h0e"), io.vl) @[Valu.scala 135:35]
                  node _T_2968 = and(_T_2966, _T_2967) @[Valu.scala 135:28]
                  node _T_2969 = lt(UInt<4>("h0e"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_2970 = and(_T_2968, _T_2969) @[Valu.scala 135:44]
                  node _T_2971 = mux(_T_2970, sew_8_vd[14], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_2972 = mux(_T_2929, _T_2965, _T_2971) @[Valu.scala 120:11]
                  node _T_2973 = mux(_T_2926, sew_8_vd[14], _T_2972) @[Valu.scala 119:11]
                  node _T_2974 = lt(UInt<4>("h0f"), io.vstart) @[Valu.scala 119:16]
                  node _T_2975 = geq(UInt<4>("h0f"), io.vstart) @[Valu.scala 120:16]
                  node _T_2976 = lt(UInt<4>("h0f"), io.vl) @[Valu.scala 120:36]
                  node _T_2977 = and(_T_2975, _T_2976) @[Valu.scala 120:29]
                  node _T_2978 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                  node _T_2979 = bits(io.vs0, 15, 15) @[Valu.scala 121:56]
                  node _T_2980 = eq(_T_2979, UInt<1>("h00")) @[Valu.scala 121:60]
                  node _T_2981 = and(_T_2978, _T_2980) @[Valu.scala 121:47]
                  node _T_2982 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                  node _T_2983 = and(_T_2981, _T_2982) @[Valu.scala 121:68]
                  node _T_2984 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                  node _T_2985 = bits(io.vs0, 15, 15) @[Valu.scala 122:60]
                  node _T_2986 = eq(_T_2985, UInt<1>("h00")) @[Valu.scala 122:64]
                  node _T_2987 = and(_T_2984, _T_2986) @[Valu.scala 122:51]
                  node _T_2988 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                  node _T_2989 = and(_T_2987, _T_2988) @[Valu.scala 122:72]
                  node _T_2990 = add(sew_8_b[15], _T_2253) @[Valu.scala 126:37]
                  node _T_2991 = tail(_T_2990, 1) @[Valu.scala 126:37]
                  node _T_2992 = asSInt(_T_2991) @[Valu.scala 126:37]
                  node _T_2993 = sub(_T_2253, sew_8_b[15]) @[Valu.scala 127:33]
                  node _T_2994 = tail(_T_2993, 1) @[Valu.scala 127:33]
                  node _T_2995 = asSInt(_T_2994) @[Valu.scala 127:33]
                  node _T_2996 = and(sew_8_b[15], _T_2253) @[Valu.scala 128:36]
                  node _T_2997 = asSInt(_T_2996) @[Valu.scala 128:36]
                  node _T_2998 = or(sew_8_b[15], _T_2253) @[Valu.scala 129:35]
                  node _T_2999 = asSInt(_T_2998) @[Valu.scala 129:35]
                  node _T_3000 = xor(sew_8_b[15], _T_2253) @[Valu.scala 130:36]
                  node _T_3001 = asSInt(_T_3000) @[Valu.scala 130:36]
                  node _T_3002 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                  node _T_3003 = mux(_T_3002, _T_2992, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                  node _T_3004 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                  node _T_3005 = mux(_T_3004, _T_2995, _T_3003) @[Mux.scala 80:57]
                  node _T_3006 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                  node _T_3007 = mux(_T_3006, _T_2997, _T_3005) @[Mux.scala 80:57]
                  node _T_3008 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                  node _T_3009 = mux(_T_3008, _T_2999, _T_3007) @[Mux.scala 80:57]
                  node _T_3010 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                  node _T_3011 = mux(_T_3010, _T_3001, _T_3009) @[Mux.scala 80:57]
                  node _T_3012 = mux(_T_2989, asSInt(UInt<1>("h01")), _T_3011) @[Valu.scala 122:36]
                  node _T_3013 = mux(_T_2983, sew_8_vd[15], _T_3012) @[Valu.scala 121:32]
                  node _T_3014 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                  node _T_3015 = geq(UInt<4>("h0f"), io.vl) @[Valu.scala 135:35]
                  node _T_3016 = and(_T_3014, _T_3015) @[Valu.scala 135:28]
                  node _T_3017 = lt(UInt<4>("h0f"), UInt<5>("h010")) @[Valu.scala 135:51]
                  node _T_3018 = and(_T_3016, _T_3017) @[Valu.scala 135:44]
                  node _T_3019 = mux(_T_3018, sew_8_vd[15], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                  node _T_3020 = mux(_T_2977, _T_3013, _T_3019) @[Valu.scala 120:11]
                  node _T_3021 = mux(_T_2974, sew_8_vd[15], _T_3020) @[Valu.scala 119:11]
                  node lo_lo_lo_lo_1 = asUInt(_T_2301) @[Cat.scala 30:58]
                  node lo_lo_lo_hi_1 = asUInt(_T_2349) @[Cat.scala 30:58]
                  node lo_lo_lo_2 = cat(lo_lo_lo_hi_1, lo_lo_lo_lo_1) @[Cat.scala 30:58]
                  node lo_lo_hi_lo_1 = asUInt(_T_2397) @[Cat.scala 30:58]
                  node lo_lo_hi_hi_1 = asUInt(_T_2445) @[Cat.scala 30:58]
                  node lo_lo_hi_2 = cat(lo_lo_hi_hi_1, lo_lo_hi_lo_1) @[Cat.scala 30:58]
                  node lo_lo_4 = cat(lo_lo_hi_2, lo_lo_lo_2) @[Cat.scala 30:58]
                  node lo_hi_lo_lo_1 = asUInt(_T_2493) @[Cat.scala 30:58]
                  node lo_hi_lo_hi_1 = asUInt(_T_2541) @[Cat.scala 30:58]
                  node lo_hi_lo_2 = cat(lo_hi_lo_hi_1, lo_hi_lo_lo_1) @[Cat.scala 30:58]
                  node lo_hi_hi_lo_1 = asUInt(_T_2589) @[Cat.scala 30:58]
                  node lo_hi_hi_hi_1 = asUInt(_T_2637) @[Cat.scala 30:58]
                  node lo_hi_hi_2 = cat(lo_hi_hi_hi_1, lo_hi_hi_lo_1) @[Cat.scala 30:58]
                  node lo_hi_4 = cat(lo_hi_hi_2, lo_hi_lo_2) @[Cat.scala 30:58]
                  node lo_7 = cat(lo_hi_4, lo_lo_4) @[Cat.scala 30:58]
                  node hi_lo_lo_lo_1 = asUInt(_T_2685) @[Cat.scala 30:58]
                  node hi_lo_lo_hi_1 = asUInt(_T_2733) @[Cat.scala 30:58]
                  node hi_lo_lo_2 = cat(hi_lo_lo_hi_1, hi_lo_lo_lo_1) @[Cat.scala 30:58]
                  node hi_lo_hi_lo_1 = asUInt(_T_2781) @[Cat.scala 30:58]
                  node hi_lo_hi_hi_1 = asUInt(_T_2829) @[Cat.scala 30:58]
                  node hi_lo_hi_2 = cat(hi_lo_hi_hi_1, hi_lo_hi_lo_1) @[Cat.scala 30:58]
                  node hi_lo_4 = cat(hi_lo_hi_2, hi_lo_lo_2) @[Cat.scala 30:58]
                  node hi_hi_lo_lo_1 = asUInt(_T_2877) @[Cat.scala 30:58]
                  node hi_hi_lo_hi_1 = asUInt(_T_2925) @[Cat.scala 30:58]
                  node hi_hi_lo_2 = cat(hi_hi_lo_hi_1, hi_hi_lo_lo_1) @[Cat.scala 30:58]
                  node hi_hi_hi_lo_1 = asUInt(_T_2973) @[Cat.scala 30:58]
                  node hi_hi_hi_hi_1 = asUInt(_T_3021) @[Cat.scala 30:58]
                  node hi_hi_hi_2 = cat(hi_hi_hi_hi_1, hi_hi_hi_lo_1) @[Cat.scala 30:58]
                  node hi_hi_4 = cat(hi_hi_hi_2, hi_hi_lo_2) @[Cat.scala 30:58]
                  node hi_7 = cat(hi_hi_4, hi_lo_4) @[Cat.scala 30:58]
                  node _T_3022 = cat(hi_7, lo_7) @[Cat.scala 30:58]
                  node _T_3023 = asSInt(_T_3022) @[Valu.scala 138:24]
                  io.v_output <= _T_3023 @[Valu.scala 217:25]
                  skip @[Valu.scala 215:69]
                else : @[Valu.scala 218:70]
                  node _T_3024 = eq(io.sew, UInt<1>("h01")) @[Valu.scala 218:28]
                  node _T_3025 = bits(io.aluc, 2, 0) @[Valu.scala 218:51]
                  node _T_3026 = eq(_T_3025, UInt<2>("h03")) @[Valu.scala 218:57]
                  node _T_3027 = and(_T_3024, _T_3026) @[Valu.scala 218:41]
                  when _T_3027 : @[Valu.scala 218:70]
                    node _T_3028 = bits(io.in_B, 15, 0) @[Valu.scala 219:30]
                    node _T_3029 = asSInt(_T_3028) @[Valu.scala 219:37]
                    node _T_3030 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 119:16]
                    node _T_3031 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 120:16]
                    node _T_3032 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 120:36]
                    node _T_3033 = and(_T_3031, _T_3032) @[Valu.scala 120:29]
                    node _T_3034 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                    node _T_3035 = bits(io.vs0, 0, 0) @[Valu.scala 121:56]
                    node _T_3036 = eq(_T_3035, UInt<1>("h00")) @[Valu.scala 121:60]
                    node _T_3037 = and(_T_3034, _T_3036) @[Valu.scala 121:47]
                    node _T_3038 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                    node _T_3039 = and(_T_3037, _T_3038) @[Valu.scala 121:68]
                    node _T_3040 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                    node _T_3041 = bits(io.vs0, 0, 0) @[Valu.scala 122:60]
                    node _T_3042 = eq(_T_3041, UInt<1>("h00")) @[Valu.scala 122:64]
                    node _T_3043 = and(_T_3040, _T_3042) @[Valu.scala 122:51]
                    node _T_3044 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                    node _T_3045 = and(_T_3043, _T_3044) @[Valu.scala 122:72]
                    node _T_3046 = add(sew_16_b[0], _T_3029) @[Valu.scala 126:37]
                    node _T_3047 = tail(_T_3046, 1) @[Valu.scala 126:37]
                    node _T_3048 = asSInt(_T_3047) @[Valu.scala 126:37]
                    node _T_3049 = sub(_T_3029, sew_16_b[0]) @[Valu.scala 127:33]
                    node _T_3050 = tail(_T_3049, 1) @[Valu.scala 127:33]
                    node _T_3051 = asSInt(_T_3050) @[Valu.scala 127:33]
                    node _T_3052 = and(sew_16_b[0], _T_3029) @[Valu.scala 128:36]
                    node _T_3053 = asSInt(_T_3052) @[Valu.scala 128:36]
                    node _T_3054 = or(sew_16_b[0], _T_3029) @[Valu.scala 129:35]
                    node _T_3055 = asSInt(_T_3054) @[Valu.scala 129:35]
                    node _T_3056 = xor(sew_16_b[0], _T_3029) @[Valu.scala 130:36]
                    node _T_3057 = asSInt(_T_3056) @[Valu.scala 130:36]
                    node _T_3058 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                    node _T_3059 = mux(_T_3058, _T_3048, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                    node _T_3060 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3061 = mux(_T_3060, _T_3051, _T_3059) @[Mux.scala 80:57]
                    node _T_3062 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3063 = mux(_T_3062, _T_3053, _T_3061) @[Mux.scala 80:57]
                    node _T_3064 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3065 = mux(_T_3064, _T_3055, _T_3063) @[Mux.scala 80:57]
                    node _T_3066 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3067 = mux(_T_3066, _T_3057, _T_3065) @[Mux.scala 80:57]
                    node _T_3068 = mux(_T_3045, asSInt(UInt<1>("h01")), _T_3067) @[Valu.scala 122:36]
                    node _T_3069 = mux(_T_3039, sew_16_vd[0], _T_3068) @[Valu.scala 121:32]
                    node _T_3070 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                    node _T_3071 = geq(UInt<1>("h00"), io.vl) @[Valu.scala 135:35]
                    node _T_3072 = and(_T_3070, _T_3071) @[Valu.scala 135:28]
                    node _T_3073 = lt(UInt<1>("h00"), UInt<4>("h08")) @[Valu.scala 135:51]
                    node _T_3074 = and(_T_3072, _T_3073) @[Valu.scala 135:44]
                    node _T_3075 = mux(_T_3074, sew_16_vd[0], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                    node _T_3076 = mux(_T_3033, _T_3069, _T_3075) @[Valu.scala 120:11]
                    node _T_3077 = mux(_T_3030, sew_16_vd[0], _T_3076) @[Valu.scala 119:11]
                    node _T_3078 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 119:16]
                    node _T_3079 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 120:16]
                    node _T_3080 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 120:36]
                    node _T_3081 = and(_T_3079, _T_3080) @[Valu.scala 120:29]
                    node _T_3082 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                    node _T_3083 = bits(io.vs0, 1, 1) @[Valu.scala 121:56]
                    node _T_3084 = eq(_T_3083, UInt<1>("h00")) @[Valu.scala 121:60]
                    node _T_3085 = and(_T_3082, _T_3084) @[Valu.scala 121:47]
                    node _T_3086 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                    node _T_3087 = and(_T_3085, _T_3086) @[Valu.scala 121:68]
                    node _T_3088 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                    node _T_3089 = bits(io.vs0, 1, 1) @[Valu.scala 122:60]
                    node _T_3090 = eq(_T_3089, UInt<1>("h00")) @[Valu.scala 122:64]
                    node _T_3091 = and(_T_3088, _T_3090) @[Valu.scala 122:51]
                    node _T_3092 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                    node _T_3093 = and(_T_3091, _T_3092) @[Valu.scala 122:72]
                    node _T_3094 = add(sew_16_b[1], _T_3029) @[Valu.scala 126:37]
                    node _T_3095 = tail(_T_3094, 1) @[Valu.scala 126:37]
                    node _T_3096 = asSInt(_T_3095) @[Valu.scala 126:37]
                    node _T_3097 = sub(_T_3029, sew_16_b[1]) @[Valu.scala 127:33]
                    node _T_3098 = tail(_T_3097, 1) @[Valu.scala 127:33]
                    node _T_3099 = asSInt(_T_3098) @[Valu.scala 127:33]
                    node _T_3100 = and(sew_16_b[1], _T_3029) @[Valu.scala 128:36]
                    node _T_3101 = asSInt(_T_3100) @[Valu.scala 128:36]
                    node _T_3102 = or(sew_16_b[1], _T_3029) @[Valu.scala 129:35]
                    node _T_3103 = asSInt(_T_3102) @[Valu.scala 129:35]
                    node _T_3104 = xor(sew_16_b[1], _T_3029) @[Valu.scala 130:36]
                    node _T_3105 = asSInt(_T_3104) @[Valu.scala 130:36]
                    node _T_3106 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                    node _T_3107 = mux(_T_3106, _T_3096, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                    node _T_3108 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3109 = mux(_T_3108, _T_3099, _T_3107) @[Mux.scala 80:57]
                    node _T_3110 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3111 = mux(_T_3110, _T_3101, _T_3109) @[Mux.scala 80:57]
                    node _T_3112 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3113 = mux(_T_3112, _T_3103, _T_3111) @[Mux.scala 80:57]
                    node _T_3114 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3115 = mux(_T_3114, _T_3105, _T_3113) @[Mux.scala 80:57]
                    node _T_3116 = mux(_T_3093, asSInt(UInt<1>("h01")), _T_3115) @[Valu.scala 122:36]
                    node _T_3117 = mux(_T_3087, sew_16_vd[1], _T_3116) @[Valu.scala 121:32]
                    node _T_3118 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                    node _T_3119 = geq(UInt<1>("h01"), io.vl) @[Valu.scala 135:35]
                    node _T_3120 = and(_T_3118, _T_3119) @[Valu.scala 135:28]
                    node _T_3121 = lt(UInt<1>("h01"), UInt<4>("h08")) @[Valu.scala 135:51]
                    node _T_3122 = and(_T_3120, _T_3121) @[Valu.scala 135:44]
                    node _T_3123 = mux(_T_3122, sew_16_vd[1], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                    node _T_3124 = mux(_T_3081, _T_3117, _T_3123) @[Valu.scala 120:11]
                    node _T_3125 = mux(_T_3078, sew_16_vd[1], _T_3124) @[Valu.scala 119:11]
                    node _T_3126 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 119:16]
                    node _T_3127 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 120:16]
                    node _T_3128 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 120:36]
                    node _T_3129 = and(_T_3127, _T_3128) @[Valu.scala 120:29]
                    node _T_3130 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                    node _T_3131 = bits(io.vs0, 2, 2) @[Valu.scala 121:56]
                    node _T_3132 = eq(_T_3131, UInt<1>("h00")) @[Valu.scala 121:60]
                    node _T_3133 = and(_T_3130, _T_3132) @[Valu.scala 121:47]
                    node _T_3134 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                    node _T_3135 = and(_T_3133, _T_3134) @[Valu.scala 121:68]
                    node _T_3136 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                    node _T_3137 = bits(io.vs0, 2, 2) @[Valu.scala 122:60]
                    node _T_3138 = eq(_T_3137, UInt<1>("h00")) @[Valu.scala 122:64]
                    node _T_3139 = and(_T_3136, _T_3138) @[Valu.scala 122:51]
                    node _T_3140 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                    node _T_3141 = and(_T_3139, _T_3140) @[Valu.scala 122:72]
                    node _T_3142 = add(sew_16_b[2], _T_3029) @[Valu.scala 126:37]
                    node _T_3143 = tail(_T_3142, 1) @[Valu.scala 126:37]
                    node _T_3144 = asSInt(_T_3143) @[Valu.scala 126:37]
                    node _T_3145 = sub(_T_3029, sew_16_b[2]) @[Valu.scala 127:33]
                    node _T_3146 = tail(_T_3145, 1) @[Valu.scala 127:33]
                    node _T_3147 = asSInt(_T_3146) @[Valu.scala 127:33]
                    node _T_3148 = and(sew_16_b[2], _T_3029) @[Valu.scala 128:36]
                    node _T_3149 = asSInt(_T_3148) @[Valu.scala 128:36]
                    node _T_3150 = or(sew_16_b[2], _T_3029) @[Valu.scala 129:35]
                    node _T_3151 = asSInt(_T_3150) @[Valu.scala 129:35]
                    node _T_3152 = xor(sew_16_b[2], _T_3029) @[Valu.scala 130:36]
                    node _T_3153 = asSInt(_T_3152) @[Valu.scala 130:36]
                    node _T_3154 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                    node _T_3155 = mux(_T_3154, _T_3144, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                    node _T_3156 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3157 = mux(_T_3156, _T_3147, _T_3155) @[Mux.scala 80:57]
                    node _T_3158 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3159 = mux(_T_3158, _T_3149, _T_3157) @[Mux.scala 80:57]
                    node _T_3160 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3161 = mux(_T_3160, _T_3151, _T_3159) @[Mux.scala 80:57]
                    node _T_3162 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3163 = mux(_T_3162, _T_3153, _T_3161) @[Mux.scala 80:57]
                    node _T_3164 = mux(_T_3141, asSInt(UInt<1>("h01")), _T_3163) @[Valu.scala 122:36]
                    node _T_3165 = mux(_T_3135, sew_16_vd[2], _T_3164) @[Valu.scala 121:32]
                    node _T_3166 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                    node _T_3167 = geq(UInt<2>("h02"), io.vl) @[Valu.scala 135:35]
                    node _T_3168 = and(_T_3166, _T_3167) @[Valu.scala 135:28]
                    node _T_3169 = lt(UInt<2>("h02"), UInt<4>("h08")) @[Valu.scala 135:51]
                    node _T_3170 = and(_T_3168, _T_3169) @[Valu.scala 135:44]
                    node _T_3171 = mux(_T_3170, sew_16_vd[2], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                    node _T_3172 = mux(_T_3129, _T_3165, _T_3171) @[Valu.scala 120:11]
                    node _T_3173 = mux(_T_3126, sew_16_vd[2], _T_3172) @[Valu.scala 119:11]
                    node _T_3174 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 119:16]
                    node _T_3175 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 120:16]
                    node _T_3176 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 120:36]
                    node _T_3177 = and(_T_3175, _T_3176) @[Valu.scala 120:29]
                    node _T_3178 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                    node _T_3179 = bits(io.vs0, 3, 3) @[Valu.scala 121:56]
                    node _T_3180 = eq(_T_3179, UInt<1>("h00")) @[Valu.scala 121:60]
                    node _T_3181 = and(_T_3178, _T_3180) @[Valu.scala 121:47]
                    node _T_3182 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                    node _T_3183 = and(_T_3181, _T_3182) @[Valu.scala 121:68]
                    node _T_3184 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                    node _T_3185 = bits(io.vs0, 3, 3) @[Valu.scala 122:60]
                    node _T_3186 = eq(_T_3185, UInt<1>("h00")) @[Valu.scala 122:64]
                    node _T_3187 = and(_T_3184, _T_3186) @[Valu.scala 122:51]
                    node _T_3188 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                    node _T_3189 = and(_T_3187, _T_3188) @[Valu.scala 122:72]
                    node _T_3190 = add(sew_16_b[3], _T_3029) @[Valu.scala 126:37]
                    node _T_3191 = tail(_T_3190, 1) @[Valu.scala 126:37]
                    node _T_3192 = asSInt(_T_3191) @[Valu.scala 126:37]
                    node _T_3193 = sub(_T_3029, sew_16_b[3]) @[Valu.scala 127:33]
                    node _T_3194 = tail(_T_3193, 1) @[Valu.scala 127:33]
                    node _T_3195 = asSInt(_T_3194) @[Valu.scala 127:33]
                    node _T_3196 = and(sew_16_b[3], _T_3029) @[Valu.scala 128:36]
                    node _T_3197 = asSInt(_T_3196) @[Valu.scala 128:36]
                    node _T_3198 = or(sew_16_b[3], _T_3029) @[Valu.scala 129:35]
                    node _T_3199 = asSInt(_T_3198) @[Valu.scala 129:35]
                    node _T_3200 = xor(sew_16_b[3], _T_3029) @[Valu.scala 130:36]
                    node _T_3201 = asSInt(_T_3200) @[Valu.scala 130:36]
                    node _T_3202 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                    node _T_3203 = mux(_T_3202, _T_3192, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                    node _T_3204 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3205 = mux(_T_3204, _T_3195, _T_3203) @[Mux.scala 80:57]
                    node _T_3206 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3207 = mux(_T_3206, _T_3197, _T_3205) @[Mux.scala 80:57]
                    node _T_3208 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3209 = mux(_T_3208, _T_3199, _T_3207) @[Mux.scala 80:57]
                    node _T_3210 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3211 = mux(_T_3210, _T_3201, _T_3209) @[Mux.scala 80:57]
                    node _T_3212 = mux(_T_3189, asSInt(UInt<1>("h01")), _T_3211) @[Valu.scala 122:36]
                    node _T_3213 = mux(_T_3183, sew_16_vd[3], _T_3212) @[Valu.scala 121:32]
                    node _T_3214 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                    node _T_3215 = geq(UInt<2>("h03"), io.vl) @[Valu.scala 135:35]
                    node _T_3216 = and(_T_3214, _T_3215) @[Valu.scala 135:28]
                    node _T_3217 = lt(UInt<2>("h03"), UInt<4>("h08")) @[Valu.scala 135:51]
                    node _T_3218 = and(_T_3216, _T_3217) @[Valu.scala 135:44]
                    node _T_3219 = mux(_T_3218, sew_16_vd[3], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                    node _T_3220 = mux(_T_3177, _T_3213, _T_3219) @[Valu.scala 120:11]
                    node _T_3221 = mux(_T_3174, sew_16_vd[3], _T_3220) @[Valu.scala 119:11]
                    node _T_3222 = lt(UInt<3>("h04"), io.vstart) @[Valu.scala 119:16]
                    node _T_3223 = geq(UInt<3>("h04"), io.vstart) @[Valu.scala 120:16]
                    node _T_3224 = lt(UInt<3>("h04"), io.vl) @[Valu.scala 120:36]
                    node _T_3225 = and(_T_3223, _T_3224) @[Valu.scala 120:29]
                    node _T_3226 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                    node _T_3227 = bits(io.vs0, 4, 4) @[Valu.scala 121:56]
                    node _T_3228 = eq(_T_3227, UInt<1>("h00")) @[Valu.scala 121:60]
                    node _T_3229 = and(_T_3226, _T_3228) @[Valu.scala 121:47]
                    node _T_3230 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                    node _T_3231 = and(_T_3229, _T_3230) @[Valu.scala 121:68]
                    node _T_3232 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                    node _T_3233 = bits(io.vs0, 4, 4) @[Valu.scala 122:60]
                    node _T_3234 = eq(_T_3233, UInt<1>("h00")) @[Valu.scala 122:64]
                    node _T_3235 = and(_T_3232, _T_3234) @[Valu.scala 122:51]
                    node _T_3236 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                    node _T_3237 = and(_T_3235, _T_3236) @[Valu.scala 122:72]
                    node _T_3238 = add(sew_16_b[4], _T_3029) @[Valu.scala 126:37]
                    node _T_3239 = tail(_T_3238, 1) @[Valu.scala 126:37]
                    node _T_3240 = asSInt(_T_3239) @[Valu.scala 126:37]
                    node _T_3241 = sub(_T_3029, sew_16_b[4]) @[Valu.scala 127:33]
                    node _T_3242 = tail(_T_3241, 1) @[Valu.scala 127:33]
                    node _T_3243 = asSInt(_T_3242) @[Valu.scala 127:33]
                    node _T_3244 = and(sew_16_b[4], _T_3029) @[Valu.scala 128:36]
                    node _T_3245 = asSInt(_T_3244) @[Valu.scala 128:36]
                    node _T_3246 = or(sew_16_b[4], _T_3029) @[Valu.scala 129:35]
                    node _T_3247 = asSInt(_T_3246) @[Valu.scala 129:35]
                    node _T_3248 = xor(sew_16_b[4], _T_3029) @[Valu.scala 130:36]
                    node _T_3249 = asSInt(_T_3248) @[Valu.scala 130:36]
                    node _T_3250 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                    node _T_3251 = mux(_T_3250, _T_3240, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                    node _T_3252 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3253 = mux(_T_3252, _T_3243, _T_3251) @[Mux.scala 80:57]
                    node _T_3254 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3255 = mux(_T_3254, _T_3245, _T_3253) @[Mux.scala 80:57]
                    node _T_3256 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3257 = mux(_T_3256, _T_3247, _T_3255) @[Mux.scala 80:57]
                    node _T_3258 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3259 = mux(_T_3258, _T_3249, _T_3257) @[Mux.scala 80:57]
                    node _T_3260 = mux(_T_3237, asSInt(UInt<1>("h01")), _T_3259) @[Valu.scala 122:36]
                    node _T_3261 = mux(_T_3231, sew_16_vd[4], _T_3260) @[Valu.scala 121:32]
                    node _T_3262 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                    node _T_3263 = geq(UInt<3>("h04"), io.vl) @[Valu.scala 135:35]
                    node _T_3264 = and(_T_3262, _T_3263) @[Valu.scala 135:28]
                    node _T_3265 = lt(UInt<3>("h04"), UInt<4>("h08")) @[Valu.scala 135:51]
                    node _T_3266 = and(_T_3264, _T_3265) @[Valu.scala 135:44]
                    node _T_3267 = mux(_T_3266, sew_16_vd[4], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                    node _T_3268 = mux(_T_3225, _T_3261, _T_3267) @[Valu.scala 120:11]
                    node _T_3269 = mux(_T_3222, sew_16_vd[4], _T_3268) @[Valu.scala 119:11]
                    node _T_3270 = lt(UInt<3>("h05"), io.vstart) @[Valu.scala 119:16]
                    node _T_3271 = geq(UInt<3>("h05"), io.vstart) @[Valu.scala 120:16]
                    node _T_3272 = lt(UInt<3>("h05"), io.vl) @[Valu.scala 120:36]
                    node _T_3273 = and(_T_3271, _T_3272) @[Valu.scala 120:29]
                    node _T_3274 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                    node _T_3275 = bits(io.vs0, 5, 5) @[Valu.scala 121:56]
                    node _T_3276 = eq(_T_3275, UInt<1>("h00")) @[Valu.scala 121:60]
                    node _T_3277 = and(_T_3274, _T_3276) @[Valu.scala 121:47]
                    node _T_3278 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                    node _T_3279 = and(_T_3277, _T_3278) @[Valu.scala 121:68]
                    node _T_3280 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                    node _T_3281 = bits(io.vs0, 5, 5) @[Valu.scala 122:60]
                    node _T_3282 = eq(_T_3281, UInt<1>("h00")) @[Valu.scala 122:64]
                    node _T_3283 = and(_T_3280, _T_3282) @[Valu.scala 122:51]
                    node _T_3284 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                    node _T_3285 = and(_T_3283, _T_3284) @[Valu.scala 122:72]
                    node _T_3286 = add(sew_16_b[5], _T_3029) @[Valu.scala 126:37]
                    node _T_3287 = tail(_T_3286, 1) @[Valu.scala 126:37]
                    node _T_3288 = asSInt(_T_3287) @[Valu.scala 126:37]
                    node _T_3289 = sub(_T_3029, sew_16_b[5]) @[Valu.scala 127:33]
                    node _T_3290 = tail(_T_3289, 1) @[Valu.scala 127:33]
                    node _T_3291 = asSInt(_T_3290) @[Valu.scala 127:33]
                    node _T_3292 = and(sew_16_b[5], _T_3029) @[Valu.scala 128:36]
                    node _T_3293 = asSInt(_T_3292) @[Valu.scala 128:36]
                    node _T_3294 = or(sew_16_b[5], _T_3029) @[Valu.scala 129:35]
                    node _T_3295 = asSInt(_T_3294) @[Valu.scala 129:35]
                    node _T_3296 = xor(sew_16_b[5], _T_3029) @[Valu.scala 130:36]
                    node _T_3297 = asSInt(_T_3296) @[Valu.scala 130:36]
                    node _T_3298 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                    node _T_3299 = mux(_T_3298, _T_3288, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                    node _T_3300 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3301 = mux(_T_3300, _T_3291, _T_3299) @[Mux.scala 80:57]
                    node _T_3302 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3303 = mux(_T_3302, _T_3293, _T_3301) @[Mux.scala 80:57]
                    node _T_3304 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3305 = mux(_T_3304, _T_3295, _T_3303) @[Mux.scala 80:57]
                    node _T_3306 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3307 = mux(_T_3306, _T_3297, _T_3305) @[Mux.scala 80:57]
                    node _T_3308 = mux(_T_3285, asSInt(UInt<1>("h01")), _T_3307) @[Valu.scala 122:36]
                    node _T_3309 = mux(_T_3279, sew_16_vd[5], _T_3308) @[Valu.scala 121:32]
                    node _T_3310 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                    node _T_3311 = geq(UInt<3>("h05"), io.vl) @[Valu.scala 135:35]
                    node _T_3312 = and(_T_3310, _T_3311) @[Valu.scala 135:28]
                    node _T_3313 = lt(UInt<3>("h05"), UInt<4>("h08")) @[Valu.scala 135:51]
                    node _T_3314 = and(_T_3312, _T_3313) @[Valu.scala 135:44]
                    node _T_3315 = mux(_T_3314, sew_16_vd[5], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                    node _T_3316 = mux(_T_3273, _T_3309, _T_3315) @[Valu.scala 120:11]
                    node _T_3317 = mux(_T_3270, sew_16_vd[5], _T_3316) @[Valu.scala 119:11]
                    node _T_3318 = lt(UInt<3>("h06"), io.vstart) @[Valu.scala 119:16]
                    node _T_3319 = geq(UInt<3>("h06"), io.vstart) @[Valu.scala 120:16]
                    node _T_3320 = lt(UInt<3>("h06"), io.vl) @[Valu.scala 120:36]
                    node _T_3321 = and(_T_3319, _T_3320) @[Valu.scala 120:29]
                    node _T_3322 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                    node _T_3323 = bits(io.vs0, 6, 6) @[Valu.scala 121:56]
                    node _T_3324 = eq(_T_3323, UInt<1>("h00")) @[Valu.scala 121:60]
                    node _T_3325 = and(_T_3322, _T_3324) @[Valu.scala 121:47]
                    node _T_3326 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                    node _T_3327 = and(_T_3325, _T_3326) @[Valu.scala 121:68]
                    node _T_3328 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                    node _T_3329 = bits(io.vs0, 6, 6) @[Valu.scala 122:60]
                    node _T_3330 = eq(_T_3329, UInt<1>("h00")) @[Valu.scala 122:64]
                    node _T_3331 = and(_T_3328, _T_3330) @[Valu.scala 122:51]
                    node _T_3332 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                    node _T_3333 = and(_T_3331, _T_3332) @[Valu.scala 122:72]
                    node _T_3334 = add(sew_16_b[6], _T_3029) @[Valu.scala 126:37]
                    node _T_3335 = tail(_T_3334, 1) @[Valu.scala 126:37]
                    node _T_3336 = asSInt(_T_3335) @[Valu.scala 126:37]
                    node _T_3337 = sub(_T_3029, sew_16_b[6]) @[Valu.scala 127:33]
                    node _T_3338 = tail(_T_3337, 1) @[Valu.scala 127:33]
                    node _T_3339 = asSInt(_T_3338) @[Valu.scala 127:33]
                    node _T_3340 = and(sew_16_b[6], _T_3029) @[Valu.scala 128:36]
                    node _T_3341 = asSInt(_T_3340) @[Valu.scala 128:36]
                    node _T_3342 = or(sew_16_b[6], _T_3029) @[Valu.scala 129:35]
                    node _T_3343 = asSInt(_T_3342) @[Valu.scala 129:35]
                    node _T_3344 = xor(sew_16_b[6], _T_3029) @[Valu.scala 130:36]
                    node _T_3345 = asSInt(_T_3344) @[Valu.scala 130:36]
                    node _T_3346 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                    node _T_3347 = mux(_T_3346, _T_3336, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                    node _T_3348 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3349 = mux(_T_3348, _T_3339, _T_3347) @[Mux.scala 80:57]
                    node _T_3350 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3351 = mux(_T_3350, _T_3341, _T_3349) @[Mux.scala 80:57]
                    node _T_3352 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3353 = mux(_T_3352, _T_3343, _T_3351) @[Mux.scala 80:57]
                    node _T_3354 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3355 = mux(_T_3354, _T_3345, _T_3353) @[Mux.scala 80:57]
                    node _T_3356 = mux(_T_3333, asSInt(UInt<1>("h01")), _T_3355) @[Valu.scala 122:36]
                    node _T_3357 = mux(_T_3327, sew_16_vd[6], _T_3356) @[Valu.scala 121:32]
                    node _T_3358 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                    node _T_3359 = geq(UInt<3>("h06"), io.vl) @[Valu.scala 135:35]
                    node _T_3360 = and(_T_3358, _T_3359) @[Valu.scala 135:28]
                    node _T_3361 = lt(UInt<3>("h06"), UInt<4>("h08")) @[Valu.scala 135:51]
                    node _T_3362 = and(_T_3360, _T_3361) @[Valu.scala 135:44]
                    node _T_3363 = mux(_T_3362, sew_16_vd[6], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                    node _T_3364 = mux(_T_3321, _T_3357, _T_3363) @[Valu.scala 120:11]
                    node _T_3365 = mux(_T_3318, sew_16_vd[6], _T_3364) @[Valu.scala 119:11]
                    node _T_3366 = lt(UInt<3>("h07"), io.vstart) @[Valu.scala 119:16]
                    node _T_3367 = geq(UInt<3>("h07"), io.vstart) @[Valu.scala 120:16]
                    node _T_3368 = lt(UInt<3>("h07"), io.vl) @[Valu.scala 120:36]
                    node _T_3369 = and(_T_3367, _T_3368) @[Valu.scala 120:29]
                    node _T_3370 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 121:39]
                    node _T_3371 = bits(io.vs0, 7, 7) @[Valu.scala 121:56]
                    node _T_3372 = eq(_T_3371, UInt<1>("h00")) @[Valu.scala 121:60]
                    node _T_3373 = and(_T_3370, _T_3372) @[Valu.scala 121:47]
                    node _T_3374 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 121:78]
                    node _T_3375 = and(_T_3373, _T_3374) @[Valu.scala 121:68]
                    node _T_3376 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 122:43]
                    node _T_3377 = bits(io.vs0, 7, 7) @[Valu.scala 122:60]
                    node _T_3378 = eq(_T_3377, UInt<1>("h00")) @[Valu.scala 122:64]
                    node _T_3379 = and(_T_3376, _T_3378) @[Valu.scala 122:51]
                    node _T_3380 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 122:82]
                    node _T_3381 = and(_T_3379, _T_3380) @[Valu.scala 122:72]
                    node _T_3382 = add(sew_16_b[7], _T_3029) @[Valu.scala 126:37]
                    node _T_3383 = tail(_T_3382, 1) @[Valu.scala 126:37]
                    node _T_3384 = asSInt(_T_3383) @[Valu.scala 126:37]
                    node _T_3385 = sub(_T_3029, sew_16_b[7]) @[Valu.scala 127:33]
                    node _T_3386 = tail(_T_3385, 1) @[Valu.scala 127:33]
                    node _T_3387 = asSInt(_T_3386) @[Valu.scala 127:33]
                    node _T_3388 = and(sew_16_b[7], _T_3029) @[Valu.scala 128:36]
                    node _T_3389 = asSInt(_T_3388) @[Valu.scala 128:36]
                    node _T_3390 = or(sew_16_b[7], _T_3029) @[Valu.scala 129:35]
                    node _T_3391 = asSInt(_T_3390) @[Valu.scala 129:35]
                    node _T_3392 = xor(sew_16_b[7], _T_3029) @[Valu.scala 130:36]
                    node _T_3393 = asSInt(_T_3392) @[Valu.scala 130:36]
                    node _T_3394 = eq(UInt<2>("h03"), io.aluc) @[Mux.scala 80:60]
                    node _T_3395 = mux(_T_3394, _T_3384, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                    node _T_3396 = eq(UInt<5>("h01b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3397 = mux(_T_3396, _T_3387, _T_3395) @[Mux.scala 80:57]
                    node _T_3398 = eq(UInt<7>("h04b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3399 = mux(_T_3398, _T_3389, _T_3397) @[Mux.scala 80:57]
                    node _T_3400 = eq(UInt<6>("h02b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3401 = mux(_T_3400, _T_3391, _T_3399) @[Mux.scala 80:57]
                    node _T_3402 = eq(UInt<7>("h05b"), io.aluc) @[Mux.scala 80:60]
                    node _T_3403 = mux(_T_3402, _T_3393, _T_3401) @[Mux.scala 80:57]
                    node _T_3404 = mux(_T_3381, asSInt(UInt<1>("h01")), _T_3403) @[Valu.scala 122:36]
                    node _T_3405 = mux(_T_3375, sew_16_vd[7], _T_3404) @[Valu.scala 121:32]
                    node _T_3406 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 135:20]
                    node _T_3407 = geq(UInt<3>("h07"), io.vl) @[Valu.scala 135:35]
                    node _T_3408 = and(_T_3406, _T_3407) @[Valu.scala 135:28]
                    node _T_3409 = lt(UInt<3>("h07"), UInt<4>("h08")) @[Valu.scala 135:51]
                    node _T_3410 = and(_T_3408, _T_3409) @[Valu.scala 135:44]
                    node _T_3411 = mux(_T_3410, sew_16_vd[7], asSInt(UInt<1>("h01"))) @[Valu.scala 135:12]
                    node _T_3412 = mux(_T_3369, _T_3405, _T_3411) @[Valu.scala 120:11]
                    node _T_3413 = mux(_T_3366, sew_16_vd[7], _T_3412) @[Valu.scala 119:11]
                    node lo_lo_lo_3 = asUInt(_T_3077) @[Cat.scala 30:58]
                    node lo_lo_hi_3 = asUInt(_T_3125) @[Cat.scala 30:58]
                    node lo_lo_5 = cat(lo_lo_hi_3, lo_lo_lo_3) @[Cat.scala 30:58]
                    node lo_hi_lo_3 = asUInt(_T_3173) @[Cat.scala 30:58]
                    node lo_hi_hi_3 = asUInt(_T_3221) @[Cat.scala 30:58]
                    node lo_hi_5 = cat(lo_hi_hi_3, lo_hi_lo_3) @[Cat.scala 30:58]
                    node lo_8 = cat(lo_hi_5, lo_lo_5) @[Cat.scala 30:58]
                    node hi_lo_lo_3 = asUInt(_T_3269) @[Cat.scala 30:58]
                    node hi_lo_hi_3 = asUInt(_T_3317) @[Cat.scala 30:58]
                    node hi_lo_5 = cat(hi_lo_hi_3, hi_lo_lo_3) @[Cat.scala 30:58]
                    node hi_hi_lo_3 = asUInt(_T_3365) @[Cat.scala 30:58]
                    node hi_hi_hi_3 = asUInt(_T_3413) @[Cat.scala 30:58]
                    node hi_hi_5 = cat(hi_hi_hi_3, hi_hi_lo_3) @[Cat.scala 30:58]
                    node hi_8 = cat(hi_hi_5, hi_lo_5) @[Cat.scala 30:58]
                    node _T_3414 = cat(hi_8, lo_8) @[Cat.scala 30:58]
                    node _T_3415 = asSInt(_T_3414) @[Valu.scala 138:24]
                    io.v_output <= _T_3415 @[Valu.scala 220:25]
                    skip @[Valu.scala 218:70]
                  else : @[Valu.scala 223:68]
                    node _T_3416 = eq(io.sew, UInt<2>("h03")) @[Valu.scala 223:26]
                    node _T_3417 = bits(io.aluc, 2, 0) @[Valu.scala 223:49]
                    node _T_3418 = eq(_T_3417, UInt<3>("h04")) @[Valu.scala 223:55]
                    node _T_3419 = and(_T_3416, _T_3418) @[Valu.scala 223:39]
                    when _T_3419 : @[Valu.scala 223:68]
                      node lo_9 = asUInt(io.in_A) @[Cat.scala 30:58]
                      node hi_9 = asUInt(asSInt(UInt<32>("h00"))) @[Cat.scala 30:58]
                      node _T_3420 = cat(hi_9, lo_9) @[Cat.scala 30:58]
                      node _T_3421 = asSInt(_T_3420) @[Valu.scala 224:55]
                      node _T_3422 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 143:16]
                      node _T_3423 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 144:16]
                      node _T_3424 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 144:36]
                      node _T_3425 = and(_T_3423, _T_3424) @[Valu.scala 144:29]
                      node _T_3426 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                      node _T_3427 = bits(io.vs0, 0, 0) @[Valu.scala 145:56]
                      node _T_3428 = eq(_T_3427, UInt<1>("h00")) @[Valu.scala 145:60]
                      node _T_3429 = and(_T_3426, _T_3428) @[Valu.scala 145:47]
                      node _T_3430 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                      node _T_3431 = and(_T_3429, _T_3430) @[Valu.scala 145:68]
                      node _T_3432 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                      node _T_3433 = bits(io.vs0, 0, 0) @[Valu.scala 146:60]
                      node _T_3434 = eq(_T_3433, UInt<1>("h00")) @[Valu.scala 146:64]
                      node _T_3435 = and(_T_3432, _T_3434) @[Valu.scala 146:51]
                      node _T_3436 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                      node _T_3437 = and(_T_3435, _T_3436) @[Valu.scala 146:72]
                      node _T_3438 = add(sew_64_b[0], _T_3421) @[Valu.scala 150:37]
                      node _T_3439 = tail(_T_3438, 1) @[Valu.scala 150:37]
                      node _T_3440 = asSInt(_T_3439) @[Valu.scala 150:37]
                      node _T_3441 = sub(sew_64_b[0], _T_3421) @[Valu.scala 151:37]
                      node _T_3442 = tail(_T_3441, 1) @[Valu.scala 151:37]
                      node _T_3443 = asSInt(_T_3442) @[Valu.scala 151:37]
                      node _T_3444 = sub(_T_3421, sew_64_b[0]) @[Valu.scala 152:33]
                      node _T_3445 = tail(_T_3444, 1) @[Valu.scala 152:33]
                      node _T_3446 = asSInt(_T_3445) @[Valu.scala 152:33]
                      node _T_3447 = and(sew_64_b[0], _T_3421) @[Valu.scala 153:36]
                      node _T_3448 = asSInt(_T_3447) @[Valu.scala 153:36]
                      node _T_3449 = or(sew_64_b[0], _T_3421) @[Valu.scala 154:35]
                      node _T_3450 = asSInt(_T_3449) @[Valu.scala 154:35]
                      node _T_3451 = xor(sew_64_b[0], _T_3421) @[Valu.scala 155:36]
                      node _T_3452 = asSInt(_T_3451) @[Valu.scala 155:36]
                      node _T_3453 = asUInt(_T_3421) @[Valu.scala 156:36]
                      node _T_3454 = asUInt(sew_64_b[0]) @[Valu.scala 156:54]
                      node _T_3455 = leq(_T_3453, _T_3454) @[Valu.scala 156:43]
                      node _T_3456 = mux(_T_3455, _T_3421, sew_64_b[0]) @[Valu.scala 156:31]
                      node _T_3457 = leq(_T_3421, sew_64_b[0]) @[Valu.scala 157:35]
                      node _T_3458 = mux(_T_3457, _T_3421, sew_64_b[0]) @[Valu.scala 157:30]
                      node _T_3459 = asUInt(_T_3421) @[Valu.scala 158:36]
                      node _T_3460 = asUInt(sew_64_b[0]) @[Valu.scala 158:54]
                      node _T_3461 = geq(_T_3459, _T_3460) @[Valu.scala 158:43]
                      node _T_3462 = mux(_T_3461, _T_3421, sew_64_b[0]) @[Valu.scala 158:31]
                      node _T_3463 = geq(_T_3421, sew_64_b[0]) @[Valu.scala 159:35]
                      node _T_3464 = mux(_T_3463, _T_3421, sew_64_b[0]) @[Valu.scala 159:30]
                      node _T_3465 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                      node _T_3466 = mux(_T_3465, _T_3440, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                      node _T_3467 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                      node _T_3468 = mux(_T_3467, _T_3443, _T_3466) @[Mux.scala 80:57]
                      node _T_3469 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                      node _T_3470 = mux(_T_3469, _T_3446, _T_3468) @[Mux.scala 80:57]
                      node _T_3471 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                      node _T_3472 = mux(_T_3471, _T_3448, _T_3470) @[Mux.scala 80:57]
                      node _T_3473 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                      node _T_3474 = mux(_T_3473, _T_3450, _T_3472) @[Mux.scala 80:57]
                      node _T_3475 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                      node _T_3476 = mux(_T_3475, _T_3452, _T_3474) @[Mux.scala 80:57]
                      node _T_3477 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                      node _T_3478 = mux(_T_3477, _T_3456, _T_3476) @[Mux.scala 80:57]
                      node _T_3479 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                      node _T_3480 = mux(_T_3479, _T_3458, _T_3478) @[Mux.scala 80:57]
                      node _T_3481 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                      node _T_3482 = mux(_T_3481, _T_3462, _T_3480) @[Mux.scala 80:57]
                      node _T_3483 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                      node _T_3484 = mux(_T_3483, _T_3464, _T_3482) @[Mux.scala 80:57]
                      node _T_3485 = mux(_T_3437, asSInt(UInt<1>("h01")), _T_3484) @[Valu.scala 146:36]
                      node _T_3486 = mux(_T_3431, sew_64_vd[0], _T_3485) @[Valu.scala 145:32]
                      node _T_3487 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                      node _T_3488 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 163:35]
                      node _T_3489 = and(_T_3487, _T_3488) @[Valu.scala 163:28]
                      node _T_3490 = lt(UInt<1>("h00"), UInt<2>("h02")) @[Valu.scala 163:50]
                      node _T_3491 = and(_T_3489, _T_3490) @[Valu.scala 163:43]
                      node _T_3492 = mux(_T_3491, sew_64_vd[0], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                      node _T_3493 = mux(_T_3425, _T_3486, _T_3492) @[Valu.scala 144:11]
                      node _T_3494 = mux(_T_3422, sew_64_vd[0], _T_3493) @[Valu.scala 143:11]
                      node _T_3495 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 143:16]
                      node _T_3496 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 144:16]
                      node _T_3497 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 144:36]
                      node _T_3498 = and(_T_3496, _T_3497) @[Valu.scala 144:29]
                      node _T_3499 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                      node _T_3500 = bits(io.vs0, 1, 1) @[Valu.scala 145:56]
                      node _T_3501 = eq(_T_3500, UInt<1>("h00")) @[Valu.scala 145:60]
                      node _T_3502 = and(_T_3499, _T_3501) @[Valu.scala 145:47]
                      node _T_3503 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                      node _T_3504 = and(_T_3502, _T_3503) @[Valu.scala 145:68]
                      node _T_3505 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                      node _T_3506 = bits(io.vs0, 1, 1) @[Valu.scala 146:60]
                      node _T_3507 = eq(_T_3506, UInt<1>("h00")) @[Valu.scala 146:64]
                      node _T_3508 = and(_T_3505, _T_3507) @[Valu.scala 146:51]
                      node _T_3509 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                      node _T_3510 = and(_T_3508, _T_3509) @[Valu.scala 146:72]
                      node _T_3511 = add(sew_64_b[1], _T_3421) @[Valu.scala 150:37]
                      node _T_3512 = tail(_T_3511, 1) @[Valu.scala 150:37]
                      node _T_3513 = asSInt(_T_3512) @[Valu.scala 150:37]
                      node _T_3514 = sub(sew_64_b[1], _T_3421) @[Valu.scala 151:37]
                      node _T_3515 = tail(_T_3514, 1) @[Valu.scala 151:37]
                      node _T_3516 = asSInt(_T_3515) @[Valu.scala 151:37]
                      node _T_3517 = sub(_T_3421, sew_64_b[1]) @[Valu.scala 152:33]
                      node _T_3518 = tail(_T_3517, 1) @[Valu.scala 152:33]
                      node _T_3519 = asSInt(_T_3518) @[Valu.scala 152:33]
                      node _T_3520 = and(sew_64_b[1], _T_3421) @[Valu.scala 153:36]
                      node _T_3521 = asSInt(_T_3520) @[Valu.scala 153:36]
                      node _T_3522 = or(sew_64_b[1], _T_3421) @[Valu.scala 154:35]
                      node _T_3523 = asSInt(_T_3522) @[Valu.scala 154:35]
                      node _T_3524 = xor(sew_64_b[1], _T_3421) @[Valu.scala 155:36]
                      node _T_3525 = asSInt(_T_3524) @[Valu.scala 155:36]
                      node _T_3526 = asUInt(_T_3421) @[Valu.scala 156:36]
                      node _T_3527 = asUInt(sew_64_b[1]) @[Valu.scala 156:54]
                      node _T_3528 = leq(_T_3526, _T_3527) @[Valu.scala 156:43]
                      node _T_3529 = mux(_T_3528, _T_3421, sew_64_b[1]) @[Valu.scala 156:31]
                      node _T_3530 = leq(_T_3421, sew_64_b[1]) @[Valu.scala 157:35]
                      node _T_3531 = mux(_T_3530, _T_3421, sew_64_b[1]) @[Valu.scala 157:30]
                      node _T_3532 = asUInt(_T_3421) @[Valu.scala 158:36]
                      node _T_3533 = asUInt(sew_64_b[1]) @[Valu.scala 158:54]
                      node _T_3534 = geq(_T_3532, _T_3533) @[Valu.scala 158:43]
                      node _T_3535 = mux(_T_3534, _T_3421, sew_64_b[1]) @[Valu.scala 158:31]
                      node _T_3536 = geq(_T_3421, sew_64_b[1]) @[Valu.scala 159:35]
                      node _T_3537 = mux(_T_3536, _T_3421, sew_64_b[1]) @[Valu.scala 159:30]
                      node _T_3538 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                      node _T_3539 = mux(_T_3538, _T_3513, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                      node _T_3540 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                      node _T_3541 = mux(_T_3540, _T_3516, _T_3539) @[Mux.scala 80:57]
                      node _T_3542 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                      node _T_3543 = mux(_T_3542, _T_3519, _T_3541) @[Mux.scala 80:57]
                      node _T_3544 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                      node _T_3545 = mux(_T_3544, _T_3521, _T_3543) @[Mux.scala 80:57]
                      node _T_3546 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                      node _T_3547 = mux(_T_3546, _T_3523, _T_3545) @[Mux.scala 80:57]
                      node _T_3548 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                      node _T_3549 = mux(_T_3548, _T_3525, _T_3547) @[Mux.scala 80:57]
                      node _T_3550 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                      node _T_3551 = mux(_T_3550, _T_3529, _T_3549) @[Mux.scala 80:57]
                      node _T_3552 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                      node _T_3553 = mux(_T_3552, _T_3531, _T_3551) @[Mux.scala 80:57]
                      node _T_3554 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                      node _T_3555 = mux(_T_3554, _T_3535, _T_3553) @[Mux.scala 80:57]
                      node _T_3556 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                      node _T_3557 = mux(_T_3556, _T_3537, _T_3555) @[Mux.scala 80:57]
                      node _T_3558 = mux(_T_3510, asSInt(UInt<1>("h01")), _T_3557) @[Valu.scala 146:36]
                      node _T_3559 = mux(_T_3504, sew_64_vd[1], _T_3558) @[Valu.scala 145:32]
                      node _T_3560 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                      node _T_3561 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 163:35]
                      node _T_3562 = and(_T_3560, _T_3561) @[Valu.scala 163:28]
                      node _T_3563 = lt(UInt<1>("h01"), UInt<2>("h02")) @[Valu.scala 163:50]
                      node _T_3564 = and(_T_3562, _T_3563) @[Valu.scala 163:43]
                      node _T_3565 = mux(_T_3564, sew_64_vd[1], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                      node _T_3566 = mux(_T_3498, _T_3559, _T_3565) @[Valu.scala 144:11]
                      node _T_3567 = mux(_T_3495, sew_64_vd[1], _T_3566) @[Valu.scala 143:11]
                      node lo_10 = asUInt(_T_3494) @[Cat.scala 30:58]
                      node hi_10 = asUInt(_T_3567) @[Cat.scala 30:58]
                      node _T_3568 = cat(hi_10, lo_10) @[Cat.scala 30:58]
                      node _T_3569 = asSInt(_T_3568) @[Valu.scala 166:24]
                      io.v_output <= _T_3569 @[Valu.scala 225:25]
                      skip @[Valu.scala 223:68]
                    else : @[Valu.scala 226:69]
                      node _T_3570 = eq(io.sew, UInt<2>("h02")) @[Valu.scala 226:27]
                      node _T_3571 = bits(io.aluc, 2, 0) @[Valu.scala 226:50]
                      node _T_3572 = eq(_T_3571, UInt<3>("h04")) @[Valu.scala 226:56]
                      node _T_3573 = and(_T_3570, _T_3572) @[Valu.scala 226:40]
                      when _T_3573 : @[Valu.scala 226:69]
                        node _T_3574 = bits(io.in_A, 31, 0) @[Valu.scala 227:29]
                        node _T_3575 = asSInt(_T_3574) @[Valu.scala 227:36]
                        node _T_3576 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 143:16]
                        node _T_3577 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 144:16]
                        node _T_3578 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 144:36]
                        node _T_3579 = and(_T_3577, _T_3578) @[Valu.scala 144:29]
                        node _T_3580 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                        node _T_3581 = bits(io.vs0, 0, 0) @[Valu.scala 145:56]
                        node _T_3582 = eq(_T_3581, UInt<1>("h00")) @[Valu.scala 145:60]
                        node _T_3583 = and(_T_3580, _T_3582) @[Valu.scala 145:47]
                        node _T_3584 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                        node _T_3585 = and(_T_3583, _T_3584) @[Valu.scala 145:68]
                        node _T_3586 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                        node _T_3587 = bits(io.vs0, 0, 0) @[Valu.scala 146:60]
                        node _T_3588 = eq(_T_3587, UInt<1>("h00")) @[Valu.scala 146:64]
                        node _T_3589 = and(_T_3586, _T_3588) @[Valu.scala 146:51]
                        node _T_3590 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                        node _T_3591 = and(_T_3589, _T_3590) @[Valu.scala 146:72]
                        node _T_3592 = add(sew_32_b[0], _T_3575) @[Valu.scala 150:37]
                        node _T_3593 = tail(_T_3592, 1) @[Valu.scala 150:37]
                        node _T_3594 = asSInt(_T_3593) @[Valu.scala 150:37]
                        node _T_3595 = sub(sew_32_b[0], _T_3575) @[Valu.scala 151:37]
                        node _T_3596 = tail(_T_3595, 1) @[Valu.scala 151:37]
                        node _T_3597 = asSInt(_T_3596) @[Valu.scala 151:37]
                        node _T_3598 = sub(_T_3575, sew_32_b[0]) @[Valu.scala 152:33]
                        node _T_3599 = tail(_T_3598, 1) @[Valu.scala 152:33]
                        node _T_3600 = asSInt(_T_3599) @[Valu.scala 152:33]
                        node _T_3601 = and(sew_32_b[0], _T_3575) @[Valu.scala 153:36]
                        node _T_3602 = asSInt(_T_3601) @[Valu.scala 153:36]
                        node _T_3603 = or(sew_32_b[0], _T_3575) @[Valu.scala 154:35]
                        node _T_3604 = asSInt(_T_3603) @[Valu.scala 154:35]
                        node _T_3605 = xor(sew_32_b[0], _T_3575) @[Valu.scala 155:36]
                        node _T_3606 = asSInt(_T_3605) @[Valu.scala 155:36]
                        node _T_3607 = asUInt(_T_3575) @[Valu.scala 156:36]
                        node _T_3608 = asUInt(sew_32_b[0]) @[Valu.scala 156:54]
                        node _T_3609 = leq(_T_3607, _T_3608) @[Valu.scala 156:43]
                        node _T_3610 = mux(_T_3609, _T_3575, sew_32_b[0]) @[Valu.scala 156:31]
                        node _T_3611 = leq(_T_3575, sew_32_b[0]) @[Valu.scala 157:35]
                        node _T_3612 = mux(_T_3611, _T_3575, sew_32_b[0]) @[Valu.scala 157:30]
                        node _T_3613 = asUInt(_T_3575) @[Valu.scala 158:36]
                        node _T_3614 = asUInt(sew_32_b[0]) @[Valu.scala 158:54]
                        node _T_3615 = geq(_T_3613, _T_3614) @[Valu.scala 158:43]
                        node _T_3616 = mux(_T_3615, _T_3575, sew_32_b[0]) @[Valu.scala 158:31]
                        node _T_3617 = geq(_T_3575, sew_32_b[0]) @[Valu.scala 159:35]
                        node _T_3618 = mux(_T_3617, _T_3575, sew_32_b[0]) @[Valu.scala 159:30]
                        node _T_3619 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                        node _T_3620 = mux(_T_3619, _T_3594, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                        node _T_3621 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                        node _T_3622 = mux(_T_3621, _T_3597, _T_3620) @[Mux.scala 80:57]
                        node _T_3623 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3624 = mux(_T_3623, _T_3600, _T_3622) @[Mux.scala 80:57]
                        node _T_3625 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3626 = mux(_T_3625, _T_3602, _T_3624) @[Mux.scala 80:57]
                        node _T_3627 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                        node _T_3628 = mux(_T_3627, _T_3604, _T_3626) @[Mux.scala 80:57]
                        node _T_3629 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3630 = mux(_T_3629, _T_3606, _T_3628) @[Mux.scala 80:57]
                        node _T_3631 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                        node _T_3632 = mux(_T_3631, _T_3610, _T_3630) @[Mux.scala 80:57]
                        node _T_3633 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3634 = mux(_T_3633, _T_3612, _T_3632) @[Mux.scala 80:57]
                        node _T_3635 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                        node _T_3636 = mux(_T_3635, _T_3616, _T_3634) @[Mux.scala 80:57]
                        node _T_3637 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3638 = mux(_T_3637, _T_3618, _T_3636) @[Mux.scala 80:57]
                        node _T_3639 = mux(_T_3591, asSInt(UInt<1>("h01")), _T_3638) @[Valu.scala 146:36]
                        node _T_3640 = mux(_T_3585, sew_32_vd[0], _T_3639) @[Valu.scala 145:32]
                        node _T_3641 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                        node _T_3642 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 163:35]
                        node _T_3643 = and(_T_3641, _T_3642) @[Valu.scala 163:28]
                        node _T_3644 = lt(UInt<1>("h00"), UInt<3>("h04")) @[Valu.scala 163:50]
                        node _T_3645 = and(_T_3643, _T_3644) @[Valu.scala 163:43]
                        node _T_3646 = mux(_T_3645, sew_32_vd[0], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                        node _T_3647 = mux(_T_3579, _T_3640, _T_3646) @[Valu.scala 144:11]
                        node _T_3648 = mux(_T_3576, sew_32_vd[0], _T_3647) @[Valu.scala 143:11]
                        node _T_3649 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 143:16]
                        node _T_3650 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 144:16]
                        node _T_3651 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 144:36]
                        node _T_3652 = and(_T_3650, _T_3651) @[Valu.scala 144:29]
                        node _T_3653 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                        node _T_3654 = bits(io.vs0, 1, 1) @[Valu.scala 145:56]
                        node _T_3655 = eq(_T_3654, UInt<1>("h00")) @[Valu.scala 145:60]
                        node _T_3656 = and(_T_3653, _T_3655) @[Valu.scala 145:47]
                        node _T_3657 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                        node _T_3658 = and(_T_3656, _T_3657) @[Valu.scala 145:68]
                        node _T_3659 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                        node _T_3660 = bits(io.vs0, 1, 1) @[Valu.scala 146:60]
                        node _T_3661 = eq(_T_3660, UInt<1>("h00")) @[Valu.scala 146:64]
                        node _T_3662 = and(_T_3659, _T_3661) @[Valu.scala 146:51]
                        node _T_3663 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                        node _T_3664 = and(_T_3662, _T_3663) @[Valu.scala 146:72]
                        node _T_3665 = add(sew_32_b[1], _T_3575) @[Valu.scala 150:37]
                        node _T_3666 = tail(_T_3665, 1) @[Valu.scala 150:37]
                        node _T_3667 = asSInt(_T_3666) @[Valu.scala 150:37]
                        node _T_3668 = sub(sew_32_b[1], _T_3575) @[Valu.scala 151:37]
                        node _T_3669 = tail(_T_3668, 1) @[Valu.scala 151:37]
                        node _T_3670 = asSInt(_T_3669) @[Valu.scala 151:37]
                        node _T_3671 = sub(_T_3575, sew_32_b[1]) @[Valu.scala 152:33]
                        node _T_3672 = tail(_T_3671, 1) @[Valu.scala 152:33]
                        node _T_3673 = asSInt(_T_3672) @[Valu.scala 152:33]
                        node _T_3674 = and(sew_32_b[1], _T_3575) @[Valu.scala 153:36]
                        node _T_3675 = asSInt(_T_3674) @[Valu.scala 153:36]
                        node _T_3676 = or(sew_32_b[1], _T_3575) @[Valu.scala 154:35]
                        node _T_3677 = asSInt(_T_3676) @[Valu.scala 154:35]
                        node _T_3678 = xor(sew_32_b[1], _T_3575) @[Valu.scala 155:36]
                        node _T_3679 = asSInt(_T_3678) @[Valu.scala 155:36]
                        node _T_3680 = asUInt(_T_3575) @[Valu.scala 156:36]
                        node _T_3681 = asUInt(sew_32_b[1]) @[Valu.scala 156:54]
                        node _T_3682 = leq(_T_3680, _T_3681) @[Valu.scala 156:43]
                        node _T_3683 = mux(_T_3682, _T_3575, sew_32_b[1]) @[Valu.scala 156:31]
                        node _T_3684 = leq(_T_3575, sew_32_b[1]) @[Valu.scala 157:35]
                        node _T_3685 = mux(_T_3684, _T_3575, sew_32_b[1]) @[Valu.scala 157:30]
                        node _T_3686 = asUInt(_T_3575) @[Valu.scala 158:36]
                        node _T_3687 = asUInt(sew_32_b[1]) @[Valu.scala 158:54]
                        node _T_3688 = geq(_T_3686, _T_3687) @[Valu.scala 158:43]
                        node _T_3689 = mux(_T_3688, _T_3575, sew_32_b[1]) @[Valu.scala 158:31]
                        node _T_3690 = geq(_T_3575, sew_32_b[1]) @[Valu.scala 159:35]
                        node _T_3691 = mux(_T_3690, _T_3575, sew_32_b[1]) @[Valu.scala 159:30]
                        node _T_3692 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                        node _T_3693 = mux(_T_3692, _T_3667, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                        node _T_3694 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                        node _T_3695 = mux(_T_3694, _T_3670, _T_3693) @[Mux.scala 80:57]
                        node _T_3696 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3697 = mux(_T_3696, _T_3673, _T_3695) @[Mux.scala 80:57]
                        node _T_3698 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3699 = mux(_T_3698, _T_3675, _T_3697) @[Mux.scala 80:57]
                        node _T_3700 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                        node _T_3701 = mux(_T_3700, _T_3677, _T_3699) @[Mux.scala 80:57]
                        node _T_3702 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3703 = mux(_T_3702, _T_3679, _T_3701) @[Mux.scala 80:57]
                        node _T_3704 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                        node _T_3705 = mux(_T_3704, _T_3683, _T_3703) @[Mux.scala 80:57]
                        node _T_3706 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3707 = mux(_T_3706, _T_3685, _T_3705) @[Mux.scala 80:57]
                        node _T_3708 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                        node _T_3709 = mux(_T_3708, _T_3689, _T_3707) @[Mux.scala 80:57]
                        node _T_3710 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3711 = mux(_T_3710, _T_3691, _T_3709) @[Mux.scala 80:57]
                        node _T_3712 = mux(_T_3664, asSInt(UInt<1>("h01")), _T_3711) @[Valu.scala 146:36]
                        node _T_3713 = mux(_T_3658, sew_32_vd[1], _T_3712) @[Valu.scala 145:32]
                        node _T_3714 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                        node _T_3715 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 163:35]
                        node _T_3716 = and(_T_3714, _T_3715) @[Valu.scala 163:28]
                        node _T_3717 = lt(UInt<1>("h01"), UInt<3>("h04")) @[Valu.scala 163:50]
                        node _T_3718 = and(_T_3716, _T_3717) @[Valu.scala 163:43]
                        node _T_3719 = mux(_T_3718, sew_32_vd[1], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                        node _T_3720 = mux(_T_3652, _T_3713, _T_3719) @[Valu.scala 144:11]
                        node _T_3721 = mux(_T_3649, sew_32_vd[1], _T_3720) @[Valu.scala 143:11]
                        node _T_3722 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 143:16]
                        node _T_3723 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 144:16]
                        node _T_3724 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 144:36]
                        node _T_3725 = and(_T_3723, _T_3724) @[Valu.scala 144:29]
                        node _T_3726 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                        node _T_3727 = bits(io.vs0, 2, 2) @[Valu.scala 145:56]
                        node _T_3728 = eq(_T_3727, UInt<1>("h00")) @[Valu.scala 145:60]
                        node _T_3729 = and(_T_3726, _T_3728) @[Valu.scala 145:47]
                        node _T_3730 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                        node _T_3731 = and(_T_3729, _T_3730) @[Valu.scala 145:68]
                        node _T_3732 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                        node _T_3733 = bits(io.vs0, 2, 2) @[Valu.scala 146:60]
                        node _T_3734 = eq(_T_3733, UInt<1>("h00")) @[Valu.scala 146:64]
                        node _T_3735 = and(_T_3732, _T_3734) @[Valu.scala 146:51]
                        node _T_3736 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                        node _T_3737 = and(_T_3735, _T_3736) @[Valu.scala 146:72]
                        node _T_3738 = add(sew_32_b[2], _T_3575) @[Valu.scala 150:37]
                        node _T_3739 = tail(_T_3738, 1) @[Valu.scala 150:37]
                        node _T_3740 = asSInt(_T_3739) @[Valu.scala 150:37]
                        node _T_3741 = sub(sew_32_b[2], _T_3575) @[Valu.scala 151:37]
                        node _T_3742 = tail(_T_3741, 1) @[Valu.scala 151:37]
                        node _T_3743 = asSInt(_T_3742) @[Valu.scala 151:37]
                        node _T_3744 = sub(_T_3575, sew_32_b[2]) @[Valu.scala 152:33]
                        node _T_3745 = tail(_T_3744, 1) @[Valu.scala 152:33]
                        node _T_3746 = asSInt(_T_3745) @[Valu.scala 152:33]
                        node _T_3747 = and(sew_32_b[2], _T_3575) @[Valu.scala 153:36]
                        node _T_3748 = asSInt(_T_3747) @[Valu.scala 153:36]
                        node _T_3749 = or(sew_32_b[2], _T_3575) @[Valu.scala 154:35]
                        node _T_3750 = asSInt(_T_3749) @[Valu.scala 154:35]
                        node _T_3751 = xor(sew_32_b[2], _T_3575) @[Valu.scala 155:36]
                        node _T_3752 = asSInt(_T_3751) @[Valu.scala 155:36]
                        node _T_3753 = asUInt(_T_3575) @[Valu.scala 156:36]
                        node _T_3754 = asUInt(sew_32_b[2]) @[Valu.scala 156:54]
                        node _T_3755 = leq(_T_3753, _T_3754) @[Valu.scala 156:43]
                        node _T_3756 = mux(_T_3755, _T_3575, sew_32_b[2]) @[Valu.scala 156:31]
                        node _T_3757 = leq(_T_3575, sew_32_b[2]) @[Valu.scala 157:35]
                        node _T_3758 = mux(_T_3757, _T_3575, sew_32_b[2]) @[Valu.scala 157:30]
                        node _T_3759 = asUInt(_T_3575) @[Valu.scala 158:36]
                        node _T_3760 = asUInt(sew_32_b[2]) @[Valu.scala 158:54]
                        node _T_3761 = geq(_T_3759, _T_3760) @[Valu.scala 158:43]
                        node _T_3762 = mux(_T_3761, _T_3575, sew_32_b[2]) @[Valu.scala 158:31]
                        node _T_3763 = geq(_T_3575, sew_32_b[2]) @[Valu.scala 159:35]
                        node _T_3764 = mux(_T_3763, _T_3575, sew_32_b[2]) @[Valu.scala 159:30]
                        node _T_3765 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                        node _T_3766 = mux(_T_3765, _T_3740, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                        node _T_3767 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                        node _T_3768 = mux(_T_3767, _T_3743, _T_3766) @[Mux.scala 80:57]
                        node _T_3769 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3770 = mux(_T_3769, _T_3746, _T_3768) @[Mux.scala 80:57]
                        node _T_3771 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3772 = mux(_T_3771, _T_3748, _T_3770) @[Mux.scala 80:57]
                        node _T_3773 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                        node _T_3774 = mux(_T_3773, _T_3750, _T_3772) @[Mux.scala 80:57]
                        node _T_3775 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3776 = mux(_T_3775, _T_3752, _T_3774) @[Mux.scala 80:57]
                        node _T_3777 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                        node _T_3778 = mux(_T_3777, _T_3756, _T_3776) @[Mux.scala 80:57]
                        node _T_3779 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3780 = mux(_T_3779, _T_3758, _T_3778) @[Mux.scala 80:57]
                        node _T_3781 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                        node _T_3782 = mux(_T_3781, _T_3762, _T_3780) @[Mux.scala 80:57]
                        node _T_3783 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3784 = mux(_T_3783, _T_3764, _T_3782) @[Mux.scala 80:57]
                        node _T_3785 = mux(_T_3737, asSInt(UInt<1>("h01")), _T_3784) @[Valu.scala 146:36]
                        node _T_3786 = mux(_T_3731, sew_32_vd[2], _T_3785) @[Valu.scala 145:32]
                        node _T_3787 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                        node _T_3788 = gt(UInt<2>("h02"), io.vl) @[Valu.scala 163:35]
                        node _T_3789 = and(_T_3787, _T_3788) @[Valu.scala 163:28]
                        node _T_3790 = lt(UInt<2>("h02"), UInt<3>("h04")) @[Valu.scala 163:50]
                        node _T_3791 = and(_T_3789, _T_3790) @[Valu.scala 163:43]
                        node _T_3792 = mux(_T_3791, sew_32_vd[2], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                        node _T_3793 = mux(_T_3725, _T_3786, _T_3792) @[Valu.scala 144:11]
                        node _T_3794 = mux(_T_3722, sew_32_vd[2], _T_3793) @[Valu.scala 143:11]
                        node _T_3795 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 143:16]
                        node _T_3796 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 144:16]
                        node _T_3797 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 144:36]
                        node _T_3798 = and(_T_3796, _T_3797) @[Valu.scala 144:29]
                        node _T_3799 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                        node _T_3800 = bits(io.vs0, 3, 3) @[Valu.scala 145:56]
                        node _T_3801 = eq(_T_3800, UInt<1>("h00")) @[Valu.scala 145:60]
                        node _T_3802 = and(_T_3799, _T_3801) @[Valu.scala 145:47]
                        node _T_3803 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                        node _T_3804 = and(_T_3802, _T_3803) @[Valu.scala 145:68]
                        node _T_3805 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                        node _T_3806 = bits(io.vs0, 3, 3) @[Valu.scala 146:60]
                        node _T_3807 = eq(_T_3806, UInt<1>("h00")) @[Valu.scala 146:64]
                        node _T_3808 = and(_T_3805, _T_3807) @[Valu.scala 146:51]
                        node _T_3809 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                        node _T_3810 = and(_T_3808, _T_3809) @[Valu.scala 146:72]
                        node _T_3811 = add(sew_32_b[3], _T_3575) @[Valu.scala 150:37]
                        node _T_3812 = tail(_T_3811, 1) @[Valu.scala 150:37]
                        node _T_3813 = asSInt(_T_3812) @[Valu.scala 150:37]
                        node _T_3814 = sub(sew_32_b[3], _T_3575) @[Valu.scala 151:37]
                        node _T_3815 = tail(_T_3814, 1) @[Valu.scala 151:37]
                        node _T_3816 = asSInt(_T_3815) @[Valu.scala 151:37]
                        node _T_3817 = sub(_T_3575, sew_32_b[3]) @[Valu.scala 152:33]
                        node _T_3818 = tail(_T_3817, 1) @[Valu.scala 152:33]
                        node _T_3819 = asSInt(_T_3818) @[Valu.scala 152:33]
                        node _T_3820 = and(sew_32_b[3], _T_3575) @[Valu.scala 153:36]
                        node _T_3821 = asSInt(_T_3820) @[Valu.scala 153:36]
                        node _T_3822 = or(sew_32_b[3], _T_3575) @[Valu.scala 154:35]
                        node _T_3823 = asSInt(_T_3822) @[Valu.scala 154:35]
                        node _T_3824 = xor(sew_32_b[3], _T_3575) @[Valu.scala 155:36]
                        node _T_3825 = asSInt(_T_3824) @[Valu.scala 155:36]
                        node _T_3826 = asUInt(_T_3575) @[Valu.scala 156:36]
                        node _T_3827 = asUInt(sew_32_b[3]) @[Valu.scala 156:54]
                        node _T_3828 = leq(_T_3826, _T_3827) @[Valu.scala 156:43]
                        node _T_3829 = mux(_T_3828, _T_3575, sew_32_b[3]) @[Valu.scala 156:31]
                        node _T_3830 = leq(_T_3575, sew_32_b[3]) @[Valu.scala 157:35]
                        node _T_3831 = mux(_T_3830, _T_3575, sew_32_b[3]) @[Valu.scala 157:30]
                        node _T_3832 = asUInt(_T_3575) @[Valu.scala 158:36]
                        node _T_3833 = asUInt(sew_32_b[3]) @[Valu.scala 158:54]
                        node _T_3834 = geq(_T_3832, _T_3833) @[Valu.scala 158:43]
                        node _T_3835 = mux(_T_3834, _T_3575, sew_32_b[3]) @[Valu.scala 158:31]
                        node _T_3836 = geq(_T_3575, sew_32_b[3]) @[Valu.scala 159:35]
                        node _T_3837 = mux(_T_3836, _T_3575, sew_32_b[3]) @[Valu.scala 159:30]
                        node _T_3838 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                        node _T_3839 = mux(_T_3838, _T_3813, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                        node _T_3840 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                        node _T_3841 = mux(_T_3840, _T_3816, _T_3839) @[Mux.scala 80:57]
                        node _T_3842 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3843 = mux(_T_3842, _T_3819, _T_3841) @[Mux.scala 80:57]
                        node _T_3844 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3845 = mux(_T_3844, _T_3821, _T_3843) @[Mux.scala 80:57]
                        node _T_3846 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                        node _T_3847 = mux(_T_3846, _T_3823, _T_3845) @[Mux.scala 80:57]
                        node _T_3848 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3849 = mux(_T_3848, _T_3825, _T_3847) @[Mux.scala 80:57]
                        node _T_3850 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                        node _T_3851 = mux(_T_3850, _T_3829, _T_3849) @[Mux.scala 80:57]
                        node _T_3852 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3853 = mux(_T_3852, _T_3831, _T_3851) @[Mux.scala 80:57]
                        node _T_3854 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                        node _T_3855 = mux(_T_3854, _T_3835, _T_3853) @[Mux.scala 80:57]
                        node _T_3856 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                        node _T_3857 = mux(_T_3856, _T_3837, _T_3855) @[Mux.scala 80:57]
                        node _T_3858 = mux(_T_3810, asSInt(UInt<1>("h01")), _T_3857) @[Valu.scala 146:36]
                        node _T_3859 = mux(_T_3804, sew_32_vd[3], _T_3858) @[Valu.scala 145:32]
                        node _T_3860 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                        node _T_3861 = gt(UInt<2>("h03"), io.vl) @[Valu.scala 163:35]
                        node _T_3862 = and(_T_3860, _T_3861) @[Valu.scala 163:28]
                        node _T_3863 = lt(UInt<2>("h03"), UInt<3>("h04")) @[Valu.scala 163:50]
                        node _T_3864 = and(_T_3862, _T_3863) @[Valu.scala 163:43]
                        node _T_3865 = mux(_T_3864, sew_32_vd[3], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                        node _T_3866 = mux(_T_3798, _T_3859, _T_3865) @[Valu.scala 144:11]
                        node _T_3867 = mux(_T_3795, sew_32_vd[3], _T_3866) @[Valu.scala 143:11]
                        node lo_lo_6 = asUInt(_T_3648) @[Cat.scala 30:58]
                        node lo_hi_6 = asUInt(_T_3721) @[Cat.scala 30:58]
                        node lo_11 = cat(lo_hi_6, lo_lo_6) @[Cat.scala 30:58]
                        node hi_lo_6 = asUInt(_T_3794) @[Cat.scala 30:58]
                        node hi_hi_6 = asUInt(_T_3867) @[Cat.scala 30:58]
                        node hi_11 = cat(hi_hi_6, hi_lo_6) @[Cat.scala 30:58]
                        node _T_3868 = cat(hi_11, lo_11) @[Cat.scala 30:58]
                        node _T_3869 = asSInt(_T_3868) @[Valu.scala 166:24]
                        io.v_output <= _T_3869 @[Valu.scala 228:25]
                        skip @[Valu.scala 226:69]
                      else : @[Valu.scala 229:69]
                        node _T_3870 = eq(io.sew, UInt<1>("h00")) @[Valu.scala 229:27]
                        node _T_3871 = bits(io.aluc, 2, 0) @[Valu.scala 229:50]
                        node _T_3872 = eq(_T_3871, UInt<3>("h04")) @[Valu.scala 229:56]
                        node _T_3873 = and(_T_3870, _T_3872) @[Valu.scala 229:40]
                        when _T_3873 : @[Valu.scala 229:69]
                          node _T_3874 = bits(io.in_A, 7, 0) @[Valu.scala 230:34]
                          node _T_3875 = asSInt(_T_3874) @[Valu.scala 230:40]
                          node _T_3876 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 143:16]
                          node _T_3877 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 144:16]
                          node _T_3878 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 144:36]
                          node _T_3879 = and(_T_3877, _T_3878) @[Valu.scala 144:29]
                          node _T_3880 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_3881 = bits(io.vs0, 0, 0) @[Valu.scala 145:56]
                          node _T_3882 = eq(_T_3881, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_3883 = and(_T_3880, _T_3882) @[Valu.scala 145:47]
                          node _T_3884 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_3885 = and(_T_3883, _T_3884) @[Valu.scala 145:68]
                          node _T_3886 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_3887 = bits(io.vs0, 0, 0) @[Valu.scala 146:60]
                          node _T_3888 = eq(_T_3887, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_3889 = and(_T_3886, _T_3888) @[Valu.scala 146:51]
                          node _T_3890 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_3891 = and(_T_3889, _T_3890) @[Valu.scala 146:72]
                          node _T_3892 = add(sew_8_b[0], _T_3875) @[Valu.scala 150:37]
                          node _T_3893 = tail(_T_3892, 1) @[Valu.scala 150:37]
                          node _T_3894 = asSInt(_T_3893) @[Valu.scala 150:37]
                          node _T_3895 = sub(sew_8_b[0], _T_3875) @[Valu.scala 151:37]
                          node _T_3896 = tail(_T_3895, 1) @[Valu.scala 151:37]
                          node _T_3897 = asSInt(_T_3896) @[Valu.scala 151:37]
                          node _T_3898 = sub(_T_3875, sew_8_b[0]) @[Valu.scala 152:33]
                          node _T_3899 = tail(_T_3898, 1) @[Valu.scala 152:33]
                          node _T_3900 = asSInt(_T_3899) @[Valu.scala 152:33]
                          node _T_3901 = and(sew_8_b[0], _T_3875) @[Valu.scala 153:36]
                          node _T_3902 = asSInt(_T_3901) @[Valu.scala 153:36]
                          node _T_3903 = or(sew_8_b[0], _T_3875) @[Valu.scala 154:35]
                          node _T_3904 = asSInt(_T_3903) @[Valu.scala 154:35]
                          node _T_3905 = xor(sew_8_b[0], _T_3875) @[Valu.scala 155:36]
                          node _T_3906 = asSInt(_T_3905) @[Valu.scala 155:36]
                          node _T_3907 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_3908 = asUInt(sew_8_b[0]) @[Valu.scala 156:54]
                          node _T_3909 = leq(_T_3907, _T_3908) @[Valu.scala 156:43]
                          node _T_3910 = mux(_T_3909, _T_3875, sew_8_b[0]) @[Valu.scala 156:31]
                          node _T_3911 = leq(_T_3875, sew_8_b[0]) @[Valu.scala 157:35]
                          node _T_3912 = mux(_T_3911, _T_3875, sew_8_b[0]) @[Valu.scala 157:30]
                          node _T_3913 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_3914 = asUInt(sew_8_b[0]) @[Valu.scala 158:54]
                          node _T_3915 = geq(_T_3913, _T_3914) @[Valu.scala 158:43]
                          node _T_3916 = mux(_T_3915, _T_3875, sew_8_b[0]) @[Valu.scala 158:31]
                          node _T_3917 = geq(_T_3875, sew_8_b[0]) @[Valu.scala 159:35]
                          node _T_3918 = mux(_T_3917, _T_3875, sew_8_b[0]) @[Valu.scala 159:30]
                          node _T_3919 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_3920 = mux(_T_3919, _T_3894, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_3921 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_3922 = mux(_T_3921, _T_3897, _T_3920) @[Mux.scala 80:57]
                          node _T_3923 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_3924 = mux(_T_3923, _T_3900, _T_3922) @[Mux.scala 80:57]
                          node _T_3925 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_3926 = mux(_T_3925, _T_3902, _T_3924) @[Mux.scala 80:57]
                          node _T_3927 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_3928 = mux(_T_3927, _T_3904, _T_3926) @[Mux.scala 80:57]
                          node _T_3929 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_3930 = mux(_T_3929, _T_3906, _T_3928) @[Mux.scala 80:57]
                          node _T_3931 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_3932 = mux(_T_3931, _T_3910, _T_3930) @[Mux.scala 80:57]
                          node _T_3933 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_3934 = mux(_T_3933, _T_3912, _T_3932) @[Mux.scala 80:57]
                          node _T_3935 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_3936 = mux(_T_3935, _T_3916, _T_3934) @[Mux.scala 80:57]
                          node _T_3937 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_3938 = mux(_T_3937, _T_3918, _T_3936) @[Mux.scala 80:57]
                          node _T_3939 = mux(_T_3891, asSInt(UInt<1>("h01")), _T_3938) @[Valu.scala 146:36]
                          node _T_3940 = mux(_T_3885, sew_8_vd[0], _T_3939) @[Valu.scala 145:32]
                          node _T_3941 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_3942 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 163:35]
                          node _T_3943 = and(_T_3941, _T_3942) @[Valu.scala 163:28]
                          node _T_3944 = lt(UInt<1>("h00"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_3945 = and(_T_3943, _T_3944) @[Valu.scala 163:43]
                          node _T_3946 = mux(_T_3945, sew_8_vd[0], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_3947 = mux(_T_3879, _T_3940, _T_3946) @[Valu.scala 144:11]
                          node _T_3948 = mux(_T_3876, sew_8_vd[0], _T_3947) @[Valu.scala 143:11]
                          node _T_3949 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 143:16]
                          node _T_3950 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 144:16]
                          node _T_3951 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 144:36]
                          node _T_3952 = and(_T_3950, _T_3951) @[Valu.scala 144:29]
                          node _T_3953 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_3954 = bits(io.vs0, 1, 1) @[Valu.scala 145:56]
                          node _T_3955 = eq(_T_3954, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_3956 = and(_T_3953, _T_3955) @[Valu.scala 145:47]
                          node _T_3957 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_3958 = and(_T_3956, _T_3957) @[Valu.scala 145:68]
                          node _T_3959 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_3960 = bits(io.vs0, 1, 1) @[Valu.scala 146:60]
                          node _T_3961 = eq(_T_3960, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_3962 = and(_T_3959, _T_3961) @[Valu.scala 146:51]
                          node _T_3963 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_3964 = and(_T_3962, _T_3963) @[Valu.scala 146:72]
                          node _T_3965 = add(sew_8_b[1], _T_3875) @[Valu.scala 150:37]
                          node _T_3966 = tail(_T_3965, 1) @[Valu.scala 150:37]
                          node _T_3967 = asSInt(_T_3966) @[Valu.scala 150:37]
                          node _T_3968 = sub(sew_8_b[1], _T_3875) @[Valu.scala 151:37]
                          node _T_3969 = tail(_T_3968, 1) @[Valu.scala 151:37]
                          node _T_3970 = asSInt(_T_3969) @[Valu.scala 151:37]
                          node _T_3971 = sub(_T_3875, sew_8_b[1]) @[Valu.scala 152:33]
                          node _T_3972 = tail(_T_3971, 1) @[Valu.scala 152:33]
                          node _T_3973 = asSInt(_T_3972) @[Valu.scala 152:33]
                          node _T_3974 = and(sew_8_b[1], _T_3875) @[Valu.scala 153:36]
                          node _T_3975 = asSInt(_T_3974) @[Valu.scala 153:36]
                          node _T_3976 = or(sew_8_b[1], _T_3875) @[Valu.scala 154:35]
                          node _T_3977 = asSInt(_T_3976) @[Valu.scala 154:35]
                          node _T_3978 = xor(sew_8_b[1], _T_3875) @[Valu.scala 155:36]
                          node _T_3979 = asSInt(_T_3978) @[Valu.scala 155:36]
                          node _T_3980 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_3981 = asUInt(sew_8_b[1]) @[Valu.scala 156:54]
                          node _T_3982 = leq(_T_3980, _T_3981) @[Valu.scala 156:43]
                          node _T_3983 = mux(_T_3982, _T_3875, sew_8_b[1]) @[Valu.scala 156:31]
                          node _T_3984 = leq(_T_3875, sew_8_b[1]) @[Valu.scala 157:35]
                          node _T_3985 = mux(_T_3984, _T_3875, sew_8_b[1]) @[Valu.scala 157:30]
                          node _T_3986 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_3987 = asUInt(sew_8_b[1]) @[Valu.scala 158:54]
                          node _T_3988 = geq(_T_3986, _T_3987) @[Valu.scala 158:43]
                          node _T_3989 = mux(_T_3988, _T_3875, sew_8_b[1]) @[Valu.scala 158:31]
                          node _T_3990 = geq(_T_3875, sew_8_b[1]) @[Valu.scala 159:35]
                          node _T_3991 = mux(_T_3990, _T_3875, sew_8_b[1]) @[Valu.scala 159:30]
                          node _T_3992 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_3993 = mux(_T_3992, _T_3967, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_3994 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_3995 = mux(_T_3994, _T_3970, _T_3993) @[Mux.scala 80:57]
                          node _T_3996 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_3997 = mux(_T_3996, _T_3973, _T_3995) @[Mux.scala 80:57]
                          node _T_3998 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_3999 = mux(_T_3998, _T_3975, _T_3997) @[Mux.scala 80:57]
                          node _T_4000 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4001 = mux(_T_4000, _T_3977, _T_3999) @[Mux.scala 80:57]
                          node _T_4002 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4003 = mux(_T_4002, _T_3979, _T_4001) @[Mux.scala 80:57]
                          node _T_4004 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4005 = mux(_T_4004, _T_3983, _T_4003) @[Mux.scala 80:57]
                          node _T_4006 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4007 = mux(_T_4006, _T_3985, _T_4005) @[Mux.scala 80:57]
                          node _T_4008 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4009 = mux(_T_4008, _T_3989, _T_4007) @[Mux.scala 80:57]
                          node _T_4010 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4011 = mux(_T_4010, _T_3991, _T_4009) @[Mux.scala 80:57]
                          node _T_4012 = mux(_T_3964, asSInt(UInt<1>("h01")), _T_4011) @[Valu.scala 146:36]
                          node _T_4013 = mux(_T_3958, sew_8_vd[1], _T_4012) @[Valu.scala 145:32]
                          node _T_4014 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4015 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 163:35]
                          node _T_4016 = and(_T_4014, _T_4015) @[Valu.scala 163:28]
                          node _T_4017 = lt(UInt<1>("h01"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4018 = and(_T_4016, _T_4017) @[Valu.scala 163:43]
                          node _T_4019 = mux(_T_4018, sew_8_vd[1], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4020 = mux(_T_3952, _T_4013, _T_4019) @[Valu.scala 144:11]
                          node _T_4021 = mux(_T_3949, sew_8_vd[1], _T_4020) @[Valu.scala 143:11]
                          node _T_4022 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 143:16]
                          node _T_4023 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 144:16]
                          node _T_4024 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 144:36]
                          node _T_4025 = and(_T_4023, _T_4024) @[Valu.scala 144:29]
                          node _T_4026 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4027 = bits(io.vs0, 2, 2) @[Valu.scala 145:56]
                          node _T_4028 = eq(_T_4027, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4029 = and(_T_4026, _T_4028) @[Valu.scala 145:47]
                          node _T_4030 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4031 = and(_T_4029, _T_4030) @[Valu.scala 145:68]
                          node _T_4032 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4033 = bits(io.vs0, 2, 2) @[Valu.scala 146:60]
                          node _T_4034 = eq(_T_4033, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4035 = and(_T_4032, _T_4034) @[Valu.scala 146:51]
                          node _T_4036 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4037 = and(_T_4035, _T_4036) @[Valu.scala 146:72]
                          node _T_4038 = add(sew_8_b[2], _T_3875) @[Valu.scala 150:37]
                          node _T_4039 = tail(_T_4038, 1) @[Valu.scala 150:37]
                          node _T_4040 = asSInt(_T_4039) @[Valu.scala 150:37]
                          node _T_4041 = sub(sew_8_b[2], _T_3875) @[Valu.scala 151:37]
                          node _T_4042 = tail(_T_4041, 1) @[Valu.scala 151:37]
                          node _T_4043 = asSInt(_T_4042) @[Valu.scala 151:37]
                          node _T_4044 = sub(_T_3875, sew_8_b[2]) @[Valu.scala 152:33]
                          node _T_4045 = tail(_T_4044, 1) @[Valu.scala 152:33]
                          node _T_4046 = asSInt(_T_4045) @[Valu.scala 152:33]
                          node _T_4047 = and(sew_8_b[2], _T_3875) @[Valu.scala 153:36]
                          node _T_4048 = asSInt(_T_4047) @[Valu.scala 153:36]
                          node _T_4049 = or(sew_8_b[2], _T_3875) @[Valu.scala 154:35]
                          node _T_4050 = asSInt(_T_4049) @[Valu.scala 154:35]
                          node _T_4051 = xor(sew_8_b[2], _T_3875) @[Valu.scala 155:36]
                          node _T_4052 = asSInt(_T_4051) @[Valu.scala 155:36]
                          node _T_4053 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_4054 = asUInt(sew_8_b[2]) @[Valu.scala 156:54]
                          node _T_4055 = leq(_T_4053, _T_4054) @[Valu.scala 156:43]
                          node _T_4056 = mux(_T_4055, _T_3875, sew_8_b[2]) @[Valu.scala 156:31]
                          node _T_4057 = leq(_T_3875, sew_8_b[2]) @[Valu.scala 157:35]
                          node _T_4058 = mux(_T_4057, _T_3875, sew_8_b[2]) @[Valu.scala 157:30]
                          node _T_4059 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_4060 = asUInt(sew_8_b[2]) @[Valu.scala 158:54]
                          node _T_4061 = geq(_T_4059, _T_4060) @[Valu.scala 158:43]
                          node _T_4062 = mux(_T_4061, _T_3875, sew_8_b[2]) @[Valu.scala 158:31]
                          node _T_4063 = geq(_T_3875, sew_8_b[2]) @[Valu.scala 159:35]
                          node _T_4064 = mux(_T_4063, _T_3875, sew_8_b[2]) @[Valu.scala 159:30]
                          node _T_4065 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_4066 = mux(_T_4065, _T_4040, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_4067 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_4068 = mux(_T_4067, _T_4043, _T_4066) @[Mux.scala 80:57]
                          node _T_4069 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4070 = mux(_T_4069, _T_4046, _T_4068) @[Mux.scala 80:57]
                          node _T_4071 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4072 = mux(_T_4071, _T_4048, _T_4070) @[Mux.scala 80:57]
                          node _T_4073 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4074 = mux(_T_4073, _T_4050, _T_4072) @[Mux.scala 80:57]
                          node _T_4075 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4076 = mux(_T_4075, _T_4052, _T_4074) @[Mux.scala 80:57]
                          node _T_4077 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4078 = mux(_T_4077, _T_4056, _T_4076) @[Mux.scala 80:57]
                          node _T_4079 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4080 = mux(_T_4079, _T_4058, _T_4078) @[Mux.scala 80:57]
                          node _T_4081 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4082 = mux(_T_4081, _T_4062, _T_4080) @[Mux.scala 80:57]
                          node _T_4083 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4084 = mux(_T_4083, _T_4064, _T_4082) @[Mux.scala 80:57]
                          node _T_4085 = mux(_T_4037, asSInt(UInt<1>("h01")), _T_4084) @[Valu.scala 146:36]
                          node _T_4086 = mux(_T_4031, sew_8_vd[2], _T_4085) @[Valu.scala 145:32]
                          node _T_4087 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4088 = gt(UInt<2>("h02"), io.vl) @[Valu.scala 163:35]
                          node _T_4089 = and(_T_4087, _T_4088) @[Valu.scala 163:28]
                          node _T_4090 = lt(UInt<2>("h02"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4091 = and(_T_4089, _T_4090) @[Valu.scala 163:43]
                          node _T_4092 = mux(_T_4091, sew_8_vd[2], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4093 = mux(_T_4025, _T_4086, _T_4092) @[Valu.scala 144:11]
                          node _T_4094 = mux(_T_4022, sew_8_vd[2], _T_4093) @[Valu.scala 143:11]
                          node _T_4095 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 143:16]
                          node _T_4096 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 144:16]
                          node _T_4097 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 144:36]
                          node _T_4098 = and(_T_4096, _T_4097) @[Valu.scala 144:29]
                          node _T_4099 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4100 = bits(io.vs0, 3, 3) @[Valu.scala 145:56]
                          node _T_4101 = eq(_T_4100, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4102 = and(_T_4099, _T_4101) @[Valu.scala 145:47]
                          node _T_4103 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4104 = and(_T_4102, _T_4103) @[Valu.scala 145:68]
                          node _T_4105 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4106 = bits(io.vs0, 3, 3) @[Valu.scala 146:60]
                          node _T_4107 = eq(_T_4106, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4108 = and(_T_4105, _T_4107) @[Valu.scala 146:51]
                          node _T_4109 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4110 = and(_T_4108, _T_4109) @[Valu.scala 146:72]
                          node _T_4111 = add(sew_8_b[3], _T_3875) @[Valu.scala 150:37]
                          node _T_4112 = tail(_T_4111, 1) @[Valu.scala 150:37]
                          node _T_4113 = asSInt(_T_4112) @[Valu.scala 150:37]
                          node _T_4114 = sub(sew_8_b[3], _T_3875) @[Valu.scala 151:37]
                          node _T_4115 = tail(_T_4114, 1) @[Valu.scala 151:37]
                          node _T_4116 = asSInt(_T_4115) @[Valu.scala 151:37]
                          node _T_4117 = sub(_T_3875, sew_8_b[3]) @[Valu.scala 152:33]
                          node _T_4118 = tail(_T_4117, 1) @[Valu.scala 152:33]
                          node _T_4119 = asSInt(_T_4118) @[Valu.scala 152:33]
                          node _T_4120 = and(sew_8_b[3], _T_3875) @[Valu.scala 153:36]
                          node _T_4121 = asSInt(_T_4120) @[Valu.scala 153:36]
                          node _T_4122 = or(sew_8_b[3], _T_3875) @[Valu.scala 154:35]
                          node _T_4123 = asSInt(_T_4122) @[Valu.scala 154:35]
                          node _T_4124 = xor(sew_8_b[3], _T_3875) @[Valu.scala 155:36]
                          node _T_4125 = asSInt(_T_4124) @[Valu.scala 155:36]
                          node _T_4126 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_4127 = asUInt(sew_8_b[3]) @[Valu.scala 156:54]
                          node _T_4128 = leq(_T_4126, _T_4127) @[Valu.scala 156:43]
                          node _T_4129 = mux(_T_4128, _T_3875, sew_8_b[3]) @[Valu.scala 156:31]
                          node _T_4130 = leq(_T_3875, sew_8_b[3]) @[Valu.scala 157:35]
                          node _T_4131 = mux(_T_4130, _T_3875, sew_8_b[3]) @[Valu.scala 157:30]
                          node _T_4132 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_4133 = asUInt(sew_8_b[3]) @[Valu.scala 158:54]
                          node _T_4134 = geq(_T_4132, _T_4133) @[Valu.scala 158:43]
                          node _T_4135 = mux(_T_4134, _T_3875, sew_8_b[3]) @[Valu.scala 158:31]
                          node _T_4136 = geq(_T_3875, sew_8_b[3]) @[Valu.scala 159:35]
                          node _T_4137 = mux(_T_4136, _T_3875, sew_8_b[3]) @[Valu.scala 159:30]
                          node _T_4138 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_4139 = mux(_T_4138, _T_4113, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_4140 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_4141 = mux(_T_4140, _T_4116, _T_4139) @[Mux.scala 80:57]
                          node _T_4142 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4143 = mux(_T_4142, _T_4119, _T_4141) @[Mux.scala 80:57]
                          node _T_4144 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4145 = mux(_T_4144, _T_4121, _T_4143) @[Mux.scala 80:57]
                          node _T_4146 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4147 = mux(_T_4146, _T_4123, _T_4145) @[Mux.scala 80:57]
                          node _T_4148 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4149 = mux(_T_4148, _T_4125, _T_4147) @[Mux.scala 80:57]
                          node _T_4150 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4151 = mux(_T_4150, _T_4129, _T_4149) @[Mux.scala 80:57]
                          node _T_4152 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4153 = mux(_T_4152, _T_4131, _T_4151) @[Mux.scala 80:57]
                          node _T_4154 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4155 = mux(_T_4154, _T_4135, _T_4153) @[Mux.scala 80:57]
                          node _T_4156 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4157 = mux(_T_4156, _T_4137, _T_4155) @[Mux.scala 80:57]
                          node _T_4158 = mux(_T_4110, asSInt(UInt<1>("h01")), _T_4157) @[Valu.scala 146:36]
                          node _T_4159 = mux(_T_4104, sew_8_vd[3], _T_4158) @[Valu.scala 145:32]
                          node _T_4160 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4161 = gt(UInt<2>("h03"), io.vl) @[Valu.scala 163:35]
                          node _T_4162 = and(_T_4160, _T_4161) @[Valu.scala 163:28]
                          node _T_4163 = lt(UInt<2>("h03"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4164 = and(_T_4162, _T_4163) @[Valu.scala 163:43]
                          node _T_4165 = mux(_T_4164, sew_8_vd[3], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4166 = mux(_T_4098, _T_4159, _T_4165) @[Valu.scala 144:11]
                          node _T_4167 = mux(_T_4095, sew_8_vd[3], _T_4166) @[Valu.scala 143:11]
                          node _T_4168 = lt(UInt<3>("h04"), io.vstart) @[Valu.scala 143:16]
                          node _T_4169 = geq(UInt<3>("h04"), io.vstart) @[Valu.scala 144:16]
                          node _T_4170 = lt(UInt<3>("h04"), io.vl) @[Valu.scala 144:36]
                          node _T_4171 = and(_T_4169, _T_4170) @[Valu.scala 144:29]
                          node _T_4172 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4173 = bits(io.vs0, 4, 4) @[Valu.scala 145:56]
                          node _T_4174 = eq(_T_4173, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4175 = and(_T_4172, _T_4174) @[Valu.scala 145:47]
                          node _T_4176 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4177 = and(_T_4175, _T_4176) @[Valu.scala 145:68]
                          node _T_4178 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4179 = bits(io.vs0, 4, 4) @[Valu.scala 146:60]
                          node _T_4180 = eq(_T_4179, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4181 = and(_T_4178, _T_4180) @[Valu.scala 146:51]
                          node _T_4182 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4183 = and(_T_4181, _T_4182) @[Valu.scala 146:72]
                          node _T_4184 = add(sew_8_b[4], _T_3875) @[Valu.scala 150:37]
                          node _T_4185 = tail(_T_4184, 1) @[Valu.scala 150:37]
                          node _T_4186 = asSInt(_T_4185) @[Valu.scala 150:37]
                          node _T_4187 = sub(sew_8_b[4], _T_3875) @[Valu.scala 151:37]
                          node _T_4188 = tail(_T_4187, 1) @[Valu.scala 151:37]
                          node _T_4189 = asSInt(_T_4188) @[Valu.scala 151:37]
                          node _T_4190 = sub(_T_3875, sew_8_b[4]) @[Valu.scala 152:33]
                          node _T_4191 = tail(_T_4190, 1) @[Valu.scala 152:33]
                          node _T_4192 = asSInt(_T_4191) @[Valu.scala 152:33]
                          node _T_4193 = and(sew_8_b[4], _T_3875) @[Valu.scala 153:36]
                          node _T_4194 = asSInt(_T_4193) @[Valu.scala 153:36]
                          node _T_4195 = or(sew_8_b[4], _T_3875) @[Valu.scala 154:35]
                          node _T_4196 = asSInt(_T_4195) @[Valu.scala 154:35]
                          node _T_4197 = xor(sew_8_b[4], _T_3875) @[Valu.scala 155:36]
                          node _T_4198 = asSInt(_T_4197) @[Valu.scala 155:36]
                          node _T_4199 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_4200 = asUInt(sew_8_b[4]) @[Valu.scala 156:54]
                          node _T_4201 = leq(_T_4199, _T_4200) @[Valu.scala 156:43]
                          node _T_4202 = mux(_T_4201, _T_3875, sew_8_b[4]) @[Valu.scala 156:31]
                          node _T_4203 = leq(_T_3875, sew_8_b[4]) @[Valu.scala 157:35]
                          node _T_4204 = mux(_T_4203, _T_3875, sew_8_b[4]) @[Valu.scala 157:30]
                          node _T_4205 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_4206 = asUInt(sew_8_b[4]) @[Valu.scala 158:54]
                          node _T_4207 = geq(_T_4205, _T_4206) @[Valu.scala 158:43]
                          node _T_4208 = mux(_T_4207, _T_3875, sew_8_b[4]) @[Valu.scala 158:31]
                          node _T_4209 = geq(_T_3875, sew_8_b[4]) @[Valu.scala 159:35]
                          node _T_4210 = mux(_T_4209, _T_3875, sew_8_b[4]) @[Valu.scala 159:30]
                          node _T_4211 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_4212 = mux(_T_4211, _T_4186, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_4213 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_4214 = mux(_T_4213, _T_4189, _T_4212) @[Mux.scala 80:57]
                          node _T_4215 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4216 = mux(_T_4215, _T_4192, _T_4214) @[Mux.scala 80:57]
                          node _T_4217 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4218 = mux(_T_4217, _T_4194, _T_4216) @[Mux.scala 80:57]
                          node _T_4219 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4220 = mux(_T_4219, _T_4196, _T_4218) @[Mux.scala 80:57]
                          node _T_4221 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4222 = mux(_T_4221, _T_4198, _T_4220) @[Mux.scala 80:57]
                          node _T_4223 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4224 = mux(_T_4223, _T_4202, _T_4222) @[Mux.scala 80:57]
                          node _T_4225 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4226 = mux(_T_4225, _T_4204, _T_4224) @[Mux.scala 80:57]
                          node _T_4227 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4228 = mux(_T_4227, _T_4208, _T_4226) @[Mux.scala 80:57]
                          node _T_4229 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4230 = mux(_T_4229, _T_4210, _T_4228) @[Mux.scala 80:57]
                          node _T_4231 = mux(_T_4183, asSInt(UInt<1>("h01")), _T_4230) @[Valu.scala 146:36]
                          node _T_4232 = mux(_T_4177, sew_8_vd[4], _T_4231) @[Valu.scala 145:32]
                          node _T_4233 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4234 = gt(UInt<3>("h04"), io.vl) @[Valu.scala 163:35]
                          node _T_4235 = and(_T_4233, _T_4234) @[Valu.scala 163:28]
                          node _T_4236 = lt(UInt<3>("h04"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4237 = and(_T_4235, _T_4236) @[Valu.scala 163:43]
                          node _T_4238 = mux(_T_4237, sew_8_vd[4], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4239 = mux(_T_4171, _T_4232, _T_4238) @[Valu.scala 144:11]
                          node _T_4240 = mux(_T_4168, sew_8_vd[4], _T_4239) @[Valu.scala 143:11]
                          node _T_4241 = lt(UInt<3>("h05"), io.vstart) @[Valu.scala 143:16]
                          node _T_4242 = geq(UInt<3>("h05"), io.vstart) @[Valu.scala 144:16]
                          node _T_4243 = lt(UInt<3>("h05"), io.vl) @[Valu.scala 144:36]
                          node _T_4244 = and(_T_4242, _T_4243) @[Valu.scala 144:29]
                          node _T_4245 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4246 = bits(io.vs0, 5, 5) @[Valu.scala 145:56]
                          node _T_4247 = eq(_T_4246, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4248 = and(_T_4245, _T_4247) @[Valu.scala 145:47]
                          node _T_4249 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4250 = and(_T_4248, _T_4249) @[Valu.scala 145:68]
                          node _T_4251 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4252 = bits(io.vs0, 5, 5) @[Valu.scala 146:60]
                          node _T_4253 = eq(_T_4252, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4254 = and(_T_4251, _T_4253) @[Valu.scala 146:51]
                          node _T_4255 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4256 = and(_T_4254, _T_4255) @[Valu.scala 146:72]
                          node _T_4257 = add(sew_8_b[5], _T_3875) @[Valu.scala 150:37]
                          node _T_4258 = tail(_T_4257, 1) @[Valu.scala 150:37]
                          node _T_4259 = asSInt(_T_4258) @[Valu.scala 150:37]
                          node _T_4260 = sub(sew_8_b[5], _T_3875) @[Valu.scala 151:37]
                          node _T_4261 = tail(_T_4260, 1) @[Valu.scala 151:37]
                          node _T_4262 = asSInt(_T_4261) @[Valu.scala 151:37]
                          node _T_4263 = sub(_T_3875, sew_8_b[5]) @[Valu.scala 152:33]
                          node _T_4264 = tail(_T_4263, 1) @[Valu.scala 152:33]
                          node _T_4265 = asSInt(_T_4264) @[Valu.scala 152:33]
                          node _T_4266 = and(sew_8_b[5], _T_3875) @[Valu.scala 153:36]
                          node _T_4267 = asSInt(_T_4266) @[Valu.scala 153:36]
                          node _T_4268 = or(sew_8_b[5], _T_3875) @[Valu.scala 154:35]
                          node _T_4269 = asSInt(_T_4268) @[Valu.scala 154:35]
                          node _T_4270 = xor(sew_8_b[5], _T_3875) @[Valu.scala 155:36]
                          node _T_4271 = asSInt(_T_4270) @[Valu.scala 155:36]
                          node _T_4272 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_4273 = asUInt(sew_8_b[5]) @[Valu.scala 156:54]
                          node _T_4274 = leq(_T_4272, _T_4273) @[Valu.scala 156:43]
                          node _T_4275 = mux(_T_4274, _T_3875, sew_8_b[5]) @[Valu.scala 156:31]
                          node _T_4276 = leq(_T_3875, sew_8_b[5]) @[Valu.scala 157:35]
                          node _T_4277 = mux(_T_4276, _T_3875, sew_8_b[5]) @[Valu.scala 157:30]
                          node _T_4278 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_4279 = asUInt(sew_8_b[5]) @[Valu.scala 158:54]
                          node _T_4280 = geq(_T_4278, _T_4279) @[Valu.scala 158:43]
                          node _T_4281 = mux(_T_4280, _T_3875, sew_8_b[5]) @[Valu.scala 158:31]
                          node _T_4282 = geq(_T_3875, sew_8_b[5]) @[Valu.scala 159:35]
                          node _T_4283 = mux(_T_4282, _T_3875, sew_8_b[5]) @[Valu.scala 159:30]
                          node _T_4284 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_4285 = mux(_T_4284, _T_4259, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_4286 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_4287 = mux(_T_4286, _T_4262, _T_4285) @[Mux.scala 80:57]
                          node _T_4288 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4289 = mux(_T_4288, _T_4265, _T_4287) @[Mux.scala 80:57]
                          node _T_4290 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4291 = mux(_T_4290, _T_4267, _T_4289) @[Mux.scala 80:57]
                          node _T_4292 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4293 = mux(_T_4292, _T_4269, _T_4291) @[Mux.scala 80:57]
                          node _T_4294 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4295 = mux(_T_4294, _T_4271, _T_4293) @[Mux.scala 80:57]
                          node _T_4296 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4297 = mux(_T_4296, _T_4275, _T_4295) @[Mux.scala 80:57]
                          node _T_4298 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4299 = mux(_T_4298, _T_4277, _T_4297) @[Mux.scala 80:57]
                          node _T_4300 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4301 = mux(_T_4300, _T_4281, _T_4299) @[Mux.scala 80:57]
                          node _T_4302 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4303 = mux(_T_4302, _T_4283, _T_4301) @[Mux.scala 80:57]
                          node _T_4304 = mux(_T_4256, asSInt(UInt<1>("h01")), _T_4303) @[Valu.scala 146:36]
                          node _T_4305 = mux(_T_4250, sew_8_vd[5], _T_4304) @[Valu.scala 145:32]
                          node _T_4306 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4307 = gt(UInt<3>("h05"), io.vl) @[Valu.scala 163:35]
                          node _T_4308 = and(_T_4306, _T_4307) @[Valu.scala 163:28]
                          node _T_4309 = lt(UInt<3>("h05"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4310 = and(_T_4308, _T_4309) @[Valu.scala 163:43]
                          node _T_4311 = mux(_T_4310, sew_8_vd[5], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4312 = mux(_T_4244, _T_4305, _T_4311) @[Valu.scala 144:11]
                          node _T_4313 = mux(_T_4241, sew_8_vd[5], _T_4312) @[Valu.scala 143:11]
                          node _T_4314 = lt(UInt<3>("h06"), io.vstart) @[Valu.scala 143:16]
                          node _T_4315 = geq(UInt<3>("h06"), io.vstart) @[Valu.scala 144:16]
                          node _T_4316 = lt(UInt<3>("h06"), io.vl) @[Valu.scala 144:36]
                          node _T_4317 = and(_T_4315, _T_4316) @[Valu.scala 144:29]
                          node _T_4318 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4319 = bits(io.vs0, 6, 6) @[Valu.scala 145:56]
                          node _T_4320 = eq(_T_4319, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4321 = and(_T_4318, _T_4320) @[Valu.scala 145:47]
                          node _T_4322 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4323 = and(_T_4321, _T_4322) @[Valu.scala 145:68]
                          node _T_4324 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4325 = bits(io.vs0, 6, 6) @[Valu.scala 146:60]
                          node _T_4326 = eq(_T_4325, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4327 = and(_T_4324, _T_4326) @[Valu.scala 146:51]
                          node _T_4328 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4329 = and(_T_4327, _T_4328) @[Valu.scala 146:72]
                          node _T_4330 = add(sew_8_b[6], _T_3875) @[Valu.scala 150:37]
                          node _T_4331 = tail(_T_4330, 1) @[Valu.scala 150:37]
                          node _T_4332 = asSInt(_T_4331) @[Valu.scala 150:37]
                          node _T_4333 = sub(sew_8_b[6], _T_3875) @[Valu.scala 151:37]
                          node _T_4334 = tail(_T_4333, 1) @[Valu.scala 151:37]
                          node _T_4335 = asSInt(_T_4334) @[Valu.scala 151:37]
                          node _T_4336 = sub(_T_3875, sew_8_b[6]) @[Valu.scala 152:33]
                          node _T_4337 = tail(_T_4336, 1) @[Valu.scala 152:33]
                          node _T_4338 = asSInt(_T_4337) @[Valu.scala 152:33]
                          node _T_4339 = and(sew_8_b[6], _T_3875) @[Valu.scala 153:36]
                          node _T_4340 = asSInt(_T_4339) @[Valu.scala 153:36]
                          node _T_4341 = or(sew_8_b[6], _T_3875) @[Valu.scala 154:35]
                          node _T_4342 = asSInt(_T_4341) @[Valu.scala 154:35]
                          node _T_4343 = xor(sew_8_b[6], _T_3875) @[Valu.scala 155:36]
                          node _T_4344 = asSInt(_T_4343) @[Valu.scala 155:36]
                          node _T_4345 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_4346 = asUInt(sew_8_b[6]) @[Valu.scala 156:54]
                          node _T_4347 = leq(_T_4345, _T_4346) @[Valu.scala 156:43]
                          node _T_4348 = mux(_T_4347, _T_3875, sew_8_b[6]) @[Valu.scala 156:31]
                          node _T_4349 = leq(_T_3875, sew_8_b[6]) @[Valu.scala 157:35]
                          node _T_4350 = mux(_T_4349, _T_3875, sew_8_b[6]) @[Valu.scala 157:30]
                          node _T_4351 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_4352 = asUInt(sew_8_b[6]) @[Valu.scala 158:54]
                          node _T_4353 = geq(_T_4351, _T_4352) @[Valu.scala 158:43]
                          node _T_4354 = mux(_T_4353, _T_3875, sew_8_b[6]) @[Valu.scala 158:31]
                          node _T_4355 = geq(_T_3875, sew_8_b[6]) @[Valu.scala 159:35]
                          node _T_4356 = mux(_T_4355, _T_3875, sew_8_b[6]) @[Valu.scala 159:30]
                          node _T_4357 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_4358 = mux(_T_4357, _T_4332, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_4359 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_4360 = mux(_T_4359, _T_4335, _T_4358) @[Mux.scala 80:57]
                          node _T_4361 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4362 = mux(_T_4361, _T_4338, _T_4360) @[Mux.scala 80:57]
                          node _T_4363 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4364 = mux(_T_4363, _T_4340, _T_4362) @[Mux.scala 80:57]
                          node _T_4365 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4366 = mux(_T_4365, _T_4342, _T_4364) @[Mux.scala 80:57]
                          node _T_4367 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4368 = mux(_T_4367, _T_4344, _T_4366) @[Mux.scala 80:57]
                          node _T_4369 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4370 = mux(_T_4369, _T_4348, _T_4368) @[Mux.scala 80:57]
                          node _T_4371 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4372 = mux(_T_4371, _T_4350, _T_4370) @[Mux.scala 80:57]
                          node _T_4373 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4374 = mux(_T_4373, _T_4354, _T_4372) @[Mux.scala 80:57]
                          node _T_4375 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4376 = mux(_T_4375, _T_4356, _T_4374) @[Mux.scala 80:57]
                          node _T_4377 = mux(_T_4329, asSInt(UInt<1>("h01")), _T_4376) @[Valu.scala 146:36]
                          node _T_4378 = mux(_T_4323, sew_8_vd[6], _T_4377) @[Valu.scala 145:32]
                          node _T_4379 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4380 = gt(UInt<3>("h06"), io.vl) @[Valu.scala 163:35]
                          node _T_4381 = and(_T_4379, _T_4380) @[Valu.scala 163:28]
                          node _T_4382 = lt(UInt<3>("h06"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4383 = and(_T_4381, _T_4382) @[Valu.scala 163:43]
                          node _T_4384 = mux(_T_4383, sew_8_vd[6], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4385 = mux(_T_4317, _T_4378, _T_4384) @[Valu.scala 144:11]
                          node _T_4386 = mux(_T_4314, sew_8_vd[6], _T_4385) @[Valu.scala 143:11]
                          node _T_4387 = lt(UInt<3>("h07"), io.vstart) @[Valu.scala 143:16]
                          node _T_4388 = geq(UInt<3>("h07"), io.vstart) @[Valu.scala 144:16]
                          node _T_4389 = lt(UInt<3>("h07"), io.vl) @[Valu.scala 144:36]
                          node _T_4390 = and(_T_4388, _T_4389) @[Valu.scala 144:29]
                          node _T_4391 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4392 = bits(io.vs0, 7, 7) @[Valu.scala 145:56]
                          node _T_4393 = eq(_T_4392, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4394 = and(_T_4391, _T_4393) @[Valu.scala 145:47]
                          node _T_4395 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4396 = and(_T_4394, _T_4395) @[Valu.scala 145:68]
                          node _T_4397 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4398 = bits(io.vs0, 7, 7) @[Valu.scala 146:60]
                          node _T_4399 = eq(_T_4398, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4400 = and(_T_4397, _T_4399) @[Valu.scala 146:51]
                          node _T_4401 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4402 = and(_T_4400, _T_4401) @[Valu.scala 146:72]
                          node _T_4403 = add(sew_8_b[7], _T_3875) @[Valu.scala 150:37]
                          node _T_4404 = tail(_T_4403, 1) @[Valu.scala 150:37]
                          node _T_4405 = asSInt(_T_4404) @[Valu.scala 150:37]
                          node _T_4406 = sub(sew_8_b[7], _T_3875) @[Valu.scala 151:37]
                          node _T_4407 = tail(_T_4406, 1) @[Valu.scala 151:37]
                          node _T_4408 = asSInt(_T_4407) @[Valu.scala 151:37]
                          node _T_4409 = sub(_T_3875, sew_8_b[7]) @[Valu.scala 152:33]
                          node _T_4410 = tail(_T_4409, 1) @[Valu.scala 152:33]
                          node _T_4411 = asSInt(_T_4410) @[Valu.scala 152:33]
                          node _T_4412 = and(sew_8_b[7], _T_3875) @[Valu.scala 153:36]
                          node _T_4413 = asSInt(_T_4412) @[Valu.scala 153:36]
                          node _T_4414 = or(sew_8_b[7], _T_3875) @[Valu.scala 154:35]
                          node _T_4415 = asSInt(_T_4414) @[Valu.scala 154:35]
                          node _T_4416 = xor(sew_8_b[7], _T_3875) @[Valu.scala 155:36]
                          node _T_4417 = asSInt(_T_4416) @[Valu.scala 155:36]
                          node _T_4418 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_4419 = asUInt(sew_8_b[7]) @[Valu.scala 156:54]
                          node _T_4420 = leq(_T_4418, _T_4419) @[Valu.scala 156:43]
                          node _T_4421 = mux(_T_4420, _T_3875, sew_8_b[7]) @[Valu.scala 156:31]
                          node _T_4422 = leq(_T_3875, sew_8_b[7]) @[Valu.scala 157:35]
                          node _T_4423 = mux(_T_4422, _T_3875, sew_8_b[7]) @[Valu.scala 157:30]
                          node _T_4424 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_4425 = asUInt(sew_8_b[7]) @[Valu.scala 158:54]
                          node _T_4426 = geq(_T_4424, _T_4425) @[Valu.scala 158:43]
                          node _T_4427 = mux(_T_4426, _T_3875, sew_8_b[7]) @[Valu.scala 158:31]
                          node _T_4428 = geq(_T_3875, sew_8_b[7]) @[Valu.scala 159:35]
                          node _T_4429 = mux(_T_4428, _T_3875, sew_8_b[7]) @[Valu.scala 159:30]
                          node _T_4430 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_4431 = mux(_T_4430, _T_4405, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_4432 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_4433 = mux(_T_4432, _T_4408, _T_4431) @[Mux.scala 80:57]
                          node _T_4434 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4435 = mux(_T_4434, _T_4411, _T_4433) @[Mux.scala 80:57]
                          node _T_4436 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4437 = mux(_T_4436, _T_4413, _T_4435) @[Mux.scala 80:57]
                          node _T_4438 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4439 = mux(_T_4438, _T_4415, _T_4437) @[Mux.scala 80:57]
                          node _T_4440 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4441 = mux(_T_4440, _T_4417, _T_4439) @[Mux.scala 80:57]
                          node _T_4442 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4443 = mux(_T_4442, _T_4421, _T_4441) @[Mux.scala 80:57]
                          node _T_4444 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4445 = mux(_T_4444, _T_4423, _T_4443) @[Mux.scala 80:57]
                          node _T_4446 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4447 = mux(_T_4446, _T_4427, _T_4445) @[Mux.scala 80:57]
                          node _T_4448 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4449 = mux(_T_4448, _T_4429, _T_4447) @[Mux.scala 80:57]
                          node _T_4450 = mux(_T_4402, asSInt(UInt<1>("h01")), _T_4449) @[Valu.scala 146:36]
                          node _T_4451 = mux(_T_4396, sew_8_vd[7], _T_4450) @[Valu.scala 145:32]
                          node _T_4452 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4453 = gt(UInt<3>("h07"), io.vl) @[Valu.scala 163:35]
                          node _T_4454 = and(_T_4452, _T_4453) @[Valu.scala 163:28]
                          node _T_4455 = lt(UInt<3>("h07"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4456 = and(_T_4454, _T_4455) @[Valu.scala 163:43]
                          node _T_4457 = mux(_T_4456, sew_8_vd[7], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4458 = mux(_T_4390, _T_4451, _T_4457) @[Valu.scala 144:11]
                          node _T_4459 = mux(_T_4387, sew_8_vd[7], _T_4458) @[Valu.scala 143:11]
                          node _T_4460 = lt(UInt<4>("h08"), io.vstart) @[Valu.scala 143:16]
                          node _T_4461 = geq(UInt<4>("h08"), io.vstart) @[Valu.scala 144:16]
                          node _T_4462 = lt(UInt<4>("h08"), io.vl) @[Valu.scala 144:36]
                          node _T_4463 = and(_T_4461, _T_4462) @[Valu.scala 144:29]
                          node _T_4464 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4465 = bits(io.vs0, 8, 8) @[Valu.scala 145:56]
                          node _T_4466 = eq(_T_4465, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4467 = and(_T_4464, _T_4466) @[Valu.scala 145:47]
                          node _T_4468 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4469 = and(_T_4467, _T_4468) @[Valu.scala 145:68]
                          node _T_4470 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4471 = bits(io.vs0, 8, 8) @[Valu.scala 146:60]
                          node _T_4472 = eq(_T_4471, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4473 = and(_T_4470, _T_4472) @[Valu.scala 146:51]
                          node _T_4474 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4475 = and(_T_4473, _T_4474) @[Valu.scala 146:72]
                          node _T_4476 = add(sew_8_b[8], _T_3875) @[Valu.scala 150:37]
                          node _T_4477 = tail(_T_4476, 1) @[Valu.scala 150:37]
                          node _T_4478 = asSInt(_T_4477) @[Valu.scala 150:37]
                          node _T_4479 = sub(sew_8_b[8], _T_3875) @[Valu.scala 151:37]
                          node _T_4480 = tail(_T_4479, 1) @[Valu.scala 151:37]
                          node _T_4481 = asSInt(_T_4480) @[Valu.scala 151:37]
                          node _T_4482 = sub(_T_3875, sew_8_b[8]) @[Valu.scala 152:33]
                          node _T_4483 = tail(_T_4482, 1) @[Valu.scala 152:33]
                          node _T_4484 = asSInt(_T_4483) @[Valu.scala 152:33]
                          node _T_4485 = and(sew_8_b[8], _T_3875) @[Valu.scala 153:36]
                          node _T_4486 = asSInt(_T_4485) @[Valu.scala 153:36]
                          node _T_4487 = or(sew_8_b[8], _T_3875) @[Valu.scala 154:35]
                          node _T_4488 = asSInt(_T_4487) @[Valu.scala 154:35]
                          node _T_4489 = xor(sew_8_b[8], _T_3875) @[Valu.scala 155:36]
                          node _T_4490 = asSInt(_T_4489) @[Valu.scala 155:36]
                          node _T_4491 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_4492 = asUInt(sew_8_b[8]) @[Valu.scala 156:54]
                          node _T_4493 = leq(_T_4491, _T_4492) @[Valu.scala 156:43]
                          node _T_4494 = mux(_T_4493, _T_3875, sew_8_b[8]) @[Valu.scala 156:31]
                          node _T_4495 = leq(_T_3875, sew_8_b[8]) @[Valu.scala 157:35]
                          node _T_4496 = mux(_T_4495, _T_3875, sew_8_b[8]) @[Valu.scala 157:30]
                          node _T_4497 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_4498 = asUInt(sew_8_b[8]) @[Valu.scala 158:54]
                          node _T_4499 = geq(_T_4497, _T_4498) @[Valu.scala 158:43]
                          node _T_4500 = mux(_T_4499, _T_3875, sew_8_b[8]) @[Valu.scala 158:31]
                          node _T_4501 = geq(_T_3875, sew_8_b[8]) @[Valu.scala 159:35]
                          node _T_4502 = mux(_T_4501, _T_3875, sew_8_b[8]) @[Valu.scala 159:30]
                          node _T_4503 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_4504 = mux(_T_4503, _T_4478, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_4505 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_4506 = mux(_T_4505, _T_4481, _T_4504) @[Mux.scala 80:57]
                          node _T_4507 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4508 = mux(_T_4507, _T_4484, _T_4506) @[Mux.scala 80:57]
                          node _T_4509 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4510 = mux(_T_4509, _T_4486, _T_4508) @[Mux.scala 80:57]
                          node _T_4511 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4512 = mux(_T_4511, _T_4488, _T_4510) @[Mux.scala 80:57]
                          node _T_4513 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4514 = mux(_T_4513, _T_4490, _T_4512) @[Mux.scala 80:57]
                          node _T_4515 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4516 = mux(_T_4515, _T_4494, _T_4514) @[Mux.scala 80:57]
                          node _T_4517 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4518 = mux(_T_4517, _T_4496, _T_4516) @[Mux.scala 80:57]
                          node _T_4519 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4520 = mux(_T_4519, _T_4500, _T_4518) @[Mux.scala 80:57]
                          node _T_4521 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4522 = mux(_T_4521, _T_4502, _T_4520) @[Mux.scala 80:57]
                          node _T_4523 = mux(_T_4475, asSInt(UInt<1>("h01")), _T_4522) @[Valu.scala 146:36]
                          node _T_4524 = mux(_T_4469, sew_8_vd[8], _T_4523) @[Valu.scala 145:32]
                          node _T_4525 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4526 = gt(UInt<4>("h08"), io.vl) @[Valu.scala 163:35]
                          node _T_4527 = and(_T_4525, _T_4526) @[Valu.scala 163:28]
                          node _T_4528 = lt(UInt<4>("h08"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4529 = and(_T_4527, _T_4528) @[Valu.scala 163:43]
                          node _T_4530 = mux(_T_4529, sew_8_vd[8], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4531 = mux(_T_4463, _T_4524, _T_4530) @[Valu.scala 144:11]
                          node _T_4532 = mux(_T_4460, sew_8_vd[8], _T_4531) @[Valu.scala 143:11]
                          node _T_4533 = lt(UInt<4>("h09"), io.vstart) @[Valu.scala 143:16]
                          node _T_4534 = geq(UInt<4>("h09"), io.vstart) @[Valu.scala 144:16]
                          node _T_4535 = lt(UInt<4>("h09"), io.vl) @[Valu.scala 144:36]
                          node _T_4536 = and(_T_4534, _T_4535) @[Valu.scala 144:29]
                          node _T_4537 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4538 = bits(io.vs0, 9, 9) @[Valu.scala 145:56]
                          node _T_4539 = eq(_T_4538, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4540 = and(_T_4537, _T_4539) @[Valu.scala 145:47]
                          node _T_4541 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4542 = and(_T_4540, _T_4541) @[Valu.scala 145:68]
                          node _T_4543 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4544 = bits(io.vs0, 9, 9) @[Valu.scala 146:60]
                          node _T_4545 = eq(_T_4544, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4546 = and(_T_4543, _T_4545) @[Valu.scala 146:51]
                          node _T_4547 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4548 = and(_T_4546, _T_4547) @[Valu.scala 146:72]
                          node _T_4549 = add(sew_8_b[9], _T_3875) @[Valu.scala 150:37]
                          node _T_4550 = tail(_T_4549, 1) @[Valu.scala 150:37]
                          node _T_4551 = asSInt(_T_4550) @[Valu.scala 150:37]
                          node _T_4552 = sub(sew_8_b[9], _T_3875) @[Valu.scala 151:37]
                          node _T_4553 = tail(_T_4552, 1) @[Valu.scala 151:37]
                          node _T_4554 = asSInt(_T_4553) @[Valu.scala 151:37]
                          node _T_4555 = sub(_T_3875, sew_8_b[9]) @[Valu.scala 152:33]
                          node _T_4556 = tail(_T_4555, 1) @[Valu.scala 152:33]
                          node _T_4557 = asSInt(_T_4556) @[Valu.scala 152:33]
                          node _T_4558 = and(sew_8_b[9], _T_3875) @[Valu.scala 153:36]
                          node _T_4559 = asSInt(_T_4558) @[Valu.scala 153:36]
                          node _T_4560 = or(sew_8_b[9], _T_3875) @[Valu.scala 154:35]
                          node _T_4561 = asSInt(_T_4560) @[Valu.scala 154:35]
                          node _T_4562 = xor(sew_8_b[9], _T_3875) @[Valu.scala 155:36]
                          node _T_4563 = asSInt(_T_4562) @[Valu.scala 155:36]
                          node _T_4564 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_4565 = asUInt(sew_8_b[9]) @[Valu.scala 156:54]
                          node _T_4566 = leq(_T_4564, _T_4565) @[Valu.scala 156:43]
                          node _T_4567 = mux(_T_4566, _T_3875, sew_8_b[9]) @[Valu.scala 156:31]
                          node _T_4568 = leq(_T_3875, sew_8_b[9]) @[Valu.scala 157:35]
                          node _T_4569 = mux(_T_4568, _T_3875, sew_8_b[9]) @[Valu.scala 157:30]
                          node _T_4570 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_4571 = asUInt(sew_8_b[9]) @[Valu.scala 158:54]
                          node _T_4572 = geq(_T_4570, _T_4571) @[Valu.scala 158:43]
                          node _T_4573 = mux(_T_4572, _T_3875, sew_8_b[9]) @[Valu.scala 158:31]
                          node _T_4574 = geq(_T_3875, sew_8_b[9]) @[Valu.scala 159:35]
                          node _T_4575 = mux(_T_4574, _T_3875, sew_8_b[9]) @[Valu.scala 159:30]
                          node _T_4576 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_4577 = mux(_T_4576, _T_4551, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_4578 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_4579 = mux(_T_4578, _T_4554, _T_4577) @[Mux.scala 80:57]
                          node _T_4580 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4581 = mux(_T_4580, _T_4557, _T_4579) @[Mux.scala 80:57]
                          node _T_4582 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4583 = mux(_T_4582, _T_4559, _T_4581) @[Mux.scala 80:57]
                          node _T_4584 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4585 = mux(_T_4584, _T_4561, _T_4583) @[Mux.scala 80:57]
                          node _T_4586 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4587 = mux(_T_4586, _T_4563, _T_4585) @[Mux.scala 80:57]
                          node _T_4588 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4589 = mux(_T_4588, _T_4567, _T_4587) @[Mux.scala 80:57]
                          node _T_4590 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4591 = mux(_T_4590, _T_4569, _T_4589) @[Mux.scala 80:57]
                          node _T_4592 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4593 = mux(_T_4592, _T_4573, _T_4591) @[Mux.scala 80:57]
                          node _T_4594 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4595 = mux(_T_4594, _T_4575, _T_4593) @[Mux.scala 80:57]
                          node _T_4596 = mux(_T_4548, asSInt(UInt<1>("h01")), _T_4595) @[Valu.scala 146:36]
                          node _T_4597 = mux(_T_4542, sew_8_vd[9], _T_4596) @[Valu.scala 145:32]
                          node _T_4598 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4599 = gt(UInt<4>("h09"), io.vl) @[Valu.scala 163:35]
                          node _T_4600 = and(_T_4598, _T_4599) @[Valu.scala 163:28]
                          node _T_4601 = lt(UInt<4>("h09"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4602 = and(_T_4600, _T_4601) @[Valu.scala 163:43]
                          node _T_4603 = mux(_T_4602, sew_8_vd[9], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4604 = mux(_T_4536, _T_4597, _T_4603) @[Valu.scala 144:11]
                          node _T_4605 = mux(_T_4533, sew_8_vd[9], _T_4604) @[Valu.scala 143:11]
                          node _T_4606 = lt(UInt<4>("h0a"), io.vstart) @[Valu.scala 143:16]
                          node _T_4607 = geq(UInt<4>("h0a"), io.vstart) @[Valu.scala 144:16]
                          node _T_4608 = lt(UInt<4>("h0a"), io.vl) @[Valu.scala 144:36]
                          node _T_4609 = and(_T_4607, _T_4608) @[Valu.scala 144:29]
                          node _T_4610 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4611 = bits(io.vs0, 10, 10) @[Valu.scala 145:56]
                          node _T_4612 = eq(_T_4611, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4613 = and(_T_4610, _T_4612) @[Valu.scala 145:47]
                          node _T_4614 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4615 = and(_T_4613, _T_4614) @[Valu.scala 145:68]
                          node _T_4616 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4617 = bits(io.vs0, 10, 10) @[Valu.scala 146:60]
                          node _T_4618 = eq(_T_4617, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4619 = and(_T_4616, _T_4618) @[Valu.scala 146:51]
                          node _T_4620 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4621 = and(_T_4619, _T_4620) @[Valu.scala 146:72]
                          node _T_4622 = add(sew_8_b[10], _T_3875) @[Valu.scala 150:37]
                          node _T_4623 = tail(_T_4622, 1) @[Valu.scala 150:37]
                          node _T_4624 = asSInt(_T_4623) @[Valu.scala 150:37]
                          node _T_4625 = sub(sew_8_b[10], _T_3875) @[Valu.scala 151:37]
                          node _T_4626 = tail(_T_4625, 1) @[Valu.scala 151:37]
                          node _T_4627 = asSInt(_T_4626) @[Valu.scala 151:37]
                          node _T_4628 = sub(_T_3875, sew_8_b[10]) @[Valu.scala 152:33]
                          node _T_4629 = tail(_T_4628, 1) @[Valu.scala 152:33]
                          node _T_4630 = asSInt(_T_4629) @[Valu.scala 152:33]
                          node _T_4631 = and(sew_8_b[10], _T_3875) @[Valu.scala 153:36]
                          node _T_4632 = asSInt(_T_4631) @[Valu.scala 153:36]
                          node _T_4633 = or(sew_8_b[10], _T_3875) @[Valu.scala 154:35]
                          node _T_4634 = asSInt(_T_4633) @[Valu.scala 154:35]
                          node _T_4635 = xor(sew_8_b[10], _T_3875) @[Valu.scala 155:36]
                          node _T_4636 = asSInt(_T_4635) @[Valu.scala 155:36]
                          node _T_4637 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_4638 = asUInt(sew_8_b[10]) @[Valu.scala 156:54]
                          node _T_4639 = leq(_T_4637, _T_4638) @[Valu.scala 156:43]
                          node _T_4640 = mux(_T_4639, _T_3875, sew_8_b[10]) @[Valu.scala 156:31]
                          node _T_4641 = leq(_T_3875, sew_8_b[10]) @[Valu.scala 157:35]
                          node _T_4642 = mux(_T_4641, _T_3875, sew_8_b[10]) @[Valu.scala 157:30]
                          node _T_4643 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_4644 = asUInt(sew_8_b[10]) @[Valu.scala 158:54]
                          node _T_4645 = geq(_T_4643, _T_4644) @[Valu.scala 158:43]
                          node _T_4646 = mux(_T_4645, _T_3875, sew_8_b[10]) @[Valu.scala 158:31]
                          node _T_4647 = geq(_T_3875, sew_8_b[10]) @[Valu.scala 159:35]
                          node _T_4648 = mux(_T_4647, _T_3875, sew_8_b[10]) @[Valu.scala 159:30]
                          node _T_4649 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_4650 = mux(_T_4649, _T_4624, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_4651 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_4652 = mux(_T_4651, _T_4627, _T_4650) @[Mux.scala 80:57]
                          node _T_4653 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4654 = mux(_T_4653, _T_4630, _T_4652) @[Mux.scala 80:57]
                          node _T_4655 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4656 = mux(_T_4655, _T_4632, _T_4654) @[Mux.scala 80:57]
                          node _T_4657 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4658 = mux(_T_4657, _T_4634, _T_4656) @[Mux.scala 80:57]
                          node _T_4659 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4660 = mux(_T_4659, _T_4636, _T_4658) @[Mux.scala 80:57]
                          node _T_4661 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4662 = mux(_T_4661, _T_4640, _T_4660) @[Mux.scala 80:57]
                          node _T_4663 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4664 = mux(_T_4663, _T_4642, _T_4662) @[Mux.scala 80:57]
                          node _T_4665 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4666 = mux(_T_4665, _T_4646, _T_4664) @[Mux.scala 80:57]
                          node _T_4667 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4668 = mux(_T_4667, _T_4648, _T_4666) @[Mux.scala 80:57]
                          node _T_4669 = mux(_T_4621, asSInt(UInt<1>("h01")), _T_4668) @[Valu.scala 146:36]
                          node _T_4670 = mux(_T_4615, sew_8_vd[10], _T_4669) @[Valu.scala 145:32]
                          node _T_4671 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4672 = gt(UInt<4>("h0a"), io.vl) @[Valu.scala 163:35]
                          node _T_4673 = and(_T_4671, _T_4672) @[Valu.scala 163:28]
                          node _T_4674 = lt(UInt<4>("h0a"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4675 = and(_T_4673, _T_4674) @[Valu.scala 163:43]
                          node _T_4676 = mux(_T_4675, sew_8_vd[10], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4677 = mux(_T_4609, _T_4670, _T_4676) @[Valu.scala 144:11]
                          node _T_4678 = mux(_T_4606, sew_8_vd[10], _T_4677) @[Valu.scala 143:11]
                          node _T_4679 = lt(UInt<4>("h0b"), io.vstart) @[Valu.scala 143:16]
                          node _T_4680 = geq(UInt<4>("h0b"), io.vstart) @[Valu.scala 144:16]
                          node _T_4681 = lt(UInt<4>("h0b"), io.vl) @[Valu.scala 144:36]
                          node _T_4682 = and(_T_4680, _T_4681) @[Valu.scala 144:29]
                          node _T_4683 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4684 = bits(io.vs0, 11, 11) @[Valu.scala 145:56]
                          node _T_4685 = eq(_T_4684, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4686 = and(_T_4683, _T_4685) @[Valu.scala 145:47]
                          node _T_4687 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4688 = and(_T_4686, _T_4687) @[Valu.scala 145:68]
                          node _T_4689 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4690 = bits(io.vs0, 11, 11) @[Valu.scala 146:60]
                          node _T_4691 = eq(_T_4690, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4692 = and(_T_4689, _T_4691) @[Valu.scala 146:51]
                          node _T_4693 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4694 = and(_T_4692, _T_4693) @[Valu.scala 146:72]
                          node _T_4695 = add(sew_8_b[11], _T_3875) @[Valu.scala 150:37]
                          node _T_4696 = tail(_T_4695, 1) @[Valu.scala 150:37]
                          node _T_4697 = asSInt(_T_4696) @[Valu.scala 150:37]
                          node _T_4698 = sub(sew_8_b[11], _T_3875) @[Valu.scala 151:37]
                          node _T_4699 = tail(_T_4698, 1) @[Valu.scala 151:37]
                          node _T_4700 = asSInt(_T_4699) @[Valu.scala 151:37]
                          node _T_4701 = sub(_T_3875, sew_8_b[11]) @[Valu.scala 152:33]
                          node _T_4702 = tail(_T_4701, 1) @[Valu.scala 152:33]
                          node _T_4703 = asSInt(_T_4702) @[Valu.scala 152:33]
                          node _T_4704 = and(sew_8_b[11], _T_3875) @[Valu.scala 153:36]
                          node _T_4705 = asSInt(_T_4704) @[Valu.scala 153:36]
                          node _T_4706 = or(sew_8_b[11], _T_3875) @[Valu.scala 154:35]
                          node _T_4707 = asSInt(_T_4706) @[Valu.scala 154:35]
                          node _T_4708 = xor(sew_8_b[11], _T_3875) @[Valu.scala 155:36]
                          node _T_4709 = asSInt(_T_4708) @[Valu.scala 155:36]
                          node _T_4710 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_4711 = asUInt(sew_8_b[11]) @[Valu.scala 156:54]
                          node _T_4712 = leq(_T_4710, _T_4711) @[Valu.scala 156:43]
                          node _T_4713 = mux(_T_4712, _T_3875, sew_8_b[11]) @[Valu.scala 156:31]
                          node _T_4714 = leq(_T_3875, sew_8_b[11]) @[Valu.scala 157:35]
                          node _T_4715 = mux(_T_4714, _T_3875, sew_8_b[11]) @[Valu.scala 157:30]
                          node _T_4716 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_4717 = asUInt(sew_8_b[11]) @[Valu.scala 158:54]
                          node _T_4718 = geq(_T_4716, _T_4717) @[Valu.scala 158:43]
                          node _T_4719 = mux(_T_4718, _T_3875, sew_8_b[11]) @[Valu.scala 158:31]
                          node _T_4720 = geq(_T_3875, sew_8_b[11]) @[Valu.scala 159:35]
                          node _T_4721 = mux(_T_4720, _T_3875, sew_8_b[11]) @[Valu.scala 159:30]
                          node _T_4722 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_4723 = mux(_T_4722, _T_4697, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_4724 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_4725 = mux(_T_4724, _T_4700, _T_4723) @[Mux.scala 80:57]
                          node _T_4726 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4727 = mux(_T_4726, _T_4703, _T_4725) @[Mux.scala 80:57]
                          node _T_4728 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4729 = mux(_T_4728, _T_4705, _T_4727) @[Mux.scala 80:57]
                          node _T_4730 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4731 = mux(_T_4730, _T_4707, _T_4729) @[Mux.scala 80:57]
                          node _T_4732 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4733 = mux(_T_4732, _T_4709, _T_4731) @[Mux.scala 80:57]
                          node _T_4734 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4735 = mux(_T_4734, _T_4713, _T_4733) @[Mux.scala 80:57]
                          node _T_4736 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4737 = mux(_T_4736, _T_4715, _T_4735) @[Mux.scala 80:57]
                          node _T_4738 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4739 = mux(_T_4738, _T_4719, _T_4737) @[Mux.scala 80:57]
                          node _T_4740 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4741 = mux(_T_4740, _T_4721, _T_4739) @[Mux.scala 80:57]
                          node _T_4742 = mux(_T_4694, asSInt(UInt<1>("h01")), _T_4741) @[Valu.scala 146:36]
                          node _T_4743 = mux(_T_4688, sew_8_vd[11], _T_4742) @[Valu.scala 145:32]
                          node _T_4744 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4745 = gt(UInt<4>("h0b"), io.vl) @[Valu.scala 163:35]
                          node _T_4746 = and(_T_4744, _T_4745) @[Valu.scala 163:28]
                          node _T_4747 = lt(UInt<4>("h0b"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4748 = and(_T_4746, _T_4747) @[Valu.scala 163:43]
                          node _T_4749 = mux(_T_4748, sew_8_vd[11], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4750 = mux(_T_4682, _T_4743, _T_4749) @[Valu.scala 144:11]
                          node _T_4751 = mux(_T_4679, sew_8_vd[11], _T_4750) @[Valu.scala 143:11]
                          node _T_4752 = lt(UInt<4>("h0c"), io.vstart) @[Valu.scala 143:16]
                          node _T_4753 = geq(UInt<4>("h0c"), io.vstart) @[Valu.scala 144:16]
                          node _T_4754 = lt(UInt<4>("h0c"), io.vl) @[Valu.scala 144:36]
                          node _T_4755 = and(_T_4753, _T_4754) @[Valu.scala 144:29]
                          node _T_4756 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4757 = bits(io.vs0, 12, 12) @[Valu.scala 145:56]
                          node _T_4758 = eq(_T_4757, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4759 = and(_T_4756, _T_4758) @[Valu.scala 145:47]
                          node _T_4760 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4761 = and(_T_4759, _T_4760) @[Valu.scala 145:68]
                          node _T_4762 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4763 = bits(io.vs0, 12, 12) @[Valu.scala 146:60]
                          node _T_4764 = eq(_T_4763, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4765 = and(_T_4762, _T_4764) @[Valu.scala 146:51]
                          node _T_4766 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4767 = and(_T_4765, _T_4766) @[Valu.scala 146:72]
                          node _T_4768 = add(sew_8_b[12], _T_3875) @[Valu.scala 150:37]
                          node _T_4769 = tail(_T_4768, 1) @[Valu.scala 150:37]
                          node _T_4770 = asSInt(_T_4769) @[Valu.scala 150:37]
                          node _T_4771 = sub(sew_8_b[12], _T_3875) @[Valu.scala 151:37]
                          node _T_4772 = tail(_T_4771, 1) @[Valu.scala 151:37]
                          node _T_4773 = asSInt(_T_4772) @[Valu.scala 151:37]
                          node _T_4774 = sub(_T_3875, sew_8_b[12]) @[Valu.scala 152:33]
                          node _T_4775 = tail(_T_4774, 1) @[Valu.scala 152:33]
                          node _T_4776 = asSInt(_T_4775) @[Valu.scala 152:33]
                          node _T_4777 = and(sew_8_b[12], _T_3875) @[Valu.scala 153:36]
                          node _T_4778 = asSInt(_T_4777) @[Valu.scala 153:36]
                          node _T_4779 = or(sew_8_b[12], _T_3875) @[Valu.scala 154:35]
                          node _T_4780 = asSInt(_T_4779) @[Valu.scala 154:35]
                          node _T_4781 = xor(sew_8_b[12], _T_3875) @[Valu.scala 155:36]
                          node _T_4782 = asSInt(_T_4781) @[Valu.scala 155:36]
                          node _T_4783 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_4784 = asUInt(sew_8_b[12]) @[Valu.scala 156:54]
                          node _T_4785 = leq(_T_4783, _T_4784) @[Valu.scala 156:43]
                          node _T_4786 = mux(_T_4785, _T_3875, sew_8_b[12]) @[Valu.scala 156:31]
                          node _T_4787 = leq(_T_3875, sew_8_b[12]) @[Valu.scala 157:35]
                          node _T_4788 = mux(_T_4787, _T_3875, sew_8_b[12]) @[Valu.scala 157:30]
                          node _T_4789 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_4790 = asUInt(sew_8_b[12]) @[Valu.scala 158:54]
                          node _T_4791 = geq(_T_4789, _T_4790) @[Valu.scala 158:43]
                          node _T_4792 = mux(_T_4791, _T_3875, sew_8_b[12]) @[Valu.scala 158:31]
                          node _T_4793 = geq(_T_3875, sew_8_b[12]) @[Valu.scala 159:35]
                          node _T_4794 = mux(_T_4793, _T_3875, sew_8_b[12]) @[Valu.scala 159:30]
                          node _T_4795 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_4796 = mux(_T_4795, _T_4770, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_4797 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_4798 = mux(_T_4797, _T_4773, _T_4796) @[Mux.scala 80:57]
                          node _T_4799 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4800 = mux(_T_4799, _T_4776, _T_4798) @[Mux.scala 80:57]
                          node _T_4801 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4802 = mux(_T_4801, _T_4778, _T_4800) @[Mux.scala 80:57]
                          node _T_4803 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4804 = mux(_T_4803, _T_4780, _T_4802) @[Mux.scala 80:57]
                          node _T_4805 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4806 = mux(_T_4805, _T_4782, _T_4804) @[Mux.scala 80:57]
                          node _T_4807 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4808 = mux(_T_4807, _T_4786, _T_4806) @[Mux.scala 80:57]
                          node _T_4809 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4810 = mux(_T_4809, _T_4788, _T_4808) @[Mux.scala 80:57]
                          node _T_4811 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4812 = mux(_T_4811, _T_4792, _T_4810) @[Mux.scala 80:57]
                          node _T_4813 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4814 = mux(_T_4813, _T_4794, _T_4812) @[Mux.scala 80:57]
                          node _T_4815 = mux(_T_4767, asSInt(UInt<1>("h01")), _T_4814) @[Valu.scala 146:36]
                          node _T_4816 = mux(_T_4761, sew_8_vd[12], _T_4815) @[Valu.scala 145:32]
                          node _T_4817 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4818 = gt(UInt<4>("h0c"), io.vl) @[Valu.scala 163:35]
                          node _T_4819 = and(_T_4817, _T_4818) @[Valu.scala 163:28]
                          node _T_4820 = lt(UInt<4>("h0c"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4821 = and(_T_4819, _T_4820) @[Valu.scala 163:43]
                          node _T_4822 = mux(_T_4821, sew_8_vd[12], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4823 = mux(_T_4755, _T_4816, _T_4822) @[Valu.scala 144:11]
                          node _T_4824 = mux(_T_4752, sew_8_vd[12], _T_4823) @[Valu.scala 143:11]
                          node _T_4825 = lt(UInt<4>("h0d"), io.vstart) @[Valu.scala 143:16]
                          node _T_4826 = geq(UInt<4>("h0d"), io.vstart) @[Valu.scala 144:16]
                          node _T_4827 = lt(UInt<4>("h0d"), io.vl) @[Valu.scala 144:36]
                          node _T_4828 = and(_T_4826, _T_4827) @[Valu.scala 144:29]
                          node _T_4829 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4830 = bits(io.vs0, 13, 13) @[Valu.scala 145:56]
                          node _T_4831 = eq(_T_4830, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4832 = and(_T_4829, _T_4831) @[Valu.scala 145:47]
                          node _T_4833 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4834 = and(_T_4832, _T_4833) @[Valu.scala 145:68]
                          node _T_4835 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4836 = bits(io.vs0, 13, 13) @[Valu.scala 146:60]
                          node _T_4837 = eq(_T_4836, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4838 = and(_T_4835, _T_4837) @[Valu.scala 146:51]
                          node _T_4839 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4840 = and(_T_4838, _T_4839) @[Valu.scala 146:72]
                          node _T_4841 = add(sew_8_b[13], _T_3875) @[Valu.scala 150:37]
                          node _T_4842 = tail(_T_4841, 1) @[Valu.scala 150:37]
                          node _T_4843 = asSInt(_T_4842) @[Valu.scala 150:37]
                          node _T_4844 = sub(sew_8_b[13], _T_3875) @[Valu.scala 151:37]
                          node _T_4845 = tail(_T_4844, 1) @[Valu.scala 151:37]
                          node _T_4846 = asSInt(_T_4845) @[Valu.scala 151:37]
                          node _T_4847 = sub(_T_3875, sew_8_b[13]) @[Valu.scala 152:33]
                          node _T_4848 = tail(_T_4847, 1) @[Valu.scala 152:33]
                          node _T_4849 = asSInt(_T_4848) @[Valu.scala 152:33]
                          node _T_4850 = and(sew_8_b[13], _T_3875) @[Valu.scala 153:36]
                          node _T_4851 = asSInt(_T_4850) @[Valu.scala 153:36]
                          node _T_4852 = or(sew_8_b[13], _T_3875) @[Valu.scala 154:35]
                          node _T_4853 = asSInt(_T_4852) @[Valu.scala 154:35]
                          node _T_4854 = xor(sew_8_b[13], _T_3875) @[Valu.scala 155:36]
                          node _T_4855 = asSInt(_T_4854) @[Valu.scala 155:36]
                          node _T_4856 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_4857 = asUInt(sew_8_b[13]) @[Valu.scala 156:54]
                          node _T_4858 = leq(_T_4856, _T_4857) @[Valu.scala 156:43]
                          node _T_4859 = mux(_T_4858, _T_3875, sew_8_b[13]) @[Valu.scala 156:31]
                          node _T_4860 = leq(_T_3875, sew_8_b[13]) @[Valu.scala 157:35]
                          node _T_4861 = mux(_T_4860, _T_3875, sew_8_b[13]) @[Valu.scala 157:30]
                          node _T_4862 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_4863 = asUInt(sew_8_b[13]) @[Valu.scala 158:54]
                          node _T_4864 = geq(_T_4862, _T_4863) @[Valu.scala 158:43]
                          node _T_4865 = mux(_T_4864, _T_3875, sew_8_b[13]) @[Valu.scala 158:31]
                          node _T_4866 = geq(_T_3875, sew_8_b[13]) @[Valu.scala 159:35]
                          node _T_4867 = mux(_T_4866, _T_3875, sew_8_b[13]) @[Valu.scala 159:30]
                          node _T_4868 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_4869 = mux(_T_4868, _T_4843, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_4870 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_4871 = mux(_T_4870, _T_4846, _T_4869) @[Mux.scala 80:57]
                          node _T_4872 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4873 = mux(_T_4872, _T_4849, _T_4871) @[Mux.scala 80:57]
                          node _T_4874 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4875 = mux(_T_4874, _T_4851, _T_4873) @[Mux.scala 80:57]
                          node _T_4876 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4877 = mux(_T_4876, _T_4853, _T_4875) @[Mux.scala 80:57]
                          node _T_4878 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4879 = mux(_T_4878, _T_4855, _T_4877) @[Mux.scala 80:57]
                          node _T_4880 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4881 = mux(_T_4880, _T_4859, _T_4879) @[Mux.scala 80:57]
                          node _T_4882 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4883 = mux(_T_4882, _T_4861, _T_4881) @[Mux.scala 80:57]
                          node _T_4884 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4885 = mux(_T_4884, _T_4865, _T_4883) @[Mux.scala 80:57]
                          node _T_4886 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4887 = mux(_T_4886, _T_4867, _T_4885) @[Mux.scala 80:57]
                          node _T_4888 = mux(_T_4840, asSInt(UInt<1>("h01")), _T_4887) @[Valu.scala 146:36]
                          node _T_4889 = mux(_T_4834, sew_8_vd[13], _T_4888) @[Valu.scala 145:32]
                          node _T_4890 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4891 = gt(UInt<4>("h0d"), io.vl) @[Valu.scala 163:35]
                          node _T_4892 = and(_T_4890, _T_4891) @[Valu.scala 163:28]
                          node _T_4893 = lt(UInt<4>("h0d"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4894 = and(_T_4892, _T_4893) @[Valu.scala 163:43]
                          node _T_4895 = mux(_T_4894, sew_8_vd[13], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4896 = mux(_T_4828, _T_4889, _T_4895) @[Valu.scala 144:11]
                          node _T_4897 = mux(_T_4825, sew_8_vd[13], _T_4896) @[Valu.scala 143:11]
                          node _T_4898 = lt(UInt<4>("h0e"), io.vstart) @[Valu.scala 143:16]
                          node _T_4899 = geq(UInt<4>("h0e"), io.vstart) @[Valu.scala 144:16]
                          node _T_4900 = lt(UInt<4>("h0e"), io.vl) @[Valu.scala 144:36]
                          node _T_4901 = and(_T_4899, _T_4900) @[Valu.scala 144:29]
                          node _T_4902 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4903 = bits(io.vs0, 14, 14) @[Valu.scala 145:56]
                          node _T_4904 = eq(_T_4903, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4905 = and(_T_4902, _T_4904) @[Valu.scala 145:47]
                          node _T_4906 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4907 = and(_T_4905, _T_4906) @[Valu.scala 145:68]
                          node _T_4908 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4909 = bits(io.vs0, 14, 14) @[Valu.scala 146:60]
                          node _T_4910 = eq(_T_4909, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4911 = and(_T_4908, _T_4910) @[Valu.scala 146:51]
                          node _T_4912 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4913 = and(_T_4911, _T_4912) @[Valu.scala 146:72]
                          node _T_4914 = add(sew_8_b[14], _T_3875) @[Valu.scala 150:37]
                          node _T_4915 = tail(_T_4914, 1) @[Valu.scala 150:37]
                          node _T_4916 = asSInt(_T_4915) @[Valu.scala 150:37]
                          node _T_4917 = sub(sew_8_b[14], _T_3875) @[Valu.scala 151:37]
                          node _T_4918 = tail(_T_4917, 1) @[Valu.scala 151:37]
                          node _T_4919 = asSInt(_T_4918) @[Valu.scala 151:37]
                          node _T_4920 = sub(_T_3875, sew_8_b[14]) @[Valu.scala 152:33]
                          node _T_4921 = tail(_T_4920, 1) @[Valu.scala 152:33]
                          node _T_4922 = asSInt(_T_4921) @[Valu.scala 152:33]
                          node _T_4923 = and(sew_8_b[14], _T_3875) @[Valu.scala 153:36]
                          node _T_4924 = asSInt(_T_4923) @[Valu.scala 153:36]
                          node _T_4925 = or(sew_8_b[14], _T_3875) @[Valu.scala 154:35]
                          node _T_4926 = asSInt(_T_4925) @[Valu.scala 154:35]
                          node _T_4927 = xor(sew_8_b[14], _T_3875) @[Valu.scala 155:36]
                          node _T_4928 = asSInt(_T_4927) @[Valu.scala 155:36]
                          node _T_4929 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_4930 = asUInt(sew_8_b[14]) @[Valu.scala 156:54]
                          node _T_4931 = leq(_T_4929, _T_4930) @[Valu.scala 156:43]
                          node _T_4932 = mux(_T_4931, _T_3875, sew_8_b[14]) @[Valu.scala 156:31]
                          node _T_4933 = leq(_T_3875, sew_8_b[14]) @[Valu.scala 157:35]
                          node _T_4934 = mux(_T_4933, _T_3875, sew_8_b[14]) @[Valu.scala 157:30]
                          node _T_4935 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_4936 = asUInt(sew_8_b[14]) @[Valu.scala 158:54]
                          node _T_4937 = geq(_T_4935, _T_4936) @[Valu.scala 158:43]
                          node _T_4938 = mux(_T_4937, _T_3875, sew_8_b[14]) @[Valu.scala 158:31]
                          node _T_4939 = geq(_T_3875, sew_8_b[14]) @[Valu.scala 159:35]
                          node _T_4940 = mux(_T_4939, _T_3875, sew_8_b[14]) @[Valu.scala 159:30]
                          node _T_4941 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_4942 = mux(_T_4941, _T_4916, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_4943 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_4944 = mux(_T_4943, _T_4919, _T_4942) @[Mux.scala 80:57]
                          node _T_4945 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4946 = mux(_T_4945, _T_4922, _T_4944) @[Mux.scala 80:57]
                          node _T_4947 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4948 = mux(_T_4947, _T_4924, _T_4946) @[Mux.scala 80:57]
                          node _T_4949 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_4950 = mux(_T_4949, _T_4926, _T_4948) @[Mux.scala 80:57]
                          node _T_4951 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4952 = mux(_T_4951, _T_4928, _T_4950) @[Mux.scala 80:57]
                          node _T_4953 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_4954 = mux(_T_4953, _T_4932, _T_4952) @[Mux.scala 80:57]
                          node _T_4955 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4956 = mux(_T_4955, _T_4934, _T_4954) @[Mux.scala 80:57]
                          node _T_4957 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_4958 = mux(_T_4957, _T_4938, _T_4956) @[Mux.scala 80:57]
                          node _T_4959 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_4960 = mux(_T_4959, _T_4940, _T_4958) @[Mux.scala 80:57]
                          node _T_4961 = mux(_T_4913, asSInt(UInt<1>("h01")), _T_4960) @[Valu.scala 146:36]
                          node _T_4962 = mux(_T_4907, sew_8_vd[14], _T_4961) @[Valu.scala 145:32]
                          node _T_4963 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_4964 = gt(UInt<4>("h0e"), io.vl) @[Valu.scala 163:35]
                          node _T_4965 = and(_T_4963, _T_4964) @[Valu.scala 163:28]
                          node _T_4966 = lt(UInt<4>("h0e"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_4967 = and(_T_4965, _T_4966) @[Valu.scala 163:43]
                          node _T_4968 = mux(_T_4967, sew_8_vd[14], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_4969 = mux(_T_4901, _T_4962, _T_4968) @[Valu.scala 144:11]
                          node _T_4970 = mux(_T_4898, sew_8_vd[14], _T_4969) @[Valu.scala 143:11]
                          node _T_4971 = lt(UInt<4>("h0f"), io.vstart) @[Valu.scala 143:16]
                          node _T_4972 = geq(UInt<4>("h0f"), io.vstart) @[Valu.scala 144:16]
                          node _T_4973 = lt(UInt<4>("h0f"), io.vl) @[Valu.scala 144:36]
                          node _T_4974 = and(_T_4972, _T_4973) @[Valu.scala 144:29]
                          node _T_4975 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                          node _T_4976 = bits(io.vs0, 15, 15) @[Valu.scala 145:56]
                          node _T_4977 = eq(_T_4976, UInt<1>("h00")) @[Valu.scala 145:60]
                          node _T_4978 = and(_T_4975, _T_4977) @[Valu.scala 145:47]
                          node _T_4979 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                          node _T_4980 = and(_T_4978, _T_4979) @[Valu.scala 145:68]
                          node _T_4981 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                          node _T_4982 = bits(io.vs0, 15, 15) @[Valu.scala 146:60]
                          node _T_4983 = eq(_T_4982, UInt<1>("h00")) @[Valu.scala 146:64]
                          node _T_4984 = and(_T_4981, _T_4983) @[Valu.scala 146:51]
                          node _T_4985 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                          node _T_4986 = and(_T_4984, _T_4985) @[Valu.scala 146:72]
                          node _T_4987 = add(sew_8_b[15], _T_3875) @[Valu.scala 150:37]
                          node _T_4988 = tail(_T_4987, 1) @[Valu.scala 150:37]
                          node _T_4989 = asSInt(_T_4988) @[Valu.scala 150:37]
                          node _T_4990 = sub(sew_8_b[15], _T_3875) @[Valu.scala 151:37]
                          node _T_4991 = tail(_T_4990, 1) @[Valu.scala 151:37]
                          node _T_4992 = asSInt(_T_4991) @[Valu.scala 151:37]
                          node _T_4993 = sub(_T_3875, sew_8_b[15]) @[Valu.scala 152:33]
                          node _T_4994 = tail(_T_4993, 1) @[Valu.scala 152:33]
                          node _T_4995 = asSInt(_T_4994) @[Valu.scala 152:33]
                          node _T_4996 = and(sew_8_b[15], _T_3875) @[Valu.scala 153:36]
                          node _T_4997 = asSInt(_T_4996) @[Valu.scala 153:36]
                          node _T_4998 = or(sew_8_b[15], _T_3875) @[Valu.scala 154:35]
                          node _T_4999 = asSInt(_T_4998) @[Valu.scala 154:35]
                          node _T_5000 = xor(sew_8_b[15], _T_3875) @[Valu.scala 155:36]
                          node _T_5001 = asSInt(_T_5000) @[Valu.scala 155:36]
                          node _T_5002 = asUInt(_T_3875) @[Valu.scala 156:36]
                          node _T_5003 = asUInt(sew_8_b[15]) @[Valu.scala 156:54]
                          node _T_5004 = leq(_T_5002, _T_5003) @[Valu.scala 156:43]
                          node _T_5005 = mux(_T_5004, _T_3875, sew_8_b[15]) @[Valu.scala 156:31]
                          node _T_5006 = leq(_T_3875, sew_8_b[15]) @[Valu.scala 157:35]
                          node _T_5007 = mux(_T_5006, _T_3875, sew_8_b[15]) @[Valu.scala 157:30]
                          node _T_5008 = asUInt(_T_3875) @[Valu.scala 158:36]
                          node _T_5009 = asUInt(sew_8_b[15]) @[Valu.scala 158:54]
                          node _T_5010 = geq(_T_5008, _T_5009) @[Valu.scala 158:43]
                          node _T_5011 = mux(_T_5010, _T_3875, sew_8_b[15]) @[Valu.scala 158:31]
                          node _T_5012 = geq(_T_3875, sew_8_b[15]) @[Valu.scala 159:35]
                          node _T_5013 = mux(_T_5012, _T_3875, sew_8_b[15]) @[Valu.scala 159:30]
                          node _T_5014 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                          node _T_5015 = mux(_T_5014, _T_4989, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                          node _T_5016 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                          node _T_5017 = mux(_T_5016, _T_4992, _T_5015) @[Mux.scala 80:57]
                          node _T_5018 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                          node _T_5019 = mux(_T_5018, _T_4995, _T_5017) @[Mux.scala 80:57]
                          node _T_5020 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                          node _T_5021 = mux(_T_5020, _T_4997, _T_5019) @[Mux.scala 80:57]
                          node _T_5022 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                          node _T_5023 = mux(_T_5022, _T_4999, _T_5021) @[Mux.scala 80:57]
                          node _T_5024 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                          node _T_5025 = mux(_T_5024, _T_5001, _T_5023) @[Mux.scala 80:57]
                          node _T_5026 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                          node _T_5027 = mux(_T_5026, _T_5005, _T_5025) @[Mux.scala 80:57]
                          node _T_5028 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                          node _T_5029 = mux(_T_5028, _T_5007, _T_5027) @[Mux.scala 80:57]
                          node _T_5030 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                          node _T_5031 = mux(_T_5030, _T_5011, _T_5029) @[Mux.scala 80:57]
                          node _T_5032 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                          node _T_5033 = mux(_T_5032, _T_5013, _T_5031) @[Mux.scala 80:57]
                          node _T_5034 = mux(_T_4986, asSInt(UInt<1>("h01")), _T_5033) @[Valu.scala 146:36]
                          node _T_5035 = mux(_T_4980, sew_8_vd[15], _T_5034) @[Valu.scala 145:32]
                          node _T_5036 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                          node _T_5037 = gt(UInt<4>("h0f"), io.vl) @[Valu.scala 163:35]
                          node _T_5038 = and(_T_5036, _T_5037) @[Valu.scala 163:28]
                          node _T_5039 = lt(UInt<4>("h0f"), UInt<5>("h010")) @[Valu.scala 163:50]
                          node _T_5040 = and(_T_5038, _T_5039) @[Valu.scala 163:43]
                          node _T_5041 = mux(_T_5040, sew_8_vd[15], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                          node _T_5042 = mux(_T_4974, _T_5035, _T_5041) @[Valu.scala 144:11]
                          node _T_5043 = mux(_T_4971, sew_8_vd[15], _T_5042) @[Valu.scala 143:11]
                          node lo_lo_lo_lo_2 = asUInt(_T_3948) @[Cat.scala 30:58]
                          node lo_lo_lo_hi_2 = asUInt(_T_4021) @[Cat.scala 30:58]
                          node lo_lo_lo_4 = cat(lo_lo_lo_hi_2, lo_lo_lo_lo_2) @[Cat.scala 30:58]
                          node lo_lo_hi_lo_2 = asUInt(_T_4094) @[Cat.scala 30:58]
                          node lo_lo_hi_hi_2 = asUInt(_T_4167) @[Cat.scala 30:58]
                          node lo_lo_hi_4 = cat(lo_lo_hi_hi_2, lo_lo_hi_lo_2) @[Cat.scala 30:58]
                          node lo_lo_7 = cat(lo_lo_hi_4, lo_lo_lo_4) @[Cat.scala 30:58]
                          node lo_hi_lo_lo_2 = asUInt(_T_4240) @[Cat.scala 30:58]
                          node lo_hi_lo_hi_2 = asUInt(_T_4313) @[Cat.scala 30:58]
                          node lo_hi_lo_4 = cat(lo_hi_lo_hi_2, lo_hi_lo_lo_2) @[Cat.scala 30:58]
                          node lo_hi_hi_lo_2 = asUInt(_T_4386) @[Cat.scala 30:58]
                          node lo_hi_hi_hi_2 = asUInt(_T_4459) @[Cat.scala 30:58]
                          node lo_hi_hi_4 = cat(lo_hi_hi_hi_2, lo_hi_hi_lo_2) @[Cat.scala 30:58]
                          node lo_hi_7 = cat(lo_hi_hi_4, lo_hi_lo_4) @[Cat.scala 30:58]
                          node lo_12 = cat(lo_hi_7, lo_lo_7) @[Cat.scala 30:58]
                          node hi_lo_lo_lo_2 = asUInt(_T_4532) @[Cat.scala 30:58]
                          node hi_lo_lo_hi_2 = asUInt(_T_4605) @[Cat.scala 30:58]
                          node hi_lo_lo_4 = cat(hi_lo_lo_hi_2, hi_lo_lo_lo_2) @[Cat.scala 30:58]
                          node hi_lo_hi_lo_2 = asUInt(_T_4678) @[Cat.scala 30:58]
                          node hi_lo_hi_hi_2 = asUInt(_T_4751) @[Cat.scala 30:58]
                          node hi_lo_hi_4 = cat(hi_lo_hi_hi_2, hi_lo_hi_lo_2) @[Cat.scala 30:58]
                          node hi_lo_7 = cat(hi_lo_hi_4, hi_lo_lo_4) @[Cat.scala 30:58]
                          node hi_hi_lo_lo_2 = asUInt(_T_4824) @[Cat.scala 30:58]
                          node hi_hi_lo_hi_2 = asUInt(_T_4897) @[Cat.scala 30:58]
                          node hi_hi_lo_4 = cat(hi_hi_lo_hi_2, hi_hi_lo_lo_2) @[Cat.scala 30:58]
                          node hi_hi_hi_lo_2 = asUInt(_T_4970) @[Cat.scala 30:58]
                          node hi_hi_hi_hi_2 = asUInt(_T_5043) @[Cat.scala 30:58]
                          node hi_hi_hi_4 = cat(hi_hi_hi_hi_2, hi_hi_hi_lo_2) @[Cat.scala 30:58]
                          node hi_hi_7 = cat(hi_hi_hi_4, hi_hi_lo_4) @[Cat.scala 30:58]
                          node hi_12 = cat(hi_hi_7, hi_lo_7) @[Cat.scala 30:58]
                          node _T_5044 = cat(hi_12, lo_12) @[Cat.scala 30:58]
                          node _T_5045 = asSInt(_T_5044) @[Valu.scala 166:24]
                          io.v_output <= _T_5045 @[Valu.scala 231:25]
                          skip @[Valu.scala 229:69]
                        else : @[Valu.scala 232:70]
                          node _T_5046 = eq(io.sew, UInt<1>("h01")) @[Valu.scala 232:28]
                          node _T_5047 = bits(io.aluc, 2, 0) @[Valu.scala 232:51]
                          node _T_5048 = eq(_T_5047, UInt<3>("h04")) @[Valu.scala 232:57]
                          node _T_5049 = and(_T_5046, _T_5048) @[Valu.scala 232:41]
                          when _T_5049 : @[Valu.scala 232:70]
                            node _T_5050 = bits(io.in_A, 15, 0) @[Valu.scala 233:38]
                            node _T_5051 = asSInt(_T_5050) @[Valu.scala 233:45]
                            node _T_5052 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 143:16]
                            node _T_5053 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 144:16]
                            node _T_5054 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 144:36]
                            node _T_5055 = and(_T_5053, _T_5054) @[Valu.scala 144:29]
                            node _T_5056 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                            node _T_5057 = bits(io.vs0, 0, 0) @[Valu.scala 145:56]
                            node _T_5058 = eq(_T_5057, UInt<1>("h00")) @[Valu.scala 145:60]
                            node _T_5059 = and(_T_5056, _T_5058) @[Valu.scala 145:47]
                            node _T_5060 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                            node _T_5061 = and(_T_5059, _T_5060) @[Valu.scala 145:68]
                            node _T_5062 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                            node _T_5063 = bits(io.vs0, 0, 0) @[Valu.scala 146:60]
                            node _T_5064 = eq(_T_5063, UInt<1>("h00")) @[Valu.scala 146:64]
                            node _T_5065 = and(_T_5062, _T_5064) @[Valu.scala 146:51]
                            node _T_5066 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                            node _T_5067 = and(_T_5065, _T_5066) @[Valu.scala 146:72]
                            node _T_5068 = add(sew_16_b[0], _T_5051) @[Valu.scala 150:37]
                            node _T_5069 = tail(_T_5068, 1) @[Valu.scala 150:37]
                            node _T_5070 = asSInt(_T_5069) @[Valu.scala 150:37]
                            node _T_5071 = sub(sew_16_b[0], _T_5051) @[Valu.scala 151:37]
                            node _T_5072 = tail(_T_5071, 1) @[Valu.scala 151:37]
                            node _T_5073 = asSInt(_T_5072) @[Valu.scala 151:37]
                            node _T_5074 = sub(_T_5051, sew_16_b[0]) @[Valu.scala 152:33]
                            node _T_5075 = tail(_T_5074, 1) @[Valu.scala 152:33]
                            node _T_5076 = asSInt(_T_5075) @[Valu.scala 152:33]
                            node _T_5077 = and(sew_16_b[0], _T_5051) @[Valu.scala 153:36]
                            node _T_5078 = asSInt(_T_5077) @[Valu.scala 153:36]
                            node _T_5079 = or(sew_16_b[0], _T_5051) @[Valu.scala 154:35]
                            node _T_5080 = asSInt(_T_5079) @[Valu.scala 154:35]
                            node _T_5081 = xor(sew_16_b[0], _T_5051) @[Valu.scala 155:36]
                            node _T_5082 = asSInt(_T_5081) @[Valu.scala 155:36]
                            node _T_5083 = asUInt(_T_5051) @[Valu.scala 156:36]
                            node _T_5084 = asUInt(sew_16_b[0]) @[Valu.scala 156:54]
                            node _T_5085 = leq(_T_5083, _T_5084) @[Valu.scala 156:43]
                            node _T_5086 = mux(_T_5085, _T_5051, sew_16_b[0]) @[Valu.scala 156:31]
                            node _T_5087 = leq(_T_5051, sew_16_b[0]) @[Valu.scala 157:35]
                            node _T_5088 = mux(_T_5087, _T_5051, sew_16_b[0]) @[Valu.scala 157:30]
                            node _T_5089 = asUInt(_T_5051) @[Valu.scala 158:36]
                            node _T_5090 = asUInt(sew_16_b[0]) @[Valu.scala 158:54]
                            node _T_5091 = geq(_T_5089, _T_5090) @[Valu.scala 158:43]
                            node _T_5092 = mux(_T_5091, _T_5051, sew_16_b[0]) @[Valu.scala 158:31]
                            node _T_5093 = geq(_T_5051, sew_16_b[0]) @[Valu.scala 159:35]
                            node _T_5094 = mux(_T_5093, _T_5051, sew_16_b[0]) @[Valu.scala 159:30]
                            node _T_5095 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                            node _T_5096 = mux(_T_5095, _T_5070, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                            node _T_5097 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                            node _T_5098 = mux(_T_5097, _T_5073, _T_5096) @[Mux.scala 80:57]
                            node _T_5099 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5100 = mux(_T_5099, _T_5076, _T_5098) @[Mux.scala 80:57]
                            node _T_5101 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5102 = mux(_T_5101, _T_5078, _T_5100) @[Mux.scala 80:57]
                            node _T_5103 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                            node _T_5104 = mux(_T_5103, _T_5080, _T_5102) @[Mux.scala 80:57]
                            node _T_5105 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5106 = mux(_T_5105, _T_5082, _T_5104) @[Mux.scala 80:57]
                            node _T_5107 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                            node _T_5108 = mux(_T_5107, _T_5086, _T_5106) @[Mux.scala 80:57]
                            node _T_5109 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5110 = mux(_T_5109, _T_5088, _T_5108) @[Mux.scala 80:57]
                            node _T_5111 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                            node _T_5112 = mux(_T_5111, _T_5092, _T_5110) @[Mux.scala 80:57]
                            node _T_5113 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5114 = mux(_T_5113, _T_5094, _T_5112) @[Mux.scala 80:57]
                            node _T_5115 = mux(_T_5067, asSInt(UInt<1>("h01")), _T_5114) @[Valu.scala 146:36]
                            node _T_5116 = mux(_T_5061, sew_16_vd[0], _T_5115) @[Valu.scala 145:32]
                            node _T_5117 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                            node _T_5118 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 163:35]
                            node _T_5119 = and(_T_5117, _T_5118) @[Valu.scala 163:28]
                            node _T_5120 = lt(UInt<1>("h00"), UInt<4>("h08")) @[Valu.scala 163:50]
                            node _T_5121 = and(_T_5119, _T_5120) @[Valu.scala 163:43]
                            node _T_5122 = mux(_T_5121, sew_16_vd[0], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                            node _T_5123 = mux(_T_5055, _T_5116, _T_5122) @[Valu.scala 144:11]
                            node _T_5124 = mux(_T_5052, sew_16_vd[0], _T_5123) @[Valu.scala 143:11]
                            node _T_5125 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 143:16]
                            node _T_5126 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 144:16]
                            node _T_5127 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 144:36]
                            node _T_5128 = and(_T_5126, _T_5127) @[Valu.scala 144:29]
                            node _T_5129 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                            node _T_5130 = bits(io.vs0, 1, 1) @[Valu.scala 145:56]
                            node _T_5131 = eq(_T_5130, UInt<1>("h00")) @[Valu.scala 145:60]
                            node _T_5132 = and(_T_5129, _T_5131) @[Valu.scala 145:47]
                            node _T_5133 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                            node _T_5134 = and(_T_5132, _T_5133) @[Valu.scala 145:68]
                            node _T_5135 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                            node _T_5136 = bits(io.vs0, 1, 1) @[Valu.scala 146:60]
                            node _T_5137 = eq(_T_5136, UInt<1>("h00")) @[Valu.scala 146:64]
                            node _T_5138 = and(_T_5135, _T_5137) @[Valu.scala 146:51]
                            node _T_5139 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                            node _T_5140 = and(_T_5138, _T_5139) @[Valu.scala 146:72]
                            node _T_5141 = add(sew_16_b[1], _T_5051) @[Valu.scala 150:37]
                            node _T_5142 = tail(_T_5141, 1) @[Valu.scala 150:37]
                            node _T_5143 = asSInt(_T_5142) @[Valu.scala 150:37]
                            node _T_5144 = sub(sew_16_b[1], _T_5051) @[Valu.scala 151:37]
                            node _T_5145 = tail(_T_5144, 1) @[Valu.scala 151:37]
                            node _T_5146 = asSInt(_T_5145) @[Valu.scala 151:37]
                            node _T_5147 = sub(_T_5051, sew_16_b[1]) @[Valu.scala 152:33]
                            node _T_5148 = tail(_T_5147, 1) @[Valu.scala 152:33]
                            node _T_5149 = asSInt(_T_5148) @[Valu.scala 152:33]
                            node _T_5150 = and(sew_16_b[1], _T_5051) @[Valu.scala 153:36]
                            node _T_5151 = asSInt(_T_5150) @[Valu.scala 153:36]
                            node _T_5152 = or(sew_16_b[1], _T_5051) @[Valu.scala 154:35]
                            node _T_5153 = asSInt(_T_5152) @[Valu.scala 154:35]
                            node _T_5154 = xor(sew_16_b[1], _T_5051) @[Valu.scala 155:36]
                            node _T_5155 = asSInt(_T_5154) @[Valu.scala 155:36]
                            node _T_5156 = asUInt(_T_5051) @[Valu.scala 156:36]
                            node _T_5157 = asUInt(sew_16_b[1]) @[Valu.scala 156:54]
                            node _T_5158 = leq(_T_5156, _T_5157) @[Valu.scala 156:43]
                            node _T_5159 = mux(_T_5158, _T_5051, sew_16_b[1]) @[Valu.scala 156:31]
                            node _T_5160 = leq(_T_5051, sew_16_b[1]) @[Valu.scala 157:35]
                            node _T_5161 = mux(_T_5160, _T_5051, sew_16_b[1]) @[Valu.scala 157:30]
                            node _T_5162 = asUInt(_T_5051) @[Valu.scala 158:36]
                            node _T_5163 = asUInt(sew_16_b[1]) @[Valu.scala 158:54]
                            node _T_5164 = geq(_T_5162, _T_5163) @[Valu.scala 158:43]
                            node _T_5165 = mux(_T_5164, _T_5051, sew_16_b[1]) @[Valu.scala 158:31]
                            node _T_5166 = geq(_T_5051, sew_16_b[1]) @[Valu.scala 159:35]
                            node _T_5167 = mux(_T_5166, _T_5051, sew_16_b[1]) @[Valu.scala 159:30]
                            node _T_5168 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                            node _T_5169 = mux(_T_5168, _T_5143, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                            node _T_5170 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                            node _T_5171 = mux(_T_5170, _T_5146, _T_5169) @[Mux.scala 80:57]
                            node _T_5172 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5173 = mux(_T_5172, _T_5149, _T_5171) @[Mux.scala 80:57]
                            node _T_5174 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5175 = mux(_T_5174, _T_5151, _T_5173) @[Mux.scala 80:57]
                            node _T_5176 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                            node _T_5177 = mux(_T_5176, _T_5153, _T_5175) @[Mux.scala 80:57]
                            node _T_5178 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5179 = mux(_T_5178, _T_5155, _T_5177) @[Mux.scala 80:57]
                            node _T_5180 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                            node _T_5181 = mux(_T_5180, _T_5159, _T_5179) @[Mux.scala 80:57]
                            node _T_5182 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5183 = mux(_T_5182, _T_5161, _T_5181) @[Mux.scala 80:57]
                            node _T_5184 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                            node _T_5185 = mux(_T_5184, _T_5165, _T_5183) @[Mux.scala 80:57]
                            node _T_5186 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5187 = mux(_T_5186, _T_5167, _T_5185) @[Mux.scala 80:57]
                            node _T_5188 = mux(_T_5140, asSInt(UInt<1>("h01")), _T_5187) @[Valu.scala 146:36]
                            node _T_5189 = mux(_T_5134, sew_16_vd[1], _T_5188) @[Valu.scala 145:32]
                            node _T_5190 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                            node _T_5191 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 163:35]
                            node _T_5192 = and(_T_5190, _T_5191) @[Valu.scala 163:28]
                            node _T_5193 = lt(UInt<1>("h01"), UInt<4>("h08")) @[Valu.scala 163:50]
                            node _T_5194 = and(_T_5192, _T_5193) @[Valu.scala 163:43]
                            node _T_5195 = mux(_T_5194, sew_16_vd[1], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                            node _T_5196 = mux(_T_5128, _T_5189, _T_5195) @[Valu.scala 144:11]
                            node _T_5197 = mux(_T_5125, sew_16_vd[1], _T_5196) @[Valu.scala 143:11]
                            node _T_5198 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 143:16]
                            node _T_5199 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 144:16]
                            node _T_5200 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 144:36]
                            node _T_5201 = and(_T_5199, _T_5200) @[Valu.scala 144:29]
                            node _T_5202 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                            node _T_5203 = bits(io.vs0, 2, 2) @[Valu.scala 145:56]
                            node _T_5204 = eq(_T_5203, UInt<1>("h00")) @[Valu.scala 145:60]
                            node _T_5205 = and(_T_5202, _T_5204) @[Valu.scala 145:47]
                            node _T_5206 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                            node _T_5207 = and(_T_5205, _T_5206) @[Valu.scala 145:68]
                            node _T_5208 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                            node _T_5209 = bits(io.vs0, 2, 2) @[Valu.scala 146:60]
                            node _T_5210 = eq(_T_5209, UInt<1>("h00")) @[Valu.scala 146:64]
                            node _T_5211 = and(_T_5208, _T_5210) @[Valu.scala 146:51]
                            node _T_5212 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                            node _T_5213 = and(_T_5211, _T_5212) @[Valu.scala 146:72]
                            node _T_5214 = add(sew_16_b[2], _T_5051) @[Valu.scala 150:37]
                            node _T_5215 = tail(_T_5214, 1) @[Valu.scala 150:37]
                            node _T_5216 = asSInt(_T_5215) @[Valu.scala 150:37]
                            node _T_5217 = sub(sew_16_b[2], _T_5051) @[Valu.scala 151:37]
                            node _T_5218 = tail(_T_5217, 1) @[Valu.scala 151:37]
                            node _T_5219 = asSInt(_T_5218) @[Valu.scala 151:37]
                            node _T_5220 = sub(_T_5051, sew_16_b[2]) @[Valu.scala 152:33]
                            node _T_5221 = tail(_T_5220, 1) @[Valu.scala 152:33]
                            node _T_5222 = asSInt(_T_5221) @[Valu.scala 152:33]
                            node _T_5223 = and(sew_16_b[2], _T_5051) @[Valu.scala 153:36]
                            node _T_5224 = asSInt(_T_5223) @[Valu.scala 153:36]
                            node _T_5225 = or(sew_16_b[2], _T_5051) @[Valu.scala 154:35]
                            node _T_5226 = asSInt(_T_5225) @[Valu.scala 154:35]
                            node _T_5227 = xor(sew_16_b[2], _T_5051) @[Valu.scala 155:36]
                            node _T_5228 = asSInt(_T_5227) @[Valu.scala 155:36]
                            node _T_5229 = asUInt(_T_5051) @[Valu.scala 156:36]
                            node _T_5230 = asUInt(sew_16_b[2]) @[Valu.scala 156:54]
                            node _T_5231 = leq(_T_5229, _T_5230) @[Valu.scala 156:43]
                            node _T_5232 = mux(_T_5231, _T_5051, sew_16_b[2]) @[Valu.scala 156:31]
                            node _T_5233 = leq(_T_5051, sew_16_b[2]) @[Valu.scala 157:35]
                            node _T_5234 = mux(_T_5233, _T_5051, sew_16_b[2]) @[Valu.scala 157:30]
                            node _T_5235 = asUInt(_T_5051) @[Valu.scala 158:36]
                            node _T_5236 = asUInt(sew_16_b[2]) @[Valu.scala 158:54]
                            node _T_5237 = geq(_T_5235, _T_5236) @[Valu.scala 158:43]
                            node _T_5238 = mux(_T_5237, _T_5051, sew_16_b[2]) @[Valu.scala 158:31]
                            node _T_5239 = geq(_T_5051, sew_16_b[2]) @[Valu.scala 159:35]
                            node _T_5240 = mux(_T_5239, _T_5051, sew_16_b[2]) @[Valu.scala 159:30]
                            node _T_5241 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                            node _T_5242 = mux(_T_5241, _T_5216, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                            node _T_5243 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                            node _T_5244 = mux(_T_5243, _T_5219, _T_5242) @[Mux.scala 80:57]
                            node _T_5245 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5246 = mux(_T_5245, _T_5222, _T_5244) @[Mux.scala 80:57]
                            node _T_5247 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5248 = mux(_T_5247, _T_5224, _T_5246) @[Mux.scala 80:57]
                            node _T_5249 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                            node _T_5250 = mux(_T_5249, _T_5226, _T_5248) @[Mux.scala 80:57]
                            node _T_5251 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5252 = mux(_T_5251, _T_5228, _T_5250) @[Mux.scala 80:57]
                            node _T_5253 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                            node _T_5254 = mux(_T_5253, _T_5232, _T_5252) @[Mux.scala 80:57]
                            node _T_5255 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5256 = mux(_T_5255, _T_5234, _T_5254) @[Mux.scala 80:57]
                            node _T_5257 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                            node _T_5258 = mux(_T_5257, _T_5238, _T_5256) @[Mux.scala 80:57]
                            node _T_5259 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5260 = mux(_T_5259, _T_5240, _T_5258) @[Mux.scala 80:57]
                            node _T_5261 = mux(_T_5213, asSInt(UInt<1>("h01")), _T_5260) @[Valu.scala 146:36]
                            node _T_5262 = mux(_T_5207, sew_16_vd[2], _T_5261) @[Valu.scala 145:32]
                            node _T_5263 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                            node _T_5264 = gt(UInt<2>("h02"), io.vl) @[Valu.scala 163:35]
                            node _T_5265 = and(_T_5263, _T_5264) @[Valu.scala 163:28]
                            node _T_5266 = lt(UInt<2>("h02"), UInt<4>("h08")) @[Valu.scala 163:50]
                            node _T_5267 = and(_T_5265, _T_5266) @[Valu.scala 163:43]
                            node _T_5268 = mux(_T_5267, sew_16_vd[2], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                            node _T_5269 = mux(_T_5201, _T_5262, _T_5268) @[Valu.scala 144:11]
                            node _T_5270 = mux(_T_5198, sew_16_vd[2], _T_5269) @[Valu.scala 143:11]
                            node _T_5271 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 143:16]
                            node _T_5272 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 144:16]
                            node _T_5273 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 144:36]
                            node _T_5274 = and(_T_5272, _T_5273) @[Valu.scala 144:29]
                            node _T_5275 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                            node _T_5276 = bits(io.vs0, 3, 3) @[Valu.scala 145:56]
                            node _T_5277 = eq(_T_5276, UInt<1>("h00")) @[Valu.scala 145:60]
                            node _T_5278 = and(_T_5275, _T_5277) @[Valu.scala 145:47]
                            node _T_5279 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                            node _T_5280 = and(_T_5278, _T_5279) @[Valu.scala 145:68]
                            node _T_5281 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                            node _T_5282 = bits(io.vs0, 3, 3) @[Valu.scala 146:60]
                            node _T_5283 = eq(_T_5282, UInt<1>("h00")) @[Valu.scala 146:64]
                            node _T_5284 = and(_T_5281, _T_5283) @[Valu.scala 146:51]
                            node _T_5285 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                            node _T_5286 = and(_T_5284, _T_5285) @[Valu.scala 146:72]
                            node _T_5287 = add(sew_16_b[3], _T_5051) @[Valu.scala 150:37]
                            node _T_5288 = tail(_T_5287, 1) @[Valu.scala 150:37]
                            node _T_5289 = asSInt(_T_5288) @[Valu.scala 150:37]
                            node _T_5290 = sub(sew_16_b[3], _T_5051) @[Valu.scala 151:37]
                            node _T_5291 = tail(_T_5290, 1) @[Valu.scala 151:37]
                            node _T_5292 = asSInt(_T_5291) @[Valu.scala 151:37]
                            node _T_5293 = sub(_T_5051, sew_16_b[3]) @[Valu.scala 152:33]
                            node _T_5294 = tail(_T_5293, 1) @[Valu.scala 152:33]
                            node _T_5295 = asSInt(_T_5294) @[Valu.scala 152:33]
                            node _T_5296 = and(sew_16_b[3], _T_5051) @[Valu.scala 153:36]
                            node _T_5297 = asSInt(_T_5296) @[Valu.scala 153:36]
                            node _T_5298 = or(sew_16_b[3], _T_5051) @[Valu.scala 154:35]
                            node _T_5299 = asSInt(_T_5298) @[Valu.scala 154:35]
                            node _T_5300 = xor(sew_16_b[3], _T_5051) @[Valu.scala 155:36]
                            node _T_5301 = asSInt(_T_5300) @[Valu.scala 155:36]
                            node _T_5302 = asUInt(_T_5051) @[Valu.scala 156:36]
                            node _T_5303 = asUInt(sew_16_b[3]) @[Valu.scala 156:54]
                            node _T_5304 = leq(_T_5302, _T_5303) @[Valu.scala 156:43]
                            node _T_5305 = mux(_T_5304, _T_5051, sew_16_b[3]) @[Valu.scala 156:31]
                            node _T_5306 = leq(_T_5051, sew_16_b[3]) @[Valu.scala 157:35]
                            node _T_5307 = mux(_T_5306, _T_5051, sew_16_b[3]) @[Valu.scala 157:30]
                            node _T_5308 = asUInt(_T_5051) @[Valu.scala 158:36]
                            node _T_5309 = asUInt(sew_16_b[3]) @[Valu.scala 158:54]
                            node _T_5310 = geq(_T_5308, _T_5309) @[Valu.scala 158:43]
                            node _T_5311 = mux(_T_5310, _T_5051, sew_16_b[3]) @[Valu.scala 158:31]
                            node _T_5312 = geq(_T_5051, sew_16_b[3]) @[Valu.scala 159:35]
                            node _T_5313 = mux(_T_5312, _T_5051, sew_16_b[3]) @[Valu.scala 159:30]
                            node _T_5314 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                            node _T_5315 = mux(_T_5314, _T_5289, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                            node _T_5316 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                            node _T_5317 = mux(_T_5316, _T_5292, _T_5315) @[Mux.scala 80:57]
                            node _T_5318 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5319 = mux(_T_5318, _T_5295, _T_5317) @[Mux.scala 80:57]
                            node _T_5320 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5321 = mux(_T_5320, _T_5297, _T_5319) @[Mux.scala 80:57]
                            node _T_5322 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                            node _T_5323 = mux(_T_5322, _T_5299, _T_5321) @[Mux.scala 80:57]
                            node _T_5324 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5325 = mux(_T_5324, _T_5301, _T_5323) @[Mux.scala 80:57]
                            node _T_5326 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                            node _T_5327 = mux(_T_5326, _T_5305, _T_5325) @[Mux.scala 80:57]
                            node _T_5328 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5329 = mux(_T_5328, _T_5307, _T_5327) @[Mux.scala 80:57]
                            node _T_5330 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                            node _T_5331 = mux(_T_5330, _T_5311, _T_5329) @[Mux.scala 80:57]
                            node _T_5332 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5333 = mux(_T_5332, _T_5313, _T_5331) @[Mux.scala 80:57]
                            node _T_5334 = mux(_T_5286, asSInt(UInt<1>("h01")), _T_5333) @[Valu.scala 146:36]
                            node _T_5335 = mux(_T_5280, sew_16_vd[3], _T_5334) @[Valu.scala 145:32]
                            node _T_5336 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                            node _T_5337 = gt(UInt<2>("h03"), io.vl) @[Valu.scala 163:35]
                            node _T_5338 = and(_T_5336, _T_5337) @[Valu.scala 163:28]
                            node _T_5339 = lt(UInt<2>("h03"), UInt<4>("h08")) @[Valu.scala 163:50]
                            node _T_5340 = and(_T_5338, _T_5339) @[Valu.scala 163:43]
                            node _T_5341 = mux(_T_5340, sew_16_vd[3], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                            node _T_5342 = mux(_T_5274, _T_5335, _T_5341) @[Valu.scala 144:11]
                            node _T_5343 = mux(_T_5271, sew_16_vd[3], _T_5342) @[Valu.scala 143:11]
                            node _T_5344 = lt(UInt<3>("h04"), io.vstart) @[Valu.scala 143:16]
                            node _T_5345 = geq(UInt<3>("h04"), io.vstart) @[Valu.scala 144:16]
                            node _T_5346 = lt(UInt<3>("h04"), io.vl) @[Valu.scala 144:36]
                            node _T_5347 = and(_T_5345, _T_5346) @[Valu.scala 144:29]
                            node _T_5348 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                            node _T_5349 = bits(io.vs0, 4, 4) @[Valu.scala 145:56]
                            node _T_5350 = eq(_T_5349, UInt<1>("h00")) @[Valu.scala 145:60]
                            node _T_5351 = and(_T_5348, _T_5350) @[Valu.scala 145:47]
                            node _T_5352 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                            node _T_5353 = and(_T_5351, _T_5352) @[Valu.scala 145:68]
                            node _T_5354 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                            node _T_5355 = bits(io.vs0, 4, 4) @[Valu.scala 146:60]
                            node _T_5356 = eq(_T_5355, UInt<1>("h00")) @[Valu.scala 146:64]
                            node _T_5357 = and(_T_5354, _T_5356) @[Valu.scala 146:51]
                            node _T_5358 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                            node _T_5359 = and(_T_5357, _T_5358) @[Valu.scala 146:72]
                            node _T_5360 = add(sew_16_b[4], _T_5051) @[Valu.scala 150:37]
                            node _T_5361 = tail(_T_5360, 1) @[Valu.scala 150:37]
                            node _T_5362 = asSInt(_T_5361) @[Valu.scala 150:37]
                            node _T_5363 = sub(sew_16_b[4], _T_5051) @[Valu.scala 151:37]
                            node _T_5364 = tail(_T_5363, 1) @[Valu.scala 151:37]
                            node _T_5365 = asSInt(_T_5364) @[Valu.scala 151:37]
                            node _T_5366 = sub(_T_5051, sew_16_b[4]) @[Valu.scala 152:33]
                            node _T_5367 = tail(_T_5366, 1) @[Valu.scala 152:33]
                            node _T_5368 = asSInt(_T_5367) @[Valu.scala 152:33]
                            node _T_5369 = and(sew_16_b[4], _T_5051) @[Valu.scala 153:36]
                            node _T_5370 = asSInt(_T_5369) @[Valu.scala 153:36]
                            node _T_5371 = or(sew_16_b[4], _T_5051) @[Valu.scala 154:35]
                            node _T_5372 = asSInt(_T_5371) @[Valu.scala 154:35]
                            node _T_5373 = xor(sew_16_b[4], _T_5051) @[Valu.scala 155:36]
                            node _T_5374 = asSInt(_T_5373) @[Valu.scala 155:36]
                            node _T_5375 = asUInt(_T_5051) @[Valu.scala 156:36]
                            node _T_5376 = asUInt(sew_16_b[4]) @[Valu.scala 156:54]
                            node _T_5377 = leq(_T_5375, _T_5376) @[Valu.scala 156:43]
                            node _T_5378 = mux(_T_5377, _T_5051, sew_16_b[4]) @[Valu.scala 156:31]
                            node _T_5379 = leq(_T_5051, sew_16_b[4]) @[Valu.scala 157:35]
                            node _T_5380 = mux(_T_5379, _T_5051, sew_16_b[4]) @[Valu.scala 157:30]
                            node _T_5381 = asUInt(_T_5051) @[Valu.scala 158:36]
                            node _T_5382 = asUInt(sew_16_b[4]) @[Valu.scala 158:54]
                            node _T_5383 = geq(_T_5381, _T_5382) @[Valu.scala 158:43]
                            node _T_5384 = mux(_T_5383, _T_5051, sew_16_b[4]) @[Valu.scala 158:31]
                            node _T_5385 = geq(_T_5051, sew_16_b[4]) @[Valu.scala 159:35]
                            node _T_5386 = mux(_T_5385, _T_5051, sew_16_b[4]) @[Valu.scala 159:30]
                            node _T_5387 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                            node _T_5388 = mux(_T_5387, _T_5362, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                            node _T_5389 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                            node _T_5390 = mux(_T_5389, _T_5365, _T_5388) @[Mux.scala 80:57]
                            node _T_5391 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5392 = mux(_T_5391, _T_5368, _T_5390) @[Mux.scala 80:57]
                            node _T_5393 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5394 = mux(_T_5393, _T_5370, _T_5392) @[Mux.scala 80:57]
                            node _T_5395 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                            node _T_5396 = mux(_T_5395, _T_5372, _T_5394) @[Mux.scala 80:57]
                            node _T_5397 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5398 = mux(_T_5397, _T_5374, _T_5396) @[Mux.scala 80:57]
                            node _T_5399 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                            node _T_5400 = mux(_T_5399, _T_5378, _T_5398) @[Mux.scala 80:57]
                            node _T_5401 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5402 = mux(_T_5401, _T_5380, _T_5400) @[Mux.scala 80:57]
                            node _T_5403 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                            node _T_5404 = mux(_T_5403, _T_5384, _T_5402) @[Mux.scala 80:57]
                            node _T_5405 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5406 = mux(_T_5405, _T_5386, _T_5404) @[Mux.scala 80:57]
                            node _T_5407 = mux(_T_5359, asSInt(UInt<1>("h01")), _T_5406) @[Valu.scala 146:36]
                            node _T_5408 = mux(_T_5353, sew_16_vd[4], _T_5407) @[Valu.scala 145:32]
                            node _T_5409 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                            node _T_5410 = gt(UInt<3>("h04"), io.vl) @[Valu.scala 163:35]
                            node _T_5411 = and(_T_5409, _T_5410) @[Valu.scala 163:28]
                            node _T_5412 = lt(UInt<3>("h04"), UInt<4>("h08")) @[Valu.scala 163:50]
                            node _T_5413 = and(_T_5411, _T_5412) @[Valu.scala 163:43]
                            node _T_5414 = mux(_T_5413, sew_16_vd[4], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                            node _T_5415 = mux(_T_5347, _T_5408, _T_5414) @[Valu.scala 144:11]
                            node _T_5416 = mux(_T_5344, sew_16_vd[4], _T_5415) @[Valu.scala 143:11]
                            node _T_5417 = lt(UInt<3>("h05"), io.vstart) @[Valu.scala 143:16]
                            node _T_5418 = geq(UInt<3>("h05"), io.vstart) @[Valu.scala 144:16]
                            node _T_5419 = lt(UInt<3>("h05"), io.vl) @[Valu.scala 144:36]
                            node _T_5420 = and(_T_5418, _T_5419) @[Valu.scala 144:29]
                            node _T_5421 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                            node _T_5422 = bits(io.vs0, 5, 5) @[Valu.scala 145:56]
                            node _T_5423 = eq(_T_5422, UInt<1>("h00")) @[Valu.scala 145:60]
                            node _T_5424 = and(_T_5421, _T_5423) @[Valu.scala 145:47]
                            node _T_5425 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                            node _T_5426 = and(_T_5424, _T_5425) @[Valu.scala 145:68]
                            node _T_5427 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                            node _T_5428 = bits(io.vs0, 5, 5) @[Valu.scala 146:60]
                            node _T_5429 = eq(_T_5428, UInt<1>("h00")) @[Valu.scala 146:64]
                            node _T_5430 = and(_T_5427, _T_5429) @[Valu.scala 146:51]
                            node _T_5431 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                            node _T_5432 = and(_T_5430, _T_5431) @[Valu.scala 146:72]
                            node _T_5433 = add(sew_16_b[5], _T_5051) @[Valu.scala 150:37]
                            node _T_5434 = tail(_T_5433, 1) @[Valu.scala 150:37]
                            node _T_5435 = asSInt(_T_5434) @[Valu.scala 150:37]
                            node _T_5436 = sub(sew_16_b[5], _T_5051) @[Valu.scala 151:37]
                            node _T_5437 = tail(_T_5436, 1) @[Valu.scala 151:37]
                            node _T_5438 = asSInt(_T_5437) @[Valu.scala 151:37]
                            node _T_5439 = sub(_T_5051, sew_16_b[5]) @[Valu.scala 152:33]
                            node _T_5440 = tail(_T_5439, 1) @[Valu.scala 152:33]
                            node _T_5441 = asSInt(_T_5440) @[Valu.scala 152:33]
                            node _T_5442 = and(sew_16_b[5], _T_5051) @[Valu.scala 153:36]
                            node _T_5443 = asSInt(_T_5442) @[Valu.scala 153:36]
                            node _T_5444 = or(sew_16_b[5], _T_5051) @[Valu.scala 154:35]
                            node _T_5445 = asSInt(_T_5444) @[Valu.scala 154:35]
                            node _T_5446 = xor(sew_16_b[5], _T_5051) @[Valu.scala 155:36]
                            node _T_5447 = asSInt(_T_5446) @[Valu.scala 155:36]
                            node _T_5448 = asUInt(_T_5051) @[Valu.scala 156:36]
                            node _T_5449 = asUInt(sew_16_b[5]) @[Valu.scala 156:54]
                            node _T_5450 = leq(_T_5448, _T_5449) @[Valu.scala 156:43]
                            node _T_5451 = mux(_T_5450, _T_5051, sew_16_b[5]) @[Valu.scala 156:31]
                            node _T_5452 = leq(_T_5051, sew_16_b[5]) @[Valu.scala 157:35]
                            node _T_5453 = mux(_T_5452, _T_5051, sew_16_b[5]) @[Valu.scala 157:30]
                            node _T_5454 = asUInt(_T_5051) @[Valu.scala 158:36]
                            node _T_5455 = asUInt(sew_16_b[5]) @[Valu.scala 158:54]
                            node _T_5456 = geq(_T_5454, _T_5455) @[Valu.scala 158:43]
                            node _T_5457 = mux(_T_5456, _T_5051, sew_16_b[5]) @[Valu.scala 158:31]
                            node _T_5458 = geq(_T_5051, sew_16_b[5]) @[Valu.scala 159:35]
                            node _T_5459 = mux(_T_5458, _T_5051, sew_16_b[5]) @[Valu.scala 159:30]
                            node _T_5460 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                            node _T_5461 = mux(_T_5460, _T_5435, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                            node _T_5462 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                            node _T_5463 = mux(_T_5462, _T_5438, _T_5461) @[Mux.scala 80:57]
                            node _T_5464 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5465 = mux(_T_5464, _T_5441, _T_5463) @[Mux.scala 80:57]
                            node _T_5466 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5467 = mux(_T_5466, _T_5443, _T_5465) @[Mux.scala 80:57]
                            node _T_5468 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                            node _T_5469 = mux(_T_5468, _T_5445, _T_5467) @[Mux.scala 80:57]
                            node _T_5470 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5471 = mux(_T_5470, _T_5447, _T_5469) @[Mux.scala 80:57]
                            node _T_5472 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                            node _T_5473 = mux(_T_5472, _T_5451, _T_5471) @[Mux.scala 80:57]
                            node _T_5474 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5475 = mux(_T_5474, _T_5453, _T_5473) @[Mux.scala 80:57]
                            node _T_5476 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                            node _T_5477 = mux(_T_5476, _T_5457, _T_5475) @[Mux.scala 80:57]
                            node _T_5478 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5479 = mux(_T_5478, _T_5459, _T_5477) @[Mux.scala 80:57]
                            node _T_5480 = mux(_T_5432, asSInt(UInt<1>("h01")), _T_5479) @[Valu.scala 146:36]
                            node _T_5481 = mux(_T_5426, sew_16_vd[5], _T_5480) @[Valu.scala 145:32]
                            node _T_5482 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                            node _T_5483 = gt(UInt<3>("h05"), io.vl) @[Valu.scala 163:35]
                            node _T_5484 = and(_T_5482, _T_5483) @[Valu.scala 163:28]
                            node _T_5485 = lt(UInt<3>("h05"), UInt<4>("h08")) @[Valu.scala 163:50]
                            node _T_5486 = and(_T_5484, _T_5485) @[Valu.scala 163:43]
                            node _T_5487 = mux(_T_5486, sew_16_vd[5], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                            node _T_5488 = mux(_T_5420, _T_5481, _T_5487) @[Valu.scala 144:11]
                            node _T_5489 = mux(_T_5417, sew_16_vd[5], _T_5488) @[Valu.scala 143:11]
                            node _T_5490 = lt(UInt<3>("h06"), io.vstart) @[Valu.scala 143:16]
                            node _T_5491 = geq(UInt<3>("h06"), io.vstart) @[Valu.scala 144:16]
                            node _T_5492 = lt(UInt<3>("h06"), io.vl) @[Valu.scala 144:36]
                            node _T_5493 = and(_T_5491, _T_5492) @[Valu.scala 144:29]
                            node _T_5494 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                            node _T_5495 = bits(io.vs0, 6, 6) @[Valu.scala 145:56]
                            node _T_5496 = eq(_T_5495, UInt<1>("h00")) @[Valu.scala 145:60]
                            node _T_5497 = and(_T_5494, _T_5496) @[Valu.scala 145:47]
                            node _T_5498 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                            node _T_5499 = and(_T_5497, _T_5498) @[Valu.scala 145:68]
                            node _T_5500 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                            node _T_5501 = bits(io.vs0, 6, 6) @[Valu.scala 146:60]
                            node _T_5502 = eq(_T_5501, UInt<1>("h00")) @[Valu.scala 146:64]
                            node _T_5503 = and(_T_5500, _T_5502) @[Valu.scala 146:51]
                            node _T_5504 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                            node _T_5505 = and(_T_5503, _T_5504) @[Valu.scala 146:72]
                            node _T_5506 = add(sew_16_b[6], _T_5051) @[Valu.scala 150:37]
                            node _T_5507 = tail(_T_5506, 1) @[Valu.scala 150:37]
                            node _T_5508 = asSInt(_T_5507) @[Valu.scala 150:37]
                            node _T_5509 = sub(sew_16_b[6], _T_5051) @[Valu.scala 151:37]
                            node _T_5510 = tail(_T_5509, 1) @[Valu.scala 151:37]
                            node _T_5511 = asSInt(_T_5510) @[Valu.scala 151:37]
                            node _T_5512 = sub(_T_5051, sew_16_b[6]) @[Valu.scala 152:33]
                            node _T_5513 = tail(_T_5512, 1) @[Valu.scala 152:33]
                            node _T_5514 = asSInt(_T_5513) @[Valu.scala 152:33]
                            node _T_5515 = and(sew_16_b[6], _T_5051) @[Valu.scala 153:36]
                            node _T_5516 = asSInt(_T_5515) @[Valu.scala 153:36]
                            node _T_5517 = or(sew_16_b[6], _T_5051) @[Valu.scala 154:35]
                            node _T_5518 = asSInt(_T_5517) @[Valu.scala 154:35]
                            node _T_5519 = xor(sew_16_b[6], _T_5051) @[Valu.scala 155:36]
                            node _T_5520 = asSInt(_T_5519) @[Valu.scala 155:36]
                            node _T_5521 = asUInt(_T_5051) @[Valu.scala 156:36]
                            node _T_5522 = asUInt(sew_16_b[6]) @[Valu.scala 156:54]
                            node _T_5523 = leq(_T_5521, _T_5522) @[Valu.scala 156:43]
                            node _T_5524 = mux(_T_5523, _T_5051, sew_16_b[6]) @[Valu.scala 156:31]
                            node _T_5525 = leq(_T_5051, sew_16_b[6]) @[Valu.scala 157:35]
                            node _T_5526 = mux(_T_5525, _T_5051, sew_16_b[6]) @[Valu.scala 157:30]
                            node _T_5527 = asUInt(_T_5051) @[Valu.scala 158:36]
                            node _T_5528 = asUInt(sew_16_b[6]) @[Valu.scala 158:54]
                            node _T_5529 = geq(_T_5527, _T_5528) @[Valu.scala 158:43]
                            node _T_5530 = mux(_T_5529, _T_5051, sew_16_b[6]) @[Valu.scala 158:31]
                            node _T_5531 = geq(_T_5051, sew_16_b[6]) @[Valu.scala 159:35]
                            node _T_5532 = mux(_T_5531, _T_5051, sew_16_b[6]) @[Valu.scala 159:30]
                            node _T_5533 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                            node _T_5534 = mux(_T_5533, _T_5508, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                            node _T_5535 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                            node _T_5536 = mux(_T_5535, _T_5511, _T_5534) @[Mux.scala 80:57]
                            node _T_5537 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5538 = mux(_T_5537, _T_5514, _T_5536) @[Mux.scala 80:57]
                            node _T_5539 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5540 = mux(_T_5539, _T_5516, _T_5538) @[Mux.scala 80:57]
                            node _T_5541 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                            node _T_5542 = mux(_T_5541, _T_5518, _T_5540) @[Mux.scala 80:57]
                            node _T_5543 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5544 = mux(_T_5543, _T_5520, _T_5542) @[Mux.scala 80:57]
                            node _T_5545 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                            node _T_5546 = mux(_T_5545, _T_5524, _T_5544) @[Mux.scala 80:57]
                            node _T_5547 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5548 = mux(_T_5547, _T_5526, _T_5546) @[Mux.scala 80:57]
                            node _T_5549 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                            node _T_5550 = mux(_T_5549, _T_5530, _T_5548) @[Mux.scala 80:57]
                            node _T_5551 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5552 = mux(_T_5551, _T_5532, _T_5550) @[Mux.scala 80:57]
                            node _T_5553 = mux(_T_5505, asSInt(UInt<1>("h01")), _T_5552) @[Valu.scala 146:36]
                            node _T_5554 = mux(_T_5499, sew_16_vd[6], _T_5553) @[Valu.scala 145:32]
                            node _T_5555 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                            node _T_5556 = gt(UInt<3>("h06"), io.vl) @[Valu.scala 163:35]
                            node _T_5557 = and(_T_5555, _T_5556) @[Valu.scala 163:28]
                            node _T_5558 = lt(UInt<3>("h06"), UInt<4>("h08")) @[Valu.scala 163:50]
                            node _T_5559 = and(_T_5557, _T_5558) @[Valu.scala 163:43]
                            node _T_5560 = mux(_T_5559, sew_16_vd[6], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                            node _T_5561 = mux(_T_5493, _T_5554, _T_5560) @[Valu.scala 144:11]
                            node _T_5562 = mux(_T_5490, sew_16_vd[6], _T_5561) @[Valu.scala 143:11]
                            node _T_5563 = lt(UInt<3>("h07"), io.vstart) @[Valu.scala 143:16]
                            node _T_5564 = geq(UInt<3>("h07"), io.vstart) @[Valu.scala 144:16]
                            node _T_5565 = lt(UInt<3>("h07"), io.vl) @[Valu.scala 144:36]
                            node _T_5566 = and(_T_5564, _T_5565) @[Valu.scala 144:29]
                            node _T_5567 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 145:39]
                            node _T_5568 = bits(io.vs0, 7, 7) @[Valu.scala 145:56]
                            node _T_5569 = eq(_T_5568, UInt<1>("h00")) @[Valu.scala 145:60]
                            node _T_5570 = and(_T_5567, _T_5569) @[Valu.scala 145:47]
                            node _T_5571 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 145:78]
                            node _T_5572 = and(_T_5570, _T_5571) @[Valu.scala 145:68]
                            node _T_5573 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 146:43]
                            node _T_5574 = bits(io.vs0, 7, 7) @[Valu.scala 146:60]
                            node _T_5575 = eq(_T_5574, UInt<1>("h00")) @[Valu.scala 146:64]
                            node _T_5576 = and(_T_5573, _T_5575) @[Valu.scala 146:51]
                            node _T_5577 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 146:82]
                            node _T_5578 = and(_T_5576, _T_5577) @[Valu.scala 146:72]
                            node _T_5579 = add(sew_16_b[7], _T_5051) @[Valu.scala 150:37]
                            node _T_5580 = tail(_T_5579, 1) @[Valu.scala 150:37]
                            node _T_5581 = asSInt(_T_5580) @[Valu.scala 150:37]
                            node _T_5582 = sub(sew_16_b[7], _T_5051) @[Valu.scala 151:37]
                            node _T_5583 = tail(_T_5582, 1) @[Valu.scala 151:37]
                            node _T_5584 = asSInt(_T_5583) @[Valu.scala 151:37]
                            node _T_5585 = sub(_T_5051, sew_16_b[7]) @[Valu.scala 152:33]
                            node _T_5586 = tail(_T_5585, 1) @[Valu.scala 152:33]
                            node _T_5587 = asSInt(_T_5586) @[Valu.scala 152:33]
                            node _T_5588 = and(sew_16_b[7], _T_5051) @[Valu.scala 153:36]
                            node _T_5589 = asSInt(_T_5588) @[Valu.scala 153:36]
                            node _T_5590 = or(sew_16_b[7], _T_5051) @[Valu.scala 154:35]
                            node _T_5591 = asSInt(_T_5590) @[Valu.scala 154:35]
                            node _T_5592 = xor(sew_16_b[7], _T_5051) @[Valu.scala 155:36]
                            node _T_5593 = asSInt(_T_5592) @[Valu.scala 155:36]
                            node _T_5594 = asUInt(_T_5051) @[Valu.scala 156:36]
                            node _T_5595 = asUInt(sew_16_b[7]) @[Valu.scala 156:54]
                            node _T_5596 = leq(_T_5594, _T_5595) @[Valu.scala 156:43]
                            node _T_5597 = mux(_T_5596, _T_5051, sew_16_b[7]) @[Valu.scala 156:31]
                            node _T_5598 = leq(_T_5051, sew_16_b[7]) @[Valu.scala 157:35]
                            node _T_5599 = mux(_T_5598, _T_5051, sew_16_b[7]) @[Valu.scala 157:30]
                            node _T_5600 = asUInt(_T_5051) @[Valu.scala 158:36]
                            node _T_5601 = asUInt(sew_16_b[7]) @[Valu.scala 158:54]
                            node _T_5602 = geq(_T_5600, _T_5601) @[Valu.scala 158:43]
                            node _T_5603 = mux(_T_5602, _T_5051, sew_16_b[7]) @[Valu.scala 158:31]
                            node _T_5604 = geq(_T_5051, sew_16_b[7]) @[Valu.scala 159:35]
                            node _T_5605 = mux(_T_5604, _T_5051, sew_16_b[7]) @[Valu.scala 159:30]
                            node _T_5606 = eq(UInt<3>("h04"), io.aluc) @[Mux.scala 80:60]
                            node _T_5607 = mux(_T_5606, _T_5581, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
                            node _T_5608 = eq(UInt<5>("h014"), io.aluc) @[Mux.scala 80:60]
                            node _T_5609 = mux(_T_5608, _T_5584, _T_5607) @[Mux.scala 80:57]
                            node _T_5610 = eq(UInt<5>("h01c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5611 = mux(_T_5610, _T_5587, _T_5609) @[Mux.scala 80:57]
                            node _T_5612 = eq(UInt<7>("h04c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5613 = mux(_T_5612, _T_5589, _T_5611) @[Mux.scala 80:57]
                            node _T_5614 = eq(UInt<7>("h054"), io.aluc) @[Mux.scala 80:60]
                            node _T_5615 = mux(_T_5614, _T_5591, _T_5613) @[Mux.scala 80:57]
                            node _T_5616 = eq(UInt<7>("h05c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5617 = mux(_T_5616, _T_5593, _T_5615) @[Mux.scala 80:57]
                            node _T_5618 = eq(UInt<6>("h024"), io.aluc) @[Mux.scala 80:60]
                            node _T_5619 = mux(_T_5618, _T_5597, _T_5617) @[Mux.scala 80:57]
                            node _T_5620 = eq(UInt<6>("h02c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5621 = mux(_T_5620, _T_5599, _T_5619) @[Mux.scala 80:57]
                            node _T_5622 = eq(UInt<6>("h034"), io.aluc) @[Mux.scala 80:60]
                            node _T_5623 = mux(_T_5622, _T_5603, _T_5621) @[Mux.scala 80:57]
                            node _T_5624 = eq(UInt<6>("h03c"), io.aluc) @[Mux.scala 80:60]
                            node _T_5625 = mux(_T_5624, _T_5605, _T_5623) @[Mux.scala 80:57]
                            node _T_5626 = mux(_T_5578, asSInt(UInt<1>("h01")), _T_5625) @[Valu.scala 146:36]
                            node _T_5627 = mux(_T_5572, sew_16_vd[7], _T_5626) @[Valu.scala 145:32]
                            node _T_5628 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 163:20]
                            node _T_5629 = gt(UInt<3>("h07"), io.vl) @[Valu.scala 163:35]
                            node _T_5630 = and(_T_5628, _T_5629) @[Valu.scala 163:28]
                            node _T_5631 = lt(UInt<3>("h07"), UInt<4>("h08")) @[Valu.scala 163:50]
                            node _T_5632 = and(_T_5630, _T_5631) @[Valu.scala 163:43]
                            node _T_5633 = mux(_T_5632, sew_16_vd[7], asSInt(UInt<1>("h01"))) @[Valu.scala 163:12]
                            node _T_5634 = mux(_T_5566, _T_5627, _T_5633) @[Valu.scala 144:11]
                            node _T_5635 = mux(_T_5563, sew_16_vd[7], _T_5634) @[Valu.scala 143:11]
                            node lo_lo_lo_5 = asUInt(_T_5124) @[Cat.scala 30:58]
                            node lo_lo_hi_5 = asUInt(_T_5197) @[Cat.scala 30:58]
                            node lo_lo_8 = cat(lo_lo_hi_5, lo_lo_lo_5) @[Cat.scala 30:58]
                            node lo_hi_lo_5 = asUInt(_T_5270) @[Cat.scala 30:58]
                            node lo_hi_hi_5 = asUInt(_T_5343) @[Cat.scala 30:58]
                            node lo_hi_8 = cat(lo_hi_hi_5, lo_hi_lo_5) @[Cat.scala 30:58]
                            node lo_13 = cat(lo_hi_8, lo_lo_8) @[Cat.scala 30:58]
                            node hi_lo_lo_5 = asUInt(_T_5416) @[Cat.scala 30:58]
                            node hi_lo_hi_5 = asUInt(_T_5489) @[Cat.scala 30:58]
                            node hi_lo_8 = cat(hi_lo_hi_5, hi_lo_lo_5) @[Cat.scala 30:58]
                            node hi_hi_lo_5 = asUInt(_T_5562) @[Cat.scala 30:58]
                            node hi_hi_hi_5 = asUInt(_T_5635) @[Cat.scala 30:58]
                            node hi_hi_8 = cat(hi_hi_hi_5, hi_hi_lo_5) @[Cat.scala 30:58]
                            node hi_13 = cat(hi_hi_8, hi_lo_8) @[Cat.scala 30:58]
                            node _T_5636 = cat(hi_13, lo_13) @[Cat.scala 30:58]
                            node _T_5637 = asSInt(_T_5636) @[Valu.scala 166:24]
                            io.v_output <= _T_5637 @[Valu.scala 234:25]
                            skip @[Valu.scala 232:70]
                          else : @[Valu.scala 237:37]
                            node _T_5638 = eq(io.aluc, UInt<8>("h0bc")) @[Valu.scala 237:28]
                            when _T_5638 : @[Valu.scala 237:37]
                              node _T_5639 = eq(io.vd_addr, UInt<1>("h00")) @[Valu.scala 238:29]
                              when _T_5639 : @[Valu.scala 238:37]
                                node lo_14 = asUInt(io.in_A) @[Cat.scala 30:58]
                                node hi_14 = asUInt(asSInt(UInt<96>("h00"))) @[Cat.scala 30:58]
                                node _T_5640 = cat(hi_14, lo_14) @[Cat.scala 30:58]
                                node _T_5641 = asSInt(_T_5640) @[Valu.scala 239:57]
                                io.v_output <= _T_5641 @[Valu.scala 239:29]
                                skip @[Valu.scala 238:37]
                              else : @[Valu.scala 240:28]
                                node _T_5642 = eq(io.sew, UInt<2>("h03")) @[Valu.scala 241:30]
                                when _T_5642 : @[Valu.scala 241:43]
                                  node lo_15 = asUInt(io.in_A) @[Cat.scala 30:58]
                                  node hi_15 = asUInt(asSInt(UInt<32>("h00"))) @[Cat.scala 30:58]
                                  node _T_5643 = cat(hi_15, lo_15) @[Cat.scala 30:58]
                                  node _T_5644 = asSInt(_T_5643) @[Valu.scala 242:55]
                                  node _T_5645 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 171:16]
                                  node _T_5646 = asUInt(sew_64_vd[0]) @[Valu.scala 171:33]
                                  node _T_5647 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 172:16]
                                  node _T_5648 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 172:36]
                                  node _T_5649 = and(_T_5647, _T_5648) @[Valu.scala 172:29]
                                  node _T_5650 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                  node _T_5651 = bits(io.vs0, 0, 0) @[Valu.scala 173:56]
                                  node _T_5652 = eq(_T_5651, UInt<1>("h00")) @[Valu.scala 173:60]
                                  node _T_5653 = and(_T_5650, _T_5652) @[Valu.scala 173:47]
                                  node _T_5654 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                  node _T_5655 = and(_T_5653, _T_5654) @[Valu.scala 173:68]
                                  node _T_5656 = asUInt(sew_64_vd[0]) @[Valu.scala 173:92]
                                  node _T_5657 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                  node _T_5658 = bits(io.vs0, 0, 0) @[Valu.scala 174:60]
                                  node _T_5659 = eq(_T_5658, UInt<1>("h00")) @[Valu.scala 174:64]
                                  node _T_5660 = and(_T_5657, _T_5659) @[Valu.scala 174:51]
                                  node _T_5661 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                  node _T_5662 = and(_T_5660, _T_5661) @[Valu.scala 174:72]
                                  node _T_5663 = asUInt(_T_5644) @[Valu.scala 174:167]
                                  node _T_5664 = mux(_T_5662, UInt<64>("h0ffffffffffffffff"), _T_5663) @[Valu.scala 174:36]
                                  node _T_5665 = mux(_T_5655, _T_5656, _T_5664) @[Valu.scala 173:32]
                                  node _T_5666 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                  node _T_5667 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 176:35]
                                  node _T_5668 = and(_T_5666, _T_5667) @[Valu.scala 176:28]
                                  node _T_5669 = lt(UInt<1>("h00"), UInt<2>("h02")) @[Valu.scala 176:50]
                                  node _T_5670 = and(_T_5668, _T_5669) @[Valu.scala 176:43]
                                  node _T_5671 = asUInt(sew_64_vd[0]) @[Valu.scala 176:64]
                                  node _T_5672 = mux(_T_5670, _T_5671, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                  node _T_5673 = mux(_T_5649, _T_5665, _T_5672) @[Valu.scala 172:11]
                                  node lo_16 = mux(_T_5645, _T_5646, _T_5673) @[Valu.scala 171:11]
                                  node _T_5674 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 171:16]
                                  node _T_5675 = asUInt(sew_64_vd[1]) @[Valu.scala 171:33]
                                  node _T_5676 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 172:16]
                                  node _T_5677 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 172:36]
                                  node _T_5678 = and(_T_5676, _T_5677) @[Valu.scala 172:29]
                                  node _T_5679 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                  node _T_5680 = bits(io.vs0, 1, 1) @[Valu.scala 173:56]
                                  node _T_5681 = eq(_T_5680, UInt<1>("h00")) @[Valu.scala 173:60]
                                  node _T_5682 = and(_T_5679, _T_5681) @[Valu.scala 173:47]
                                  node _T_5683 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                  node _T_5684 = and(_T_5682, _T_5683) @[Valu.scala 173:68]
                                  node _T_5685 = asUInt(sew_64_vd[1]) @[Valu.scala 173:92]
                                  node _T_5686 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                  node _T_5687 = bits(io.vs0, 1, 1) @[Valu.scala 174:60]
                                  node _T_5688 = eq(_T_5687, UInt<1>("h00")) @[Valu.scala 174:64]
                                  node _T_5689 = and(_T_5686, _T_5688) @[Valu.scala 174:51]
                                  node _T_5690 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                  node _T_5691 = and(_T_5689, _T_5690) @[Valu.scala 174:72]
                                  node _T_5692 = asUInt(_T_5644) @[Valu.scala 174:167]
                                  node _T_5693 = mux(_T_5691, UInt<64>("h0ffffffffffffffff"), _T_5692) @[Valu.scala 174:36]
                                  node _T_5694 = mux(_T_5684, _T_5685, _T_5693) @[Valu.scala 173:32]
                                  node _T_5695 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                  node _T_5696 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 176:35]
                                  node _T_5697 = and(_T_5695, _T_5696) @[Valu.scala 176:28]
                                  node _T_5698 = lt(UInt<1>("h01"), UInt<2>("h02")) @[Valu.scala 176:50]
                                  node _T_5699 = and(_T_5697, _T_5698) @[Valu.scala 176:43]
                                  node _T_5700 = asUInt(sew_64_vd[1]) @[Valu.scala 176:64]
                                  node _T_5701 = mux(_T_5699, _T_5700, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                  node _T_5702 = mux(_T_5678, _T_5694, _T_5701) @[Valu.scala 172:11]
                                  node hi_16 = mux(_T_5674, _T_5675, _T_5702) @[Valu.scala 171:11]
                                  node _T_5703 = cat(hi_16, lo_16) @[Cat.scala 30:58]
                                  node _T_5704 = asSInt(_T_5703) @[Valu.scala 179:24]
                                  io.v_output <= _T_5704 @[Valu.scala 243:33]
                                  skip @[Valu.scala 241:43]
                                else : @[Valu.scala 244:49]
                                  node _T_5705 = eq(io.sew, UInt<2>("h02")) @[Valu.scala 244:35]
                                  when _T_5705 : @[Valu.scala 244:49]
                                    node _T_5706 = bits(io.in_A, 31, 0) @[Valu.scala 245:38]
                                    node _T_5707 = asSInt(_T_5706) @[Valu.scala 245:45]
                                    node _T_5708 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 171:16]
                                    node _T_5709 = asUInt(sew_32_vd[0]) @[Valu.scala 171:33]
                                    node _T_5710 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 172:16]
                                    node _T_5711 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 172:36]
                                    node _T_5712 = and(_T_5710, _T_5711) @[Valu.scala 172:29]
                                    node _T_5713 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                    node _T_5714 = bits(io.vs0, 0, 0) @[Valu.scala 173:56]
                                    node _T_5715 = eq(_T_5714, UInt<1>("h00")) @[Valu.scala 173:60]
                                    node _T_5716 = and(_T_5713, _T_5715) @[Valu.scala 173:47]
                                    node _T_5717 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                    node _T_5718 = and(_T_5716, _T_5717) @[Valu.scala 173:68]
                                    node _T_5719 = asUInt(sew_32_vd[0]) @[Valu.scala 173:92]
                                    node _T_5720 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                    node _T_5721 = bits(io.vs0, 0, 0) @[Valu.scala 174:60]
                                    node _T_5722 = eq(_T_5721, UInt<1>("h00")) @[Valu.scala 174:64]
                                    node _T_5723 = and(_T_5720, _T_5722) @[Valu.scala 174:51]
                                    node _T_5724 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                    node _T_5725 = and(_T_5723, _T_5724) @[Valu.scala 174:72]
                                    node _T_5726 = asUInt(_T_5707) @[Valu.scala 174:167]
                                    node _T_5727 = mux(_T_5725, UInt<64>("h0ffffffffffffffff"), _T_5726) @[Valu.scala 174:36]
                                    node _T_5728 = mux(_T_5718, _T_5719, _T_5727) @[Valu.scala 173:32]
                                    node _T_5729 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                    node _T_5730 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 176:35]
                                    node _T_5731 = and(_T_5729, _T_5730) @[Valu.scala 176:28]
                                    node _T_5732 = lt(UInt<1>("h00"), UInt<3>("h04")) @[Valu.scala 176:50]
                                    node _T_5733 = and(_T_5731, _T_5732) @[Valu.scala 176:43]
                                    node _T_5734 = asUInt(sew_32_vd[0]) @[Valu.scala 176:64]
                                    node _T_5735 = mux(_T_5733, _T_5734, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                    node _T_5736 = mux(_T_5712, _T_5728, _T_5735) @[Valu.scala 172:11]
                                    node lo_lo_9 = mux(_T_5708, _T_5709, _T_5736) @[Valu.scala 171:11]
                                    node _T_5737 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 171:16]
                                    node _T_5738 = asUInt(sew_32_vd[1]) @[Valu.scala 171:33]
                                    node _T_5739 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 172:16]
                                    node _T_5740 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 172:36]
                                    node _T_5741 = and(_T_5739, _T_5740) @[Valu.scala 172:29]
                                    node _T_5742 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                    node _T_5743 = bits(io.vs0, 1, 1) @[Valu.scala 173:56]
                                    node _T_5744 = eq(_T_5743, UInt<1>("h00")) @[Valu.scala 173:60]
                                    node _T_5745 = and(_T_5742, _T_5744) @[Valu.scala 173:47]
                                    node _T_5746 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                    node _T_5747 = and(_T_5745, _T_5746) @[Valu.scala 173:68]
                                    node _T_5748 = asUInt(sew_32_vd[1]) @[Valu.scala 173:92]
                                    node _T_5749 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                    node _T_5750 = bits(io.vs0, 1, 1) @[Valu.scala 174:60]
                                    node _T_5751 = eq(_T_5750, UInt<1>("h00")) @[Valu.scala 174:64]
                                    node _T_5752 = and(_T_5749, _T_5751) @[Valu.scala 174:51]
                                    node _T_5753 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                    node _T_5754 = and(_T_5752, _T_5753) @[Valu.scala 174:72]
                                    node _T_5755 = asUInt(_T_5707) @[Valu.scala 174:167]
                                    node _T_5756 = mux(_T_5754, UInt<64>("h0ffffffffffffffff"), _T_5755) @[Valu.scala 174:36]
                                    node _T_5757 = mux(_T_5747, _T_5748, _T_5756) @[Valu.scala 173:32]
                                    node _T_5758 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                    node _T_5759 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 176:35]
                                    node _T_5760 = and(_T_5758, _T_5759) @[Valu.scala 176:28]
                                    node _T_5761 = lt(UInt<1>("h01"), UInt<3>("h04")) @[Valu.scala 176:50]
                                    node _T_5762 = and(_T_5760, _T_5761) @[Valu.scala 176:43]
                                    node _T_5763 = asUInt(sew_32_vd[1]) @[Valu.scala 176:64]
                                    node _T_5764 = mux(_T_5762, _T_5763, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                    node _T_5765 = mux(_T_5741, _T_5757, _T_5764) @[Valu.scala 172:11]
                                    node lo_hi_9 = mux(_T_5737, _T_5738, _T_5765) @[Valu.scala 171:11]
                                    node _T_5766 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 171:16]
                                    node _T_5767 = asUInt(sew_32_vd[2]) @[Valu.scala 171:33]
                                    node _T_5768 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 172:16]
                                    node _T_5769 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 172:36]
                                    node _T_5770 = and(_T_5768, _T_5769) @[Valu.scala 172:29]
                                    node _T_5771 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                    node _T_5772 = bits(io.vs0, 2, 2) @[Valu.scala 173:56]
                                    node _T_5773 = eq(_T_5772, UInt<1>("h00")) @[Valu.scala 173:60]
                                    node _T_5774 = and(_T_5771, _T_5773) @[Valu.scala 173:47]
                                    node _T_5775 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                    node _T_5776 = and(_T_5774, _T_5775) @[Valu.scala 173:68]
                                    node _T_5777 = asUInt(sew_32_vd[2]) @[Valu.scala 173:92]
                                    node _T_5778 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                    node _T_5779 = bits(io.vs0, 2, 2) @[Valu.scala 174:60]
                                    node _T_5780 = eq(_T_5779, UInt<1>("h00")) @[Valu.scala 174:64]
                                    node _T_5781 = and(_T_5778, _T_5780) @[Valu.scala 174:51]
                                    node _T_5782 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                    node _T_5783 = and(_T_5781, _T_5782) @[Valu.scala 174:72]
                                    node _T_5784 = asUInt(_T_5707) @[Valu.scala 174:167]
                                    node _T_5785 = mux(_T_5783, UInt<64>("h0ffffffffffffffff"), _T_5784) @[Valu.scala 174:36]
                                    node _T_5786 = mux(_T_5776, _T_5777, _T_5785) @[Valu.scala 173:32]
                                    node _T_5787 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                    node _T_5788 = gt(UInt<2>("h02"), io.vl) @[Valu.scala 176:35]
                                    node _T_5789 = and(_T_5787, _T_5788) @[Valu.scala 176:28]
                                    node _T_5790 = lt(UInt<2>("h02"), UInt<3>("h04")) @[Valu.scala 176:50]
                                    node _T_5791 = and(_T_5789, _T_5790) @[Valu.scala 176:43]
                                    node _T_5792 = asUInt(sew_32_vd[2]) @[Valu.scala 176:64]
                                    node _T_5793 = mux(_T_5791, _T_5792, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                    node _T_5794 = mux(_T_5770, _T_5786, _T_5793) @[Valu.scala 172:11]
                                    node hi_lo_9 = mux(_T_5766, _T_5767, _T_5794) @[Valu.scala 171:11]
                                    node _T_5795 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 171:16]
                                    node _T_5796 = asUInt(sew_32_vd[3]) @[Valu.scala 171:33]
                                    node _T_5797 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 172:16]
                                    node _T_5798 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 172:36]
                                    node _T_5799 = and(_T_5797, _T_5798) @[Valu.scala 172:29]
                                    node _T_5800 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                    node _T_5801 = bits(io.vs0, 3, 3) @[Valu.scala 173:56]
                                    node _T_5802 = eq(_T_5801, UInt<1>("h00")) @[Valu.scala 173:60]
                                    node _T_5803 = and(_T_5800, _T_5802) @[Valu.scala 173:47]
                                    node _T_5804 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                    node _T_5805 = and(_T_5803, _T_5804) @[Valu.scala 173:68]
                                    node _T_5806 = asUInt(sew_32_vd[3]) @[Valu.scala 173:92]
                                    node _T_5807 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                    node _T_5808 = bits(io.vs0, 3, 3) @[Valu.scala 174:60]
                                    node _T_5809 = eq(_T_5808, UInt<1>("h00")) @[Valu.scala 174:64]
                                    node _T_5810 = and(_T_5807, _T_5809) @[Valu.scala 174:51]
                                    node _T_5811 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                    node _T_5812 = and(_T_5810, _T_5811) @[Valu.scala 174:72]
                                    node _T_5813 = asUInt(_T_5707) @[Valu.scala 174:167]
                                    node _T_5814 = mux(_T_5812, UInt<64>("h0ffffffffffffffff"), _T_5813) @[Valu.scala 174:36]
                                    node _T_5815 = mux(_T_5805, _T_5806, _T_5814) @[Valu.scala 173:32]
                                    node _T_5816 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                    node _T_5817 = gt(UInt<2>("h03"), io.vl) @[Valu.scala 176:35]
                                    node _T_5818 = and(_T_5816, _T_5817) @[Valu.scala 176:28]
                                    node _T_5819 = lt(UInt<2>("h03"), UInt<3>("h04")) @[Valu.scala 176:50]
                                    node _T_5820 = and(_T_5818, _T_5819) @[Valu.scala 176:43]
                                    node _T_5821 = asUInt(sew_32_vd[3]) @[Valu.scala 176:64]
                                    node _T_5822 = mux(_T_5820, _T_5821, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                    node _T_5823 = mux(_T_5799, _T_5815, _T_5822) @[Valu.scala 172:11]
                                    node hi_hi_9 = mux(_T_5795, _T_5796, _T_5823) @[Valu.scala 171:11]
                                    node lo_17 = cat(lo_hi_9, lo_lo_9) @[Cat.scala 30:58]
                                    node hi_17 = cat(hi_hi_9, hi_lo_9) @[Cat.scala 30:58]
                                    node _T_5824 = cat(hi_17, lo_17) @[Cat.scala 30:58]
                                    node _T_5825 = asSInt(_T_5824) @[Valu.scala 179:24]
                                    io.v_output <= _T_5825 @[Valu.scala 246:33]
                                    skip @[Valu.scala 244:49]
                                  else : @[Valu.scala 247:49]
                                    node _T_5826 = eq(io.sew, UInt<1>("h01")) @[Valu.scala 247:36]
                                    when _T_5826 : @[Valu.scala 247:49]
                                      node _T_5827 = bits(io.in_A, 15, 0) @[Valu.scala 248:46]
                                      node _T_5828 = asSInt(_T_5827) @[Valu.scala 248:53]
                                      node _T_5829 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 171:16]
                                      node _T_5830 = asUInt(sew_16_vd[0]) @[Valu.scala 171:33]
                                      node _T_5831 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 172:16]
                                      node _T_5832 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 172:36]
                                      node _T_5833 = and(_T_5831, _T_5832) @[Valu.scala 172:29]
                                      node _T_5834 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                      node _T_5835 = bits(io.vs0, 0, 0) @[Valu.scala 173:56]
                                      node _T_5836 = eq(_T_5835, UInt<1>("h00")) @[Valu.scala 173:60]
                                      node _T_5837 = and(_T_5834, _T_5836) @[Valu.scala 173:47]
                                      node _T_5838 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                      node _T_5839 = and(_T_5837, _T_5838) @[Valu.scala 173:68]
                                      node _T_5840 = asUInt(sew_16_vd[0]) @[Valu.scala 173:92]
                                      node _T_5841 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                      node _T_5842 = bits(io.vs0, 0, 0) @[Valu.scala 174:60]
                                      node _T_5843 = eq(_T_5842, UInt<1>("h00")) @[Valu.scala 174:64]
                                      node _T_5844 = and(_T_5841, _T_5843) @[Valu.scala 174:51]
                                      node _T_5845 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                      node _T_5846 = and(_T_5844, _T_5845) @[Valu.scala 174:72]
                                      node _T_5847 = asUInt(_T_5828) @[Valu.scala 174:167]
                                      node _T_5848 = mux(_T_5846, UInt<64>("h0ffffffffffffffff"), _T_5847) @[Valu.scala 174:36]
                                      node _T_5849 = mux(_T_5839, _T_5840, _T_5848) @[Valu.scala 173:32]
                                      node _T_5850 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                      node _T_5851 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 176:35]
                                      node _T_5852 = and(_T_5850, _T_5851) @[Valu.scala 176:28]
                                      node _T_5853 = lt(UInt<1>("h00"), UInt<4>("h08")) @[Valu.scala 176:50]
                                      node _T_5854 = and(_T_5852, _T_5853) @[Valu.scala 176:43]
                                      node _T_5855 = asUInt(sew_16_vd[0]) @[Valu.scala 176:64]
                                      node _T_5856 = mux(_T_5854, _T_5855, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                      node _T_5857 = mux(_T_5833, _T_5849, _T_5856) @[Valu.scala 172:11]
                                      node lo_lo_lo_6 = mux(_T_5829, _T_5830, _T_5857) @[Valu.scala 171:11]
                                      node _T_5858 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 171:16]
                                      node _T_5859 = asUInt(sew_16_vd[1]) @[Valu.scala 171:33]
                                      node _T_5860 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 172:16]
                                      node _T_5861 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 172:36]
                                      node _T_5862 = and(_T_5860, _T_5861) @[Valu.scala 172:29]
                                      node _T_5863 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                      node _T_5864 = bits(io.vs0, 1, 1) @[Valu.scala 173:56]
                                      node _T_5865 = eq(_T_5864, UInt<1>("h00")) @[Valu.scala 173:60]
                                      node _T_5866 = and(_T_5863, _T_5865) @[Valu.scala 173:47]
                                      node _T_5867 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                      node _T_5868 = and(_T_5866, _T_5867) @[Valu.scala 173:68]
                                      node _T_5869 = asUInt(sew_16_vd[1]) @[Valu.scala 173:92]
                                      node _T_5870 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                      node _T_5871 = bits(io.vs0, 1, 1) @[Valu.scala 174:60]
                                      node _T_5872 = eq(_T_5871, UInt<1>("h00")) @[Valu.scala 174:64]
                                      node _T_5873 = and(_T_5870, _T_5872) @[Valu.scala 174:51]
                                      node _T_5874 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                      node _T_5875 = and(_T_5873, _T_5874) @[Valu.scala 174:72]
                                      node _T_5876 = asUInt(_T_5828) @[Valu.scala 174:167]
                                      node _T_5877 = mux(_T_5875, UInt<64>("h0ffffffffffffffff"), _T_5876) @[Valu.scala 174:36]
                                      node _T_5878 = mux(_T_5868, _T_5869, _T_5877) @[Valu.scala 173:32]
                                      node _T_5879 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                      node _T_5880 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 176:35]
                                      node _T_5881 = and(_T_5879, _T_5880) @[Valu.scala 176:28]
                                      node _T_5882 = lt(UInt<1>("h01"), UInt<4>("h08")) @[Valu.scala 176:50]
                                      node _T_5883 = and(_T_5881, _T_5882) @[Valu.scala 176:43]
                                      node _T_5884 = asUInt(sew_16_vd[1]) @[Valu.scala 176:64]
                                      node _T_5885 = mux(_T_5883, _T_5884, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                      node _T_5886 = mux(_T_5862, _T_5878, _T_5885) @[Valu.scala 172:11]
                                      node lo_lo_hi_6 = mux(_T_5858, _T_5859, _T_5886) @[Valu.scala 171:11]
                                      node _T_5887 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 171:16]
                                      node _T_5888 = asUInt(sew_16_vd[2]) @[Valu.scala 171:33]
                                      node _T_5889 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 172:16]
                                      node _T_5890 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 172:36]
                                      node _T_5891 = and(_T_5889, _T_5890) @[Valu.scala 172:29]
                                      node _T_5892 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                      node _T_5893 = bits(io.vs0, 2, 2) @[Valu.scala 173:56]
                                      node _T_5894 = eq(_T_5893, UInt<1>("h00")) @[Valu.scala 173:60]
                                      node _T_5895 = and(_T_5892, _T_5894) @[Valu.scala 173:47]
                                      node _T_5896 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                      node _T_5897 = and(_T_5895, _T_5896) @[Valu.scala 173:68]
                                      node _T_5898 = asUInt(sew_16_vd[2]) @[Valu.scala 173:92]
                                      node _T_5899 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                      node _T_5900 = bits(io.vs0, 2, 2) @[Valu.scala 174:60]
                                      node _T_5901 = eq(_T_5900, UInt<1>("h00")) @[Valu.scala 174:64]
                                      node _T_5902 = and(_T_5899, _T_5901) @[Valu.scala 174:51]
                                      node _T_5903 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                      node _T_5904 = and(_T_5902, _T_5903) @[Valu.scala 174:72]
                                      node _T_5905 = asUInt(_T_5828) @[Valu.scala 174:167]
                                      node _T_5906 = mux(_T_5904, UInt<64>("h0ffffffffffffffff"), _T_5905) @[Valu.scala 174:36]
                                      node _T_5907 = mux(_T_5897, _T_5898, _T_5906) @[Valu.scala 173:32]
                                      node _T_5908 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                      node _T_5909 = gt(UInt<2>("h02"), io.vl) @[Valu.scala 176:35]
                                      node _T_5910 = and(_T_5908, _T_5909) @[Valu.scala 176:28]
                                      node _T_5911 = lt(UInt<2>("h02"), UInt<4>("h08")) @[Valu.scala 176:50]
                                      node _T_5912 = and(_T_5910, _T_5911) @[Valu.scala 176:43]
                                      node _T_5913 = asUInt(sew_16_vd[2]) @[Valu.scala 176:64]
                                      node _T_5914 = mux(_T_5912, _T_5913, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                      node _T_5915 = mux(_T_5891, _T_5907, _T_5914) @[Valu.scala 172:11]
                                      node lo_hi_lo_6 = mux(_T_5887, _T_5888, _T_5915) @[Valu.scala 171:11]
                                      node _T_5916 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 171:16]
                                      node _T_5917 = asUInt(sew_16_vd[3]) @[Valu.scala 171:33]
                                      node _T_5918 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 172:16]
                                      node _T_5919 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 172:36]
                                      node _T_5920 = and(_T_5918, _T_5919) @[Valu.scala 172:29]
                                      node _T_5921 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                      node _T_5922 = bits(io.vs0, 3, 3) @[Valu.scala 173:56]
                                      node _T_5923 = eq(_T_5922, UInt<1>("h00")) @[Valu.scala 173:60]
                                      node _T_5924 = and(_T_5921, _T_5923) @[Valu.scala 173:47]
                                      node _T_5925 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                      node _T_5926 = and(_T_5924, _T_5925) @[Valu.scala 173:68]
                                      node _T_5927 = asUInt(sew_16_vd[3]) @[Valu.scala 173:92]
                                      node _T_5928 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                      node _T_5929 = bits(io.vs0, 3, 3) @[Valu.scala 174:60]
                                      node _T_5930 = eq(_T_5929, UInt<1>("h00")) @[Valu.scala 174:64]
                                      node _T_5931 = and(_T_5928, _T_5930) @[Valu.scala 174:51]
                                      node _T_5932 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                      node _T_5933 = and(_T_5931, _T_5932) @[Valu.scala 174:72]
                                      node _T_5934 = asUInt(_T_5828) @[Valu.scala 174:167]
                                      node _T_5935 = mux(_T_5933, UInt<64>("h0ffffffffffffffff"), _T_5934) @[Valu.scala 174:36]
                                      node _T_5936 = mux(_T_5926, _T_5927, _T_5935) @[Valu.scala 173:32]
                                      node _T_5937 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                      node _T_5938 = gt(UInt<2>("h03"), io.vl) @[Valu.scala 176:35]
                                      node _T_5939 = and(_T_5937, _T_5938) @[Valu.scala 176:28]
                                      node _T_5940 = lt(UInt<2>("h03"), UInt<4>("h08")) @[Valu.scala 176:50]
                                      node _T_5941 = and(_T_5939, _T_5940) @[Valu.scala 176:43]
                                      node _T_5942 = asUInt(sew_16_vd[3]) @[Valu.scala 176:64]
                                      node _T_5943 = mux(_T_5941, _T_5942, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                      node _T_5944 = mux(_T_5920, _T_5936, _T_5943) @[Valu.scala 172:11]
                                      node lo_hi_hi_6 = mux(_T_5916, _T_5917, _T_5944) @[Valu.scala 171:11]
                                      node _T_5945 = lt(UInt<3>("h04"), io.vstart) @[Valu.scala 171:16]
                                      node _T_5946 = asUInt(sew_16_vd[4]) @[Valu.scala 171:33]
                                      node _T_5947 = geq(UInt<3>("h04"), io.vstart) @[Valu.scala 172:16]
                                      node _T_5948 = lt(UInt<3>("h04"), io.vl) @[Valu.scala 172:36]
                                      node _T_5949 = and(_T_5947, _T_5948) @[Valu.scala 172:29]
                                      node _T_5950 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                      node _T_5951 = bits(io.vs0, 4, 4) @[Valu.scala 173:56]
                                      node _T_5952 = eq(_T_5951, UInt<1>("h00")) @[Valu.scala 173:60]
                                      node _T_5953 = and(_T_5950, _T_5952) @[Valu.scala 173:47]
                                      node _T_5954 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                      node _T_5955 = and(_T_5953, _T_5954) @[Valu.scala 173:68]
                                      node _T_5956 = asUInt(sew_16_vd[4]) @[Valu.scala 173:92]
                                      node _T_5957 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                      node _T_5958 = bits(io.vs0, 4, 4) @[Valu.scala 174:60]
                                      node _T_5959 = eq(_T_5958, UInt<1>("h00")) @[Valu.scala 174:64]
                                      node _T_5960 = and(_T_5957, _T_5959) @[Valu.scala 174:51]
                                      node _T_5961 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                      node _T_5962 = and(_T_5960, _T_5961) @[Valu.scala 174:72]
                                      node _T_5963 = asUInt(_T_5828) @[Valu.scala 174:167]
                                      node _T_5964 = mux(_T_5962, UInt<64>("h0ffffffffffffffff"), _T_5963) @[Valu.scala 174:36]
                                      node _T_5965 = mux(_T_5955, _T_5956, _T_5964) @[Valu.scala 173:32]
                                      node _T_5966 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                      node _T_5967 = gt(UInt<3>("h04"), io.vl) @[Valu.scala 176:35]
                                      node _T_5968 = and(_T_5966, _T_5967) @[Valu.scala 176:28]
                                      node _T_5969 = lt(UInt<3>("h04"), UInt<4>("h08")) @[Valu.scala 176:50]
                                      node _T_5970 = and(_T_5968, _T_5969) @[Valu.scala 176:43]
                                      node _T_5971 = asUInt(sew_16_vd[4]) @[Valu.scala 176:64]
                                      node _T_5972 = mux(_T_5970, _T_5971, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                      node _T_5973 = mux(_T_5949, _T_5965, _T_5972) @[Valu.scala 172:11]
                                      node hi_lo_lo_6 = mux(_T_5945, _T_5946, _T_5973) @[Valu.scala 171:11]
                                      node _T_5974 = lt(UInt<3>("h05"), io.vstart) @[Valu.scala 171:16]
                                      node _T_5975 = asUInt(sew_16_vd[5]) @[Valu.scala 171:33]
                                      node _T_5976 = geq(UInt<3>("h05"), io.vstart) @[Valu.scala 172:16]
                                      node _T_5977 = lt(UInt<3>("h05"), io.vl) @[Valu.scala 172:36]
                                      node _T_5978 = and(_T_5976, _T_5977) @[Valu.scala 172:29]
                                      node _T_5979 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                      node _T_5980 = bits(io.vs0, 5, 5) @[Valu.scala 173:56]
                                      node _T_5981 = eq(_T_5980, UInt<1>("h00")) @[Valu.scala 173:60]
                                      node _T_5982 = and(_T_5979, _T_5981) @[Valu.scala 173:47]
                                      node _T_5983 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                      node _T_5984 = and(_T_5982, _T_5983) @[Valu.scala 173:68]
                                      node _T_5985 = asUInt(sew_16_vd[5]) @[Valu.scala 173:92]
                                      node _T_5986 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                      node _T_5987 = bits(io.vs0, 5, 5) @[Valu.scala 174:60]
                                      node _T_5988 = eq(_T_5987, UInt<1>("h00")) @[Valu.scala 174:64]
                                      node _T_5989 = and(_T_5986, _T_5988) @[Valu.scala 174:51]
                                      node _T_5990 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                      node _T_5991 = and(_T_5989, _T_5990) @[Valu.scala 174:72]
                                      node _T_5992 = asUInt(_T_5828) @[Valu.scala 174:167]
                                      node _T_5993 = mux(_T_5991, UInt<64>("h0ffffffffffffffff"), _T_5992) @[Valu.scala 174:36]
                                      node _T_5994 = mux(_T_5984, _T_5985, _T_5993) @[Valu.scala 173:32]
                                      node _T_5995 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                      node _T_5996 = gt(UInt<3>("h05"), io.vl) @[Valu.scala 176:35]
                                      node _T_5997 = and(_T_5995, _T_5996) @[Valu.scala 176:28]
                                      node _T_5998 = lt(UInt<3>("h05"), UInt<4>("h08")) @[Valu.scala 176:50]
                                      node _T_5999 = and(_T_5997, _T_5998) @[Valu.scala 176:43]
                                      node _T_6000 = asUInt(sew_16_vd[5]) @[Valu.scala 176:64]
                                      node _T_6001 = mux(_T_5999, _T_6000, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                      node _T_6002 = mux(_T_5978, _T_5994, _T_6001) @[Valu.scala 172:11]
                                      node hi_lo_hi_6 = mux(_T_5974, _T_5975, _T_6002) @[Valu.scala 171:11]
                                      node _T_6003 = lt(UInt<3>("h06"), io.vstart) @[Valu.scala 171:16]
                                      node _T_6004 = asUInt(sew_16_vd[6]) @[Valu.scala 171:33]
                                      node _T_6005 = geq(UInt<3>("h06"), io.vstart) @[Valu.scala 172:16]
                                      node _T_6006 = lt(UInt<3>("h06"), io.vl) @[Valu.scala 172:36]
                                      node _T_6007 = and(_T_6005, _T_6006) @[Valu.scala 172:29]
                                      node _T_6008 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                      node _T_6009 = bits(io.vs0, 6, 6) @[Valu.scala 173:56]
                                      node _T_6010 = eq(_T_6009, UInt<1>("h00")) @[Valu.scala 173:60]
                                      node _T_6011 = and(_T_6008, _T_6010) @[Valu.scala 173:47]
                                      node _T_6012 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                      node _T_6013 = and(_T_6011, _T_6012) @[Valu.scala 173:68]
                                      node _T_6014 = asUInt(sew_16_vd[6]) @[Valu.scala 173:92]
                                      node _T_6015 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                      node _T_6016 = bits(io.vs0, 6, 6) @[Valu.scala 174:60]
                                      node _T_6017 = eq(_T_6016, UInt<1>("h00")) @[Valu.scala 174:64]
                                      node _T_6018 = and(_T_6015, _T_6017) @[Valu.scala 174:51]
                                      node _T_6019 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                      node _T_6020 = and(_T_6018, _T_6019) @[Valu.scala 174:72]
                                      node _T_6021 = asUInt(_T_5828) @[Valu.scala 174:167]
                                      node _T_6022 = mux(_T_6020, UInt<64>("h0ffffffffffffffff"), _T_6021) @[Valu.scala 174:36]
                                      node _T_6023 = mux(_T_6013, _T_6014, _T_6022) @[Valu.scala 173:32]
                                      node _T_6024 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                      node _T_6025 = gt(UInt<3>("h06"), io.vl) @[Valu.scala 176:35]
                                      node _T_6026 = and(_T_6024, _T_6025) @[Valu.scala 176:28]
                                      node _T_6027 = lt(UInt<3>("h06"), UInt<4>("h08")) @[Valu.scala 176:50]
                                      node _T_6028 = and(_T_6026, _T_6027) @[Valu.scala 176:43]
                                      node _T_6029 = asUInt(sew_16_vd[6]) @[Valu.scala 176:64]
                                      node _T_6030 = mux(_T_6028, _T_6029, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                      node _T_6031 = mux(_T_6007, _T_6023, _T_6030) @[Valu.scala 172:11]
                                      node hi_hi_lo_6 = mux(_T_6003, _T_6004, _T_6031) @[Valu.scala 171:11]
                                      node _T_6032 = lt(UInt<3>("h07"), io.vstart) @[Valu.scala 171:16]
                                      node _T_6033 = asUInt(sew_16_vd[7]) @[Valu.scala 171:33]
                                      node _T_6034 = geq(UInt<3>("h07"), io.vstart) @[Valu.scala 172:16]
                                      node _T_6035 = lt(UInt<3>("h07"), io.vl) @[Valu.scala 172:36]
                                      node _T_6036 = and(_T_6034, _T_6035) @[Valu.scala 172:29]
                                      node _T_6037 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                      node _T_6038 = bits(io.vs0, 7, 7) @[Valu.scala 173:56]
                                      node _T_6039 = eq(_T_6038, UInt<1>("h00")) @[Valu.scala 173:60]
                                      node _T_6040 = and(_T_6037, _T_6039) @[Valu.scala 173:47]
                                      node _T_6041 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                      node _T_6042 = and(_T_6040, _T_6041) @[Valu.scala 173:68]
                                      node _T_6043 = asUInt(sew_16_vd[7]) @[Valu.scala 173:92]
                                      node _T_6044 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                      node _T_6045 = bits(io.vs0, 7, 7) @[Valu.scala 174:60]
                                      node _T_6046 = eq(_T_6045, UInt<1>("h00")) @[Valu.scala 174:64]
                                      node _T_6047 = and(_T_6044, _T_6046) @[Valu.scala 174:51]
                                      node _T_6048 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                      node _T_6049 = and(_T_6047, _T_6048) @[Valu.scala 174:72]
                                      node _T_6050 = asUInt(_T_5828) @[Valu.scala 174:167]
                                      node _T_6051 = mux(_T_6049, UInt<64>("h0ffffffffffffffff"), _T_6050) @[Valu.scala 174:36]
                                      node _T_6052 = mux(_T_6042, _T_6043, _T_6051) @[Valu.scala 173:32]
                                      node _T_6053 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                      node _T_6054 = gt(UInt<3>("h07"), io.vl) @[Valu.scala 176:35]
                                      node _T_6055 = and(_T_6053, _T_6054) @[Valu.scala 176:28]
                                      node _T_6056 = lt(UInt<3>("h07"), UInt<4>("h08")) @[Valu.scala 176:50]
                                      node _T_6057 = and(_T_6055, _T_6056) @[Valu.scala 176:43]
                                      node _T_6058 = asUInt(sew_16_vd[7]) @[Valu.scala 176:64]
                                      node _T_6059 = mux(_T_6057, _T_6058, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                      node _T_6060 = mux(_T_6036, _T_6052, _T_6059) @[Valu.scala 172:11]
                                      node hi_hi_hi_6 = mux(_T_6032, _T_6033, _T_6060) @[Valu.scala 171:11]
                                      node lo_lo_10 = cat(lo_lo_hi_6, lo_lo_lo_6) @[Cat.scala 30:58]
                                      node lo_hi_10 = cat(lo_hi_hi_6, lo_hi_lo_6) @[Cat.scala 30:58]
                                      node lo_18 = cat(lo_hi_10, lo_lo_10) @[Cat.scala 30:58]
                                      node hi_lo_10 = cat(hi_lo_hi_6, hi_lo_lo_6) @[Cat.scala 30:58]
                                      node hi_hi_10 = cat(hi_hi_hi_6, hi_hi_lo_6) @[Cat.scala 30:58]
                                      node hi_18 = cat(hi_hi_10, hi_lo_10) @[Cat.scala 30:58]
                                      node _T_6061 = cat(hi_18, lo_18) @[Cat.scala 30:58]
                                      node _T_6062 = asSInt(_T_6061) @[Valu.scala 179:24]
                                      io.v_output <= _T_6062 @[Valu.scala 249:33]
                                      skip @[Valu.scala 247:49]
                                    else : @[Valu.scala 250:49]
                                      node _T_6063 = eq(io.sew, UInt<1>("h00")) @[Valu.scala 250:35]
                                      when _T_6063 : @[Valu.scala 250:49]
                                        node _T_6064 = bits(io.in_A, 7, 0) @[Valu.scala 251:38]
                                        node _T_6065 = asSInt(_T_6064) @[Valu.scala 251:44]
                                        node _T_6066 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6067 = asUInt(sew_8_vd[0]) @[Valu.scala 171:33]
                                        node _T_6068 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6069 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 172:36]
                                        node _T_6070 = and(_T_6068, _T_6069) @[Valu.scala 172:29]
                                        node _T_6071 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6072 = bits(io.vs0, 0, 0) @[Valu.scala 173:56]
                                        node _T_6073 = eq(_T_6072, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6074 = and(_T_6071, _T_6073) @[Valu.scala 173:47]
                                        node _T_6075 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6076 = and(_T_6074, _T_6075) @[Valu.scala 173:68]
                                        node _T_6077 = asUInt(sew_8_vd[0]) @[Valu.scala 173:92]
                                        node _T_6078 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6079 = bits(io.vs0, 0, 0) @[Valu.scala 174:60]
                                        node _T_6080 = eq(_T_6079, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6081 = and(_T_6078, _T_6080) @[Valu.scala 174:51]
                                        node _T_6082 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6083 = and(_T_6081, _T_6082) @[Valu.scala 174:72]
                                        node _T_6084 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6085 = mux(_T_6083, UInt<64>("h0ffffffffffffffff"), _T_6084) @[Valu.scala 174:36]
                                        node _T_6086 = mux(_T_6076, _T_6077, _T_6085) @[Valu.scala 173:32]
                                        node _T_6087 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6088 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 176:35]
                                        node _T_6089 = and(_T_6087, _T_6088) @[Valu.scala 176:28]
                                        node _T_6090 = lt(UInt<1>("h00"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6091 = and(_T_6089, _T_6090) @[Valu.scala 176:43]
                                        node _T_6092 = asUInt(sew_8_vd[0]) @[Valu.scala 176:64]
                                        node _T_6093 = mux(_T_6091, _T_6092, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6094 = mux(_T_6070, _T_6086, _T_6093) @[Valu.scala 172:11]
                                        node lo_lo_lo_lo_3 = mux(_T_6066, _T_6067, _T_6094) @[Valu.scala 171:11]
                                        node _T_6095 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6096 = asUInt(sew_8_vd[1]) @[Valu.scala 171:33]
                                        node _T_6097 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6098 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 172:36]
                                        node _T_6099 = and(_T_6097, _T_6098) @[Valu.scala 172:29]
                                        node _T_6100 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6101 = bits(io.vs0, 1, 1) @[Valu.scala 173:56]
                                        node _T_6102 = eq(_T_6101, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6103 = and(_T_6100, _T_6102) @[Valu.scala 173:47]
                                        node _T_6104 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6105 = and(_T_6103, _T_6104) @[Valu.scala 173:68]
                                        node _T_6106 = asUInt(sew_8_vd[1]) @[Valu.scala 173:92]
                                        node _T_6107 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6108 = bits(io.vs0, 1, 1) @[Valu.scala 174:60]
                                        node _T_6109 = eq(_T_6108, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6110 = and(_T_6107, _T_6109) @[Valu.scala 174:51]
                                        node _T_6111 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6112 = and(_T_6110, _T_6111) @[Valu.scala 174:72]
                                        node _T_6113 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6114 = mux(_T_6112, UInt<64>("h0ffffffffffffffff"), _T_6113) @[Valu.scala 174:36]
                                        node _T_6115 = mux(_T_6105, _T_6106, _T_6114) @[Valu.scala 173:32]
                                        node _T_6116 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6117 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 176:35]
                                        node _T_6118 = and(_T_6116, _T_6117) @[Valu.scala 176:28]
                                        node _T_6119 = lt(UInt<1>("h01"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6120 = and(_T_6118, _T_6119) @[Valu.scala 176:43]
                                        node _T_6121 = asUInt(sew_8_vd[1]) @[Valu.scala 176:64]
                                        node _T_6122 = mux(_T_6120, _T_6121, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6123 = mux(_T_6099, _T_6115, _T_6122) @[Valu.scala 172:11]
                                        node lo_lo_lo_hi_3 = mux(_T_6095, _T_6096, _T_6123) @[Valu.scala 171:11]
                                        node _T_6124 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6125 = asUInt(sew_8_vd[2]) @[Valu.scala 171:33]
                                        node _T_6126 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6127 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 172:36]
                                        node _T_6128 = and(_T_6126, _T_6127) @[Valu.scala 172:29]
                                        node _T_6129 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6130 = bits(io.vs0, 2, 2) @[Valu.scala 173:56]
                                        node _T_6131 = eq(_T_6130, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6132 = and(_T_6129, _T_6131) @[Valu.scala 173:47]
                                        node _T_6133 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6134 = and(_T_6132, _T_6133) @[Valu.scala 173:68]
                                        node _T_6135 = asUInt(sew_8_vd[2]) @[Valu.scala 173:92]
                                        node _T_6136 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6137 = bits(io.vs0, 2, 2) @[Valu.scala 174:60]
                                        node _T_6138 = eq(_T_6137, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6139 = and(_T_6136, _T_6138) @[Valu.scala 174:51]
                                        node _T_6140 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6141 = and(_T_6139, _T_6140) @[Valu.scala 174:72]
                                        node _T_6142 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6143 = mux(_T_6141, UInt<64>("h0ffffffffffffffff"), _T_6142) @[Valu.scala 174:36]
                                        node _T_6144 = mux(_T_6134, _T_6135, _T_6143) @[Valu.scala 173:32]
                                        node _T_6145 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6146 = gt(UInt<2>("h02"), io.vl) @[Valu.scala 176:35]
                                        node _T_6147 = and(_T_6145, _T_6146) @[Valu.scala 176:28]
                                        node _T_6148 = lt(UInt<2>("h02"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6149 = and(_T_6147, _T_6148) @[Valu.scala 176:43]
                                        node _T_6150 = asUInt(sew_8_vd[2]) @[Valu.scala 176:64]
                                        node _T_6151 = mux(_T_6149, _T_6150, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6152 = mux(_T_6128, _T_6144, _T_6151) @[Valu.scala 172:11]
                                        node lo_lo_hi_lo_3 = mux(_T_6124, _T_6125, _T_6152) @[Valu.scala 171:11]
                                        node _T_6153 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6154 = asUInt(sew_8_vd[3]) @[Valu.scala 171:33]
                                        node _T_6155 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6156 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 172:36]
                                        node _T_6157 = and(_T_6155, _T_6156) @[Valu.scala 172:29]
                                        node _T_6158 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6159 = bits(io.vs0, 3, 3) @[Valu.scala 173:56]
                                        node _T_6160 = eq(_T_6159, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6161 = and(_T_6158, _T_6160) @[Valu.scala 173:47]
                                        node _T_6162 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6163 = and(_T_6161, _T_6162) @[Valu.scala 173:68]
                                        node _T_6164 = asUInt(sew_8_vd[3]) @[Valu.scala 173:92]
                                        node _T_6165 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6166 = bits(io.vs0, 3, 3) @[Valu.scala 174:60]
                                        node _T_6167 = eq(_T_6166, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6168 = and(_T_6165, _T_6167) @[Valu.scala 174:51]
                                        node _T_6169 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6170 = and(_T_6168, _T_6169) @[Valu.scala 174:72]
                                        node _T_6171 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6172 = mux(_T_6170, UInt<64>("h0ffffffffffffffff"), _T_6171) @[Valu.scala 174:36]
                                        node _T_6173 = mux(_T_6163, _T_6164, _T_6172) @[Valu.scala 173:32]
                                        node _T_6174 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6175 = gt(UInt<2>("h03"), io.vl) @[Valu.scala 176:35]
                                        node _T_6176 = and(_T_6174, _T_6175) @[Valu.scala 176:28]
                                        node _T_6177 = lt(UInt<2>("h03"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6178 = and(_T_6176, _T_6177) @[Valu.scala 176:43]
                                        node _T_6179 = asUInt(sew_8_vd[3]) @[Valu.scala 176:64]
                                        node _T_6180 = mux(_T_6178, _T_6179, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6181 = mux(_T_6157, _T_6173, _T_6180) @[Valu.scala 172:11]
                                        node lo_lo_hi_hi_3 = mux(_T_6153, _T_6154, _T_6181) @[Valu.scala 171:11]
                                        node _T_6182 = lt(UInt<3>("h04"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6183 = asUInt(sew_8_vd[4]) @[Valu.scala 171:33]
                                        node _T_6184 = geq(UInt<3>("h04"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6185 = lt(UInt<3>("h04"), io.vl) @[Valu.scala 172:36]
                                        node _T_6186 = and(_T_6184, _T_6185) @[Valu.scala 172:29]
                                        node _T_6187 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6188 = bits(io.vs0, 4, 4) @[Valu.scala 173:56]
                                        node _T_6189 = eq(_T_6188, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6190 = and(_T_6187, _T_6189) @[Valu.scala 173:47]
                                        node _T_6191 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6192 = and(_T_6190, _T_6191) @[Valu.scala 173:68]
                                        node _T_6193 = asUInt(sew_8_vd[4]) @[Valu.scala 173:92]
                                        node _T_6194 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6195 = bits(io.vs0, 4, 4) @[Valu.scala 174:60]
                                        node _T_6196 = eq(_T_6195, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6197 = and(_T_6194, _T_6196) @[Valu.scala 174:51]
                                        node _T_6198 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6199 = and(_T_6197, _T_6198) @[Valu.scala 174:72]
                                        node _T_6200 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6201 = mux(_T_6199, UInt<64>("h0ffffffffffffffff"), _T_6200) @[Valu.scala 174:36]
                                        node _T_6202 = mux(_T_6192, _T_6193, _T_6201) @[Valu.scala 173:32]
                                        node _T_6203 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6204 = gt(UInt<3>("h04"), io.vl) @[Valu.scala 176:35]
                                        node _T_6205 = and(_T_6203, _T_6204) @[Valu.scala 176:28]
                                        node _T_6206 = lt(UInt<3>("h04"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6207 = and(_T_6205, _T_6206) @[Valu.scala 176:43]
                                        node _T_6208 = asUInt(sew_8_vd[4]) @[Valu.scala 176:64]
                                        node _T_6209 = mux(_T_6207, _T_6208, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6210 = mux(_T_6186, _T_6202, _T_6209) @[Valu.scala 172:11]
                                        node lo_hi_lo_lo_3 = mux(_T_6182, _T_6183, _T_6210) @[Valu.scala 171:11]
                                        node _T_6211 = lt(UInt<3>("h05"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6212 = asUInt(sew_8_vd[5]) @[Valu.scala 171:33]
                                        node _T_6213 = geq(UInt<3>("h05"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6214 = lt(UInt<3>("h05"), io.vl) @[Valu.scala 172:36]
                                        node _T_6215 = and(_T_6213, _T_6214) @[Valu.scala 172:29]
                                        node _T_6216 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6217 = bits(io.vs0, 5, 5) @[Valu.scala 173:56]
                                        node _T_6218 = eq(_T_6217, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6219 = and(_T_6216, _T_6218) @[Valu.scala 173:47]
                                        node _T_6220 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6221 = and(_T_6219, _T_6220) @[Valu.scala 173:68]
                                        node _T_6222 = asUInt(sew_8_vd[5]) @[Valu.scala 173:92]
                                        node _T_6223 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6224 = bits(io.vs0, 5, 5) @[Valu.scala 174:60]
                                        node _T_6225 = eq(_T_6224, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6226 = and(_T_6223, _T_6225) @[Valu.scala 174:51]
                                        node _T_6227 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6228 = and(_T_6226, _T_6227) @[Valu.scala 174:72]
                                        node _T_6229 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6230 = mux(_T_6228, UInt<64>("h0ffffffffffffffff"), _T_6229) @[Valu.scala 174:36]
                                        node _T_6231 = mux(_T_6221, _T_6222, _T_6230) @[Valu.scala 173:32]
                                        node _T_6232 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6233 = gt(UInt<3>("h05"), io.vl) @[Valu.scala 176:35]
                                        node _T_6234 = and(_T_6232, _T_6233) @[Valu.scala 176:28]
                                        node _T_6235 = lt(UInt<3>("h05"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6236 = and(_T_6234, _T_6235) @[Valu.scala 176:43]
                                        node _T_6237 = asUInt(sew_8_vd[5]) @[Valu.scala 176:64]
                                        node _T_6238 = mux(_T_6236, _T_6237, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6239 = mux(_T_6215, _T_6231, _T_6238) @[Valu.scala 172:11]
                                        node lo_hi_lo_hi_3 = mux(_T_6211, _T_6212, _T_6239) @[Valu.scala 171:11]
                                        node _T_6240 = lt(UInt<3>("h06"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6241 = asUInt(sew_8_vd[6]) @[Valu.scala 171:33]
                                        node _T_6242 = geq(UInt<3>("h06"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6243 = lt(UInt<3>("h06"), io.vl) @[Valu.scala 172:36]
                                        node _T_6244 = and(_T_6242, _T_6243) @[Valu.scala 172:29]
                                        node _T_6245 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6246 = bits(io.vs0, 6, 6) @[Valu.scala 173:56]
                                        node _T_6247 = eq(_T_6246, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6248 = and(_T_6245, _T_6247) @[Valu.scala 173:47]
                                        node _T_6249 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6250 = and(_T_6248, _T_6249) @[Valu.scala 173:68]
                                        node _T_6251 = asUInt(sew_8_vd[6]) @[Valu.scala 173:92]
                                        node _T_6252 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6253 = bits(io.vs0, 6, 6) @[Valu.scala 174:60]
                                        node _T_6254 = eq(_T_6253, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6255 = and(_T_6252, _T_6254) @[Valu.scala 174:51]
                                        node _T_6256 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6257 = and(_T_6255, _T_6256) @[Valu.scala 174:72]
                                        node _T_6258 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6259 = mux(_T_6257, UInt<64>("h0ffffffffffffffff"), _T_6258) @[Valu.scala 174:36]
                                        node _T_6260 = mux(_T_6250, _T_6251, _T_6259) @[Valu.scala 173:32]
                                        node _T_6261 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6262 = gt(UInt<3>("h06"), io.vl) @[Valu.scala 176:35]
                                        node _T_6263 = and(_T_6261, _T_6262) @[Valu.scala 176:28]
                                        node _T_6264 = lt(UInt<3>("h06"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6265 = and(_T_6263, _T_6264) @[Valu.scala 176:43]
                                        node _T_6266 = asUInt(sew_8_vd[6]) @[Valu.scala 176:64]
                                        node _T_6267 = mux(_T_6265, _T_6266, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6268 = mux(_T_6244, _T_6260, _T_6267) @[Valu.scala 172:11]
                                        node lo_hi_hi_lo_3 = mux(_T_6240, _T_6241, _T_6268) @[Valu.scala 171:11]
                                        node _T_6269 = lt(UInt<3>("h07"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6270 = asUInt(sew_8_vd[7]) @[Valu.scala 171:33]
                                        node _T_6271 = geq(UInt<3>("h07"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6272 = lt(UInt<3>("h07"), io.vl) @[Valu.scala 172:36]
                                        node _T_6273 = and(_T_6271, _T_6272) @[Valu.scala 172:29]
                                        node _T_6274 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6275 = bits(io.vs0, 7, 7) @[Valu.scala 173:56]
                                        node _T_6276 = eq(_T_6275, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6277 = and(_T_6274, _T_6276) @[Valu.scala 173:47]
                                        node _T_6278 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6279 = and(_T_6277, _T_6278) @[Valu.scala 173:68]
                                        node _T_6280 = asUInt(sew_8_vd[7]) @[Valu.scala 173:92]
                                        node _T_6281 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6282 = bits(io.vs0, 7, 7) @[Valu.scala 174:60]
                                        node _T_6283 = eq(_T_6282, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6284 = and(_T_6281, _T_6283) @[Valu.scala 174:51]
                                        node _T_6285 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6286 = and(_T_6284, _T_6285) @[Valu.scala 174:72]
                                        node _T_6287 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6288 = mux(_T_6286, UInt<64>("h0ffffffffffffffff"), _T_6287) @[Valu.scala 174:36]
                                        node _T_6289 = mux(_T_6279, _T_6280, _T_6288) @[Valu.scala 173:32]
                                        node _T_6290 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6291 = gt(UInt<3>("h07"), io.vl) @[Valu.scala 176:35]
                                        node _T_6292 = and(_T_6290, _T_6291) @[Valu.scala 176:28]
                                        node _T_6293 = lt(UInt<3>("h07"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6294 = and(_T_6292, _T_6293) @[Valu.scala 176:43]
                                        node _T_6295 = asUInt(sew_8_vd[7]) @[Valu.scala 176:64]
                                        node _T_6296 = mux(_T_6294, _T_6295, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6297 = mux(_T_6273, _T_6289, _T_6296) @[Valu.scala 172:11]
                                        node lo_hi_hi_hi_3 = mux(_T_6269, _T_6270, _T_6297) @[Valu.scala 171:11]
                                        node _T_6298 = lt(UInt<4>("h08"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6299 = asUInt(sew_8_vd[8]) @[Valu.scala 171:33]
                                        node _T_6300 = geq(UInt<4>("h08"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6301 = lt(UInt<4>("h08"), io.vl) @[Valu.scala 172:36]
                                        node _T_6302 = and(_T_6300, _T_6301) @[Valu.scala 172:29]
                                        node _T_6303 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6304 = bits(io.vs0, 8, 8) @[Valu.scala 173:56]
                                        node _T_6305 = eq(_T_6304, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6306 = and(_T_6303, _T_6305) @[Valu.scala 173:47]
                                        node _T_6307 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6308 = and(_T_6306, _T_6307) @[Valu.scala 173:68]
                                        node _T_6309 = asUInt(sew_8_vd[8]) @[Valu.scala 173:92]
                                        node _T_6310 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6311 = bits(io.vs0, 8, 8) @[Valu.scala 174:60]
                                        node _T_6312 = eq(_T_6311, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6313 = and(_T_6310, _T_6312) @[Valu.scala 174:51]
                                        node _T_6314 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6315 = and(_T_6313, _T_6314) @[Valu.scala 174:72]
                                        node _T_6316 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6317 = mux(_T_6315, UInt<64>("h0ffffffffffffffff"), _T_6316) @[Valu.scala 174:36]
                                        node _T_6318 = mux(_T_6308, _T_6309, _T_6317) @[Valu.scala 173:32]
                                        node _T_6319 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6320 = gt(UInt<4>("h08"), io.vl) @[Valu.scala 176:35]
                                        node _T_6321 = and(_T_6319, _T_6320) @[Valu.scala 176:28]
                                        node _T_6322 = lt(UInt<4>("h08"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6323 = and(_T_6321, _T_6322) @[Valu.scala 176:43]
                                        node _T_6324 = asUInt(sew_8_vd[8]) @[Valu.scala 176:64]
                                        node _T_6325 = mux(_T_6323, _T_6324, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6326 = mux(_T_6302, _T_6318, _T_6325) @[Valu.scala 172:11]
                                        node hi_lo_lo_lo_3 = mux(_T_6298, _T_6299, _T_6326) @[Valu.scala 171:11]
                                        node _T_6327 = lt(UInt<4>("h09"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6328 = asUInt(sew_8_vd[9]) @[Valu.scala 171:33]
                                        node _T_6329 = geq(UInt<4>("h09"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6330 = lt(UInt<4>("h09"), io.vl) @[Valu.scala 172:36]
                                        node _T_6331 = and(_T_6329, _T_6330) @[Valu.scala 172:29]
                                        node _T_6332 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6333 = bits(io.vs0, 9, 9) @[Valu.scala 173:56]
                                        node _T_6334 = eq(_T_6333, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6335 = and(_T_6332, _T_6334) @[Valu.scala 173:47]
                                        node _T_6336 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6337 = and(_T_6335, _T_6336) @[Valu.scala 173:68]
                                        node _T_6338 = asUInt(sew_8_vd[9]) @[Valu.scala 173:92]
                                        node _T_6339 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6340 = bits(io.vs0, 9, 9) @[Valu.scala 174:60]
                                        node _T_6341 = eq(_T_6340, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6342 = and(_T_6339, _T_6341) @[Valu.scala 174:51]
                                        node _T_6343 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6344 = and(_T_6342, _T_6343) @[Valu.scala 174:72]
                                        node _T_6345 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6346 = mux(_T_6344, UInt<64>("h0ffffffffffffffff"), _T_6345) @[Valu.scala 174:36]
                                        node _T_6347 = mux(_T_6337, _T_6338, _T_6346) @[Valu.scala 173:32]
                                        node _T_6348 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6349 = gt(UInt<4>("h09"), io.vl) @[Valu.scala 176:35]
                                        node _T_6350 = and(_T_6348, _T_6349) @[Valu.scala 176:28]
                                        node _T_6351 = lt(UInt<4>("h09"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6352 = and(_T_6350, _T_6351) @[Valu.scala 176:43]
                                        node _T_6353 = asUInt(sew_8_vd[9]) @[Valu.scala 176:64]
                                        node _T_6354 = mux(_T_6352, _T_6353, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6355 = mux(_T_6331, _T_6347, _T_6354) @[Valu.scala 172:11]
                                        node hi_lo_lo_hi_3 = mux(_T_6327, _T_6328, _T_6355) @[Valu.scala 171:11]
                                        node _T_6356 = lt(UInt<4>("h0a"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6357 = asUInt(sew_8_vd[10]) @[Valu.scala 171:33]
                                        node _T_6358 = geq(UInt<4>("h0a"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6359 = lt(UInt<4>("h0a"), io.vl) @[Valu.scala 172:36]
                                        node _T_6360 = and(_T_6358, _T_6359) @[Valu.scala 172:29]
                                        node _T_6361 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6362 = bits(io.vs0, 10, 10) @[Valu.scala 173:56]
                                        node _T_6363 = eq(_T_6362, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6364 = and(_T_6361, _T_6363) @[Valu.scala 173:47]
                                        node _T_6365 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6366 = and(_T_6364, _T_6365) @[Valu.scala 173:68]
                                        node _T_6367 = asUInt(sew_8_vd[10]) @[Valu.scala 173:92]
                                        node _T_6368 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6369 = bits(io.vs0, 10, 10) @[Valu.scala 174:60]
                                        node _T_6370 = eq(_T_6369, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6371 = and(_T_6368, _T_6370) @[Valu.scala 174:51]
                                        node _T_6372 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6373 = and(_T_6371, _T_6372) @[Valu.scala 174:72]
                                        node _T_6374 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6375 = mux(_T_6373, UInt<64>("h0ffffffffffffffff"), _T_6374) @[Valu.scala 174:36]
                                        node _T_6376 = mux(_T_6366, _T_6367, _T_6375) @[Valu.scala 173:32]
                                        node _T_6377 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6378 = gt(UInt<4>("h0a"), io.vl) @[Valu.scala 176:35]
                                        node _T_6379 = and(_T_6377, _T_6378) @[Valu.scala 176:28]
                                        node _T_6380 = lt(UInt<4>("h0a"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6381 = and(_T_6379, _T_6380) @[Valu.scala 176:43]
                                        node _T_6382 = asUInt(sew_8_vd[10]) @[Valu.scala 176:64]
                                        node _T_6383 = mux(_T_6381, _T_6382, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6384 = mux(_T_6360, _T_6376, _T_6383) @[Valu.scala 172:11]
                                        node hi_lo_hi_lo_3 = mux(_T_6356, _T_6357, _T_6384) @[Valu.scala 171:11]
                                        node _T_6385 = lt(UInt<4>("h0b"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6386 = asUInt(sew_8_vd[11]) @[Valu.scala 171:33]
                                        node _T_6387 = geq(UInt<4>("h0b"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6388 = lt(UInt<4>("h0b"), io.vl) @[Valu.scala 172:36]
                                        node _T_6389 = and(_T_6387, _T_6388) @[Valu.scala 172:29]
                                        node _T_6390 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6391 = bits(io.vs0, 11, 11) @[Valu.scala 173:56]
                                        node _T_6392 = eq(_T_6391, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6393 = and(_T_6390, _T_6392) @[Valu.scala 173:47]
                                        node _T_6394 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6395 = and(_T_6393, _T_6394) @[Valu.scala 173:68]
                                        node _T_6396 = asUInt(sew_8_vd[11]) @[Valu.scala 173:92]
                                        node _T_6397 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6398 = bits(io.vs0, 11, 11) @[Valu.scala 174:60]
                                        node _T_6399 = eq(_T_6398, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6400 = and(_T_6397, _T_6399) @[Valu.scala 174:51]
                                        node _T_6401 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6402 = and(_T_6400, _T_6401) @[Valu.scala 174:72]
                                        node _T_6403 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6404 = mux(_T_6402, UInt<64>("h0ffffffffffffffff"), _T_6403) @[Valu.scala 174:36]
                                        node _T_6405 = mux(_T_6395, _T_6396, _T_6404) @[Valu.scala 173:32]
                                        node _T_6406 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6407 = gt(UInt<4>("h0b"), io.vl) @[Valu.scala 176:35]
                                        node _T_6408 = and(_T_6406, _T_6407) @[Valu.scala 176:28]
                                        node _T_6409 = lt(UInt<4>("h0b"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6410 = and(_T_6408, _T_6409) @[Valu.scala 176:43]
                                        node _T_6411 = asUInt(sew_8_vd[11]) @[Valu.scala 176:64]
                                        node _T_6412 = mux(_T_6410, _T_6411, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6413 = mux(_T_6389, _T_6405, _T_6412) @[Valu.scala 172:11]
                                        node hi_lo_hi_hi_3 = mux(_T_6385, _T_6386, _T_6413) @[Valu.scala 171:11]
                                        node _T_6414 = lt(UInt<4>("h0c"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6415 = asUInt(sew_8_vd[12]) @[Valu.scala 171:33]
                                        node _T_6416 = geq(UInt<4>("h0c"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6417 = lt(UInt<4>("h0c"), io.vl) @[Valu.scala 172:36]
                                        node _T_6418 = and(_T_6416, _T_6417) @[Valu.scala 172:29]
                                        node _T_6419 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6420 = bits(io.vs0, 12, 12) @[Valu.scala 173:56]
                                        node _T_6421 = eq(_T_6420, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6422 = and(_T_6419, _T_6421) @[Valu.scala 173:47]
                                        node _T_6423 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6424 = and(_T_6422, _T_6423) @[Valu.scala 173:68]
                                        node _T_6425 = asUInt(sew_8_vd[12]) @[Valu.scala 173:92]
                                        node _T_6426 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6427 = bits(io.vs0, 12, 12) @[Valu.scala 174:60]
                                        node _T_6428 = eq(_T_6427, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6429 = and(_T_6426, _T_6428) @[Valu.scala 174:51]
                                        node _T_6430 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6431 = and(_T_6429, _T_6430) @[Valu.scala 174:72]
                                        node _T_6432 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6433 = mux(_T_6431, UInt<64>("h0ffffffffffffffff"), _T_6432) @[Valu.scala 174:36]
                                        node _T_6434 = mux(_T_6424, _T_6425, _T_6433) @[Valu.scala 173:32]
                                        node _T_6435 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6436 = gt(UInt<4>("h0c"), io.vl) @[Valu.scala 176:35]
                                        node _T_6437 = and(_T_6435, _T_6436) @[Valu.scala 176:28]
                                        node _T_6438 = lt(UInt<4>("h0c"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6439 = and(_T_6437, _T_6438) @[Valu.scala 176:43]
                                        node _T_6440 = asUInt(sew_8_vd[12]) @[Valu.scala 176:64]
                                        node _T_6441 = mux(_T_6439, _T_6440, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6442 = mux(_T_6418, _T_6434, _T_6441) @[Valu.scala 172:11]
                                        node hi_hi_lo_lo_3 = mux(_T_6414, _T_6415, _T_6442) @[Valu.scala 171:11]
                                        node _T_6443 = lt(UInt<4>("h0d"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6444 = asUInt(sew_8_vd[13]) @[Valu.scala 171:33]
                                        node _T_6445 = geq(UInt<4>("h0d"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6446 = lt(UInt<4>("h0d"), io.vl) @[Valu.scala 172:36]
                                        node _T_6447 = and(_T_6445, _T_6446) @[Valu.scala 172:29]
                                        node _T_6448 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6449 = bits(io.vs0, 13, 13) @[Valu.scala 173:56]
                                        node _T_6450 = eq(_T_6449, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6451 = and(_T_6448, _T_6450) @[Valu.scala 173:47]
                                        node _T_6452 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6453 = and(_T_6451, _T_6452) @[Valu.scala 173:68]
                                        node _T_6454 = asUInt(sew_8_vd[13]) @[Valu.scala 173:92]
                                        node _T_6455 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6456 = bits(io.vs0, 13, 13) @[Valu.scala 174:60]
                                        node _T_6457 = eq(_T_6456, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6458 = and(_T_6455, _T_6457) @[Valu.scala 174:51]
                                        node _T_6459 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6460 = and(_T_6458, _T_6459) @[Valu.scala 174:72]
                                        node _T_6461 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6462 = mux(_T_6460, UInt<64>("h0ffffffffffffffff"), _T_6461) @[Valu.scala 174:36]
                                        node _T_6463 = mux(_T_6453, _T_6454, _T_6462) @[Valu.scala 173:32]
                                        node _T_6464 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6465 = gt(UInt<4>("h0d"), io.vl) @[Valu.scala 176:35]
                                        node _T_6466 = and(_T_6464, _T_6465) @[Valu.scala 176:28]
                                        node _T_6467 = lt(UInt<4>("h0d"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6468 = and(_T_6466, _T_6467) @[Valu.scala 176:43]
                                        node _T_6469 = asUInt(sew_8_vd[13]) @[Valu.scala 176:64]
                                        node _T_6470 = mux(_T_6468, _T_6469, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6471 = mux(_T_6447, _T_6463, _T_6470) @[Valu.scala 172:11]
                                        node hi_hi_lo_hi_3 = mux(_T_6443, _T_6444, _T_6471) @[Valu.scala 171:11]
                                        node _T_6472 = lt(UInt<4>("h0e"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6473 = asUInt(sew_8_vd[14]) @[Valu.scala 171:33]
                                        node _T_6474 = geq(UInt<4>("h0e"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6475 = lt(UInt<4>("h0e"), io.vl) @[Valu.scala 172:36]
                                        node _T_6476 = and(_T_6474, _T_6475) @[Valu.scala 172:29]
                                        node _T_6477 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6478 = bits(io.vs0, 14, 14) @[Valu.scala 173:56]
                                        node _T_6479 = eq(_T_6478, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6480 = and(_T_6477, _T_6479) @[Valu.scala 173:47]
                                        node _T_6481 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6482 = and(_T_6480, _T_6481) @[Valu.scala 173:68]
                                        node _T_6483 = asUInt(sew_8_vd[14]) @[Valu.scala 173:92]
                                        node _T_6484 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6485 = bits(io.vs0, 14, 14) @[Valu.scala 174:60]
                                        node _T_6486 = eq(_T_6485, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6487 = and(_T_6484, _T_6486) @[Valu.scala 174:51]
                                        node _T_6488 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6489 = and(_T_6487, _T_6488) @[Valu.scala 174:72]
                                        node _T_6490 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6491 = mux(_T_6489, UInt<64>("h0ffffffffffffffff"), _T_6490) @[Valu.scala 174:36]
                                        node _T_6492 = mux(_T_6482, _T_6483, _T_6491) @[Valu.scala 173:32]
                                        node _T_6493 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6494 = gt(UInt<4>("h0e"), io.vl) @[Valu.scala 176:35]
                                        node _T_6495 = and(_T_6493, _T_6494) @[Valu.scala 176:28]
                                        node _T_6496 = lt(UInt<4>("h0e"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6497 = and(_T_6495, _T_6496) @[Valu.scala 176:43]
                                        node _T_6498 = asUInt(sew_8_vd[14]) @[Valu.scala 176:64]
                                        node _T_6499 = mux(_T_6497, _T_6498, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6500 = mux(_T_6476, _T_6492, _T_6499) @[Valu.scala 172:11]
                                        node hi_hi_hi_lo_3 = mux(_T_6472, _T_6473, _T_6500) @[Valu.scala 171:11]
                                        node _T_6501 = lt(UInt<4>("h0f"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6502 = asUInt(sew_8_vd[15]) @[Valu.scala 171:33]
                                        node _T_6503 = geq(UInt<4>("h0f"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6504 = lt(UInt<4>("h0f"), io.vl) @[Valu.scala 172:36]
                                        node _T_6505 = and(_T_6503, _T_6504) @[Valu.scala 172:29]
                                        node _T_6506 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6507 = bits(io.vs0, 15, 15) @[Valu.scala 173:56]
                                        node _T_6508 = eq(_T_6507, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6509 = and(_T_6506, _T_6508) @[Valu.scala 173:47]
                                        node _T_6510 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6511 = and(_T_6509, _T_6510) @[Valu.scala 173:68]
                                        node _T_6512 = asUInt(sew_8_vd[15]) @[Valu.scala 173:92]
                                        node _T_6513 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6514 = bits(io.vs0, 15, 15) @[Valu.scala 174:60]
                                        node _T_6515 = eq(_T_6514, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6516 = and(_T_6513, _T_6515) @[Valu.scala 174:51]
                                        node _T_6517 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6518 = and(_T_6516, _T_6517) @[Valu.scala 174:72]
                                        node _T_6519 = asUInt(_T_6065) @[Valu.scala 174:167]
                                        node _T_6520 = mux(_T_6518, UInt<64>("h0ffffffffffffffff"), _T_6519) @[Valu.scala 174:36]
                                        node _T_6521 = mux(_T_6511, _T_6512, _T_6520) @[Valu.scala 173:32]
                                        node _T_6522 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6523 = gt(UInt<4>("h0f"), io.vl) @[Valu.scala 176:35]
                                        node _T_6524 = and(_T_6522, _T_6523) @[Valu.scala 176:28]
                                        node _T_6525 = lt(UInt<4>("h0f"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6526 = and(_T_6524, _T_6525) @[Valu.scala 176:43]
                                        node _T_6527 = asUInt(sew_8_vd[15]) @[Valu.scala 176:64]
                                        node _T_6528 = mux(_T_6526, _T_6527, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6529 = mux(_T_6505, _T_6521, _T_6528) @[Valu.scala 172:11]
                                        node hi_hi_hi_hi_3 = mux(_T_6501, _T_6502, _T_6529) @[Valu.scala 171:11]
                                        node lo_lo_lo_7 = cat(lo_lo_lo_hi_3, lo_lo_lo_lo_3) @[Cat.scala 30:58]
                                        node lo_lo_hi_7 = cat(lo_lo_hi_hi_3, lo_lo_hi_lo_3) @[Cat.scala 30:58]
                                        node lo_lo_11 = cat(lo_lo_hi_7, lo_lo_lo_7) @[Cat.scala 30:58]
                                        node lo_hi_lo_7 = cat(lo_hi_lo_hi_3, lo_hi_lo_lo_3) @[Cat.scala 30:58]
                                        node lo_hi_hi_7 = cat(lo_hi_hi_hi_3, lo_hi_hi_lo_3) @[Cat.scala 30:58]
                                        node lo_hi_11 = cat(lo_hi_hi_7, lo_hi_lo_7) @[Cat.scala 30:58]
                                        node lo_19 = cat(lo_hi_11, lo_lo_11) @[Cat.scala 30:58]
                                        node hi_lo_lo_7 = cat(hi_lo_lo_hi_3, hi_lo_lo_lo_3) @[Cat.scala 30:58]
                                        node hi_lo_hi_7 = cat(hi_lo_hi_hi_3, hi_lo_hi_lo_3) @[Cat.scala 30:58]
                                        node hi_lo_11 = cat(hi_lo_hi_7, hi_lo_lo_7) @[Cat.scala 30:58]
                                        node hi_hi_lo_7 = cat(hi_hi_lo_hi_3, hi_hi_lo_lo_3) @[Cat.scala 30:58]
                                        node hi_hi_hi_7 = cat(hi_hi_hi_hi_3, hi_hi_hi_lo_3) @[Cat.scala 30:58]
                                        node hi_hi_11 = cat(hi_hi_hi_7, hi_hi_lo_7) @[Cat.scala 30:58]
                                        node hi_19 = cat(hi_hi_11, hi_lo_11) @[Cat.scala 30:58]
                                        node _T_6530 = cat(hi_19, lo_19) @[Cat.scala 30:58]
                                        node _T_6531 = asSInt(_T_6530) @[Valu.scala 179:24]
                                        io.v_output <= _T_6531 @[Valu.scala 252:33]
                                        skip @[Valu.scala 250:49]
                                skip @[Valu.scala 240:28]
                              skip @[Valu.scala 237:37]
                            else : @[Valu.scala 258:38]
                              node _T_6532 = eq(io.aluc, UInt<8>("h0bb")) @[Valu.scala 258:28]
                              when _T_6532 : @[Valu.scala 258:38]
                                node _T_6533 = eq(io.vd_addr, UInt<1>("h00")) @[Valu.scala 259:29]
                                when _T_6533 : @[Valu.scala 259:37]
                                  node lo_20 = asUInt(io.in_B) @[Cat.scala 30:58]
                                  node hi_20 = asUInt(asSInt(UInt<96>("h00"))) @[Cat.scala 30:58]
                                  node _T_6534 = cat(hi_20, lo_20) @[Cat.scala 30:58]
                                  node _T_6535 = asSInt(_T_6534) @[Valu.scala 260:57]
                                  io.v_output <= _T_6535 @[Valu.scala 260:29]
                                  skip @[Valu.scala 259:37]
                                else : @[Valu.scala 261:28]
                                  node _T_6536 = eq(io.sew, UInt<2>("h03")) @[Valu.scala 262:30]
                                  when _T_6536 : @[Valu.scala 262:43]
                                    node lo_21 = asUInt(io.in_B) @[Cat.scala 30:58]
                                    node hi_21 = asUInt(asSInt(UInt<32>("h00"))) @[Cat.scala 30:58]
                                    node _T_6537 = cat(hi_21, lo_21) @[Cat.scala 30:58]
                                    node _T_6538 = asSInt(_T_6537) @[Valu.scala 263:55]
                                    node _T_6539 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 171:16]
                                    node _T_6540 = asUInt(sew_64_vd[0]) @[Valu.scala 171:33]
                                    node _T_6541 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 172:16]
                                    node _T_6542 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 172:36]
                                    node _T_6543 = and(_T_6541, _T_6542) @[Valu.scala 172:29]
                                    node _T_6544 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                    node _T_6545 = bits(io.vs0, 0, 0) @[Valu.scala 173:56]
                                    node _T_6546 = eq(_T_6545, UInt<1>("h00")) @[Valu.scala 173:60]
                                    node _T_6547 = and(_T_6544, _T_6546) @[Valu.scala 173:47]
                                    node _T_6548 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                    node _T_6549 = and(_T_6547, _T_6548) @[Valu.scala 173:68]
                                    node _T_6550 = asUInt(sew_64_vd[0]) @[Valu.scala 173:92]
                                    node _T_6551 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                    node _T_6552 = bits(io.vs0, 0, 0) @[Valu.scala 174:60]
                                    node _T_6553 = eq(_T_6552, UInt<1>("h00")) @[Valu.scala 174:64]
                                    node _T_6554 = and(_T_6551, _T_6553) @[Valu.scala 174:51]
                                    node _T_6555 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                    node _T_6556 = and(_T_6554, _T_6555) @[Valu.scala 174:72]
                                    node _T_6557 = asUInt(_T_6538) @[Valu.scala 174:167]
                                    node _T_6558 = mux(_T_6556, UInt<64>("h0ffffffffffffffff"), _T_6557) @[Valu.scala 174:36]
                                    node _T_6559 = mux(_T_6549, _T_6550, _T_6558) @[Valu.scala 173:32]
                                    node _T_6560 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                    node _T_6561 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 176:35]
                                    node _T_6562 = and(_T_6560, _T_6561) @[Valu.scala 176:28]
                                    node _T_6563 = lt(UInt<1>("h00"), UInt<2>("h02")) @[Valu.scala 176:50]
                                    node _T_6564 = and(_T_6562, _T_6563) @[Valu.scala 176:43]
                                    node _T_6565 = asUInt(sew_64_vd[0]) @[Valu.scala 176:64]
                                    node _T_6566 = mux(_T_6564, _T_6565, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                    node _T_6567 = mux(_T_6543, _T_6559, _T_6566) @[Valu.scala 172:11]
                                    node lo_22 = mux(_T_6539, _T_6540, _T_6567) @[Valu.scala 171:11]
                                    node _T_6568 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 171:16]
                                    node _T_6569 = asUInt(sew_64_vd[1]) @[Valu.scala 171:33]
                                    node _T_6570 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 172:16]
                                    node _T_6571 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 172:36]
                                    node _T_6572 = and(_T_6570, _T_6571) @[Valu.scala 172:29]
                                    node _T_6573 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                    node _T_6574 = bits(io.vs0, 1, 1) @[Valu.scala 173:56]
                                    node _T_6575 = eq(_T_6574, UInt<1>("h00")) @[Valu.scala 173:60]
                                    node _T_6576 = and(_T_6573, _T_6575) @[Valu.scala 173:47]
                                    node _T_6577 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                    node _T_6578 = and(_T_6576, _T_6577) @[Valu.scala 173:68]
                                    node _T_6579 = asUInt(sew_64_vd[1]) @[Valu.scala 173:92]
                                    node _T_6580 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                    node _T_6581 = bits(io.vs0, 1, 1) @[Valu.scala 174:60]
                                    node _T_6582 = eq(_T_6581, UInt<1>("h00")) @[Valu.scala 174:64]
                                    node _T_6583 = and(_T_6580, _T_6582) @[Valu.scala 174:51]
                                    node _T_6584 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                    node _T_6585 = and(_T_6583, _T_6584) @[Valu.scala 174:72]
                                    node _T_6586 = asUInt(_T_6538) @[Valu.scala 174:167]
                                    node _T_6587 = mux(_T_6585, UInt<64>("h0ffffffffffffffff"), _T_6586) @[Valu.scala 174:36]
                                    node _T_6588 = mux(_T_6578, _T_6579, _T_6587) @[Valu.scala 173:32]
                                    node _T_6589 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                    node _T_6590 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 176:35]
                                    node _T_6591 = and(_T_6589, _T_6590) @[Valu.scala 176:28]
                                    node _T_6592 = lt(UInt<1>("h01"), UInt<2>("h02")) @[Valu.scala 176:50]
                                    node _T_6593 = and(_T_6591, _T_6592) @[Valu.scala 176:43]
                                    node _T_6594 = asUInt(sew_64_vd[1]) @[Valu.scala 176:64]
                                    node _T_6595 = mux(_T_6593, _T_6594, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                    node _T_6596 = mux(_T_6572, _T_6588, _T_6595) @[Valu.scala 172:11]
                                    node hi_22 = mux(_T_6568, _T_6569, _T_6596) @[Valu.scala 171:11]
                                    node _T_6597 = cat(hi_22, lo_22) @[Cat.scala 30:58]
                                    node _T_6598 = asSInt(_T_6597) @[Valu.scala 179:24]
                                    io.v_output <= _T_6598 @[Valu.scala 264:33]
                                    skip @[Valu.scala 262:43]
                                  else : @[Valu.scala 266:49]
                                    node _T_6599 = eq(io.sew, UInt<2>("h02")) @[Valu.scala 266:35]
                                    when _T_6599 : @[Valu.scala 266:49]
                                      node _T_6600 = bits(io.in_B, 31, 0) @[Valu.scala 267:38]
                                      node _T_6601 = asSInt(_T_6600) @[Valu.scala 267:45]
                                      node _T_6602 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 171:16]
                                      node _T_6603 = asUInt(sew_32_vd[0]) @[Valu.scala 171:33]
                                      node _T_6604 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 172:16]
                                      node _T_6605 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 172:36]
                                      node _T_6606 = and(_T_6604, _T_6605) @[Valu.scala 172:29]
                                      node _T_6607 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                      node _T_6608 = bits(io.vs0, 0, 0) @[Valu.scala 173:56]
                                      node _T_6609 = eq(_T_6608, UInt<1>("h00")) @[Valu.scala 173:60]
                                      node _T_6610 = and(_T_6607, _T_6609) @[Valu.scala 173:47]
                                      node _T_6611 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                      node _T_6612 = and(_T_6610, _T_6611) @[Valu.scala 173:68]
                                      node _T_6613 = asUInt(sew_32_vd[0]) @[Valu.scala 173:92]
                                      node _T_6614 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                      node _T_6615 = bits(io.vs0, 0, 0) @[Valu.scala 174:60]
                                      node _T_6616 = eq(_T_6615, UInt<1>("h00")) @[Valu.scala 174:64]
                                      node _T_6617 = and(_T_6614, _T_6616) @[Valu.scala 174:51]
                                      node _T_6618 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                      node _T_6619 = and(_T_6617, _T_6618) @[Valu.scala 174:72]
                                      node _T_6620 = asUInt(_T_6601) @[Valu.scala 174:167]
                                      node _T_6621 = mux(_T_6619, UInt<64>("h0ffffffffffffffff"), _T_6620) @[Valu.scala 174:36]
                                      node _T_6622 = mux(_T_6612, _T_6613, _T_6621) @[Valu.scala 173:32]
                                      node _T_6623 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                      node _T_6624 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 176:35]
                                      node _T_6625 = and(_T_6623, _T_6624) @[Valu.scala 176:28]
                                      node _T_6626 = lt(UInt<1>("h00"), UInt<3>("h04")) @[Valu.scala 176:50]
                                      node _T_6627 = and(_T_6625, _T_6626) @[Valu.scala 176:43]
                                      node _T_6628 = asUInt(sew_32_vd[0]) @[Valu.scala 176:64]
                                      node _T_6629 = mux(_T_6627, _T_6628, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                      node _T_6630 = mux(_T_6606, _T_6622, _T_6629) @[Valu.scala 172:11]
                                      node lo_lo_12 = mux(_T_6602, _T_6603, _T_6630) @[Valu.scala 171:11]
                                      node _T_6631 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 171:16]
                                      node _T_6632 = asUInt(sew_32_vd[1]) @[Valu.scala 171:33]
                                      node _T_6633 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 172:16]
                                      node _T_6634 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 172:36]
                                      node _T_6635 = and(_T_6633, _T_6634) @[Valu.scala 172:29]
                                      node _T_6636 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                      node _T_6637 = bits(io.vs0, 1, 1) @[Valu.scala 173:56]
                                      node _T_6638 = eq(_T_6637, UInt<1>("h00")) @[Valu.scala 173:60]
                                      node _T_6639 = and(_T_6636, _T_6638) @[Valu.scala 173:47]
                                      node _T_6640 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                      node _T_6641 = and(_T_6639, _T_6640) @[Valu.scala 173:68]
                                      node _T_6642 = asUInt(sew_32_vd[1]) @[Valu.scala 173:92]
                                      node _T_6643 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                      node _T_6644 = bits(io.vs0, 1, 1) @[Valu.scala 174:60]
                                      node _T_6645 = eq(_T_6644, UInt<1>("h00")) @[Valu.scala 174:64]
                                      node _T_6646 = and(_T_6643, _T_6645) @[Valu.scala 174:51]
                                      node _T_6647 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                      node _T_6648 = and(_T_6646, _T_6647) @[Valu.scala 174:72]
                                      node _T_6649 = asUInt(_T_6601) @[Valu.scala 174:167]
                                      node _T_6650 = mux(_T_6648, UInt<64>("h0ffffffffffffffff"), _T_6649) @[Valu.scala 174:36]
                                      node _T_6651 = mux(_T_6641, _T_6642, _T_6650) @[Valu.scala 173:32]
                                      node _T_6652 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                      node _T_6653 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 176:35]
                                      node _T_6654 = and(_T_6652, _T_6653) @[Valu.scala 176:28]
                                      node _T_6655 = lt(UInt<1>("h01"), UInt<3>("h04")) @[Valu.scala 176:50]
                                      node _T_6656 = and(_T_6654, _T_6655) @[Valu.scala 176:43]
                                      node _T_6657 = asUInt(sew_32_vd[1]) @[Valu.scala 176:64]
                                      node _T_6658 = mux(_T_6656, _T_6657, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                      node _T_6659 = mux(_T_6635, _T_6651, _T_6658) @[Valu.scala 172:11]
                                      node lo_hi_12 = mux(_T_6631, _T_6632, _T_6659) @[Valu.scala 171:11]
                                      node _T_6660 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 171:16]
                                      node _T_6661 = asUInt(sew_32_vd[2]) @[Valu.scala 171:33]
                                      node _T_6662 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 172:16]
                                      node _T_6663 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 172:36]
                                      node _T_6664 = and(_T_6662, _T_6663) @[Valu.scala 172:29]
                                      node _T_6665 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                      node _T_6666 = bits(io.vs0, 2, 2) @[Valu.scala 173:56]
                                      node _T_6667 = eq(_T_6666, UInt<1>("h00")) @[Valu.scala 173:60]
                                      node _T_6668 = and(_T_6665, _T_6667) @[Valu.scala 173:47]
                                      node _T_6669 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                      node _T_6670 = and(_T_6668, _T_6669) @[Valu.scala 173:68]
                                      node _T_6671 = asUInt(sew_32_vd[2]) @[Valu.scala 173:92]
                                      node _T_6672 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                      node _T_6673 = bits(io.vs0, 2, 2) @[Valu.scala 174:60]
                                      node _T_6674 = eq(_T_6673, UInt<1>("h00")) @[Valu.scala 174:64]
                                      node _T_6675 = and(_T_6672, _T_6674) @[Valu.scala 174:51]
                                      node _T_6676 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                      node _T_6677 = and(_T_6675, _T_6676) @[Valu.scala 174:72]
                                      node _T_6678 = asUInt(_T_6601) @[Valu.scala 174:167]
                                      node _T_6679 = mux(_T_6677, UInt<64>("h0ffffffffffffffff"), _T_6678) @[Valu.scala 174:36]
                                      node _T_6680 = mux(_T_6670, _T_6671, _T_6679) @[Valu.scala 173:32]
                                      node _T_6681 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                      node _T_6682 = gt(UInt<2>("h02"), io.vl) @[Valu.scala 176:35]
                                      node _T_6683 = and(_T_6681, _T_6682) @[Valu.scala 176:28]
                                      node _T_6684 = lt(UInt<2>("h02"), UInt<3>("h04")) @[Valu.scala 176:50]
                                      node _T_6685 = and(_T_6683, _T_6684) @[Valu.scala 176:43]
                                      node _T_6686 = asUInt(sew_32_vd[2]) @[Valu.scala 176:64]
                                      node _T_6687 = mux(_T_6685, _T_6686, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                      node _T_6688 = mux(_T_6664, _T_6680, _T_6687) @[Valu.scala 172:11]
                                      node hi_lo_12 = mux(_T_6660, _T_6661, _T_6688) @[Valu.scala 171:11]
                                      node _T_6689 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 171:16]
                                      node _T_6690 = asUInt(sew_32_vd[3]) @[Valu.scala 171:33]
                                      node _T_6691 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 172:16]
                                      node _T_6692 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 172:36]
                                      node _T_6693 = and(_T_6691, _T_6692) @[Valu.scala 172:29]
                                      node _T_6694 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                      node _T_6695 = bits(io.vs0, 3, 3) @[Valu.scala 173:56]
                                      node _T_6696 = eq(_T_6695, UInt<1>("h00")) @[Valu.scala 173:60]
                                      node _T_6697 = and(_T_6694, _T_6696) @[Valu.scala 173:47]
                                      node _T_6698 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                      node _T_6699 = and(_T_6697, _T_6698) @[Valu.scala 173:68]
                                      node _T_6700 = asUInt(sew_32_vd[3]) @[Valu.scala 173:92]
                                      node _T_6701 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                      node _T_6702 = bits(io.vs0, 3, 3) @[Valu.scala 174:60]
                                      node _T_6703 = eq(_T_6702, UInt<1>("h00")) @[Valu.scala 174:64]
                                      node _T_6704 = and(_T_6701, _T_6703) @[Valu.scala 174:51]
                                      node _T_6705 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                      node _T_6706 = and(_T_6704, _T_6705) @[Valu.scala 174:72]
                                      node _T_6707 = asUInt(_T_6601) @[Valu.scala 174:167]
                                      node _T_6708 = mux(_T_6706, UInt<64>("h0ffffffffffffffff"), _T_6707) @[Valu.scala 174:36]
                                      node _T_6709 = mux(_T_6699, _T_6700, _T_6708) @[Valu.scala 173:32]
                                      node _T_6710 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                      node _T_6711 = gt(UInt<2>("h03"), io.vl) @[Valu.scala 176:35]
                                      node _T_6712 = and(_T_6710, _T_6711) @[Valu.scala 176:28]
                                      node _T_6713 = lt(UInt<2>("h03"), UInt<3>("h04")) @[Valu.scala 176:50]
                                      node _T_6714 = and(_T_6712, _T_6713) @[Valu.scala 176:43]
                                      node _T_6715 = asUInt(sew_32_vd[3]) @[Valu.scala 176:64]
                                      node _T_6716 = mux(_T_6714, _T_6715, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                      node _T_6717 = mux(_T_6693, _T_6709, _T_6716) @[Valu.scala 172:11]
                                      node hi_hi_12 = mux(_T_6689, _T_6690, _T_6717) @[Valu.scala 171:11]
                                      node lo_23 = cat(lo_hi_12, lo_lo_12) @[Cat.scala 30:58]
                                      node hi_23 = cat(hi_hi_12, hi_lo_12) @[Cat.scala 30:58]
                                      node _T_6718 = cat(hi_23, lo_23) @[Cat.scala 30:58]
                                      node _T_6719 = asSInt(_T_6718) @[Valu.scala 179:24]
                                      io.v_output <= _T_6719 @[Valu.scala 268:33]
                                      skip @[Valu.scala 266:49]
                                    else : @[Valu.scala 269:49]
                                      node _T_6720 = eq(io.sew, UInt<1>("h00")) @[Valu.scala 269:35]
                                      when _T_6720 : @[Valu.scala 269:49]
                                        node _T_6721 = bits(io.in_B, 7, 0) @[Valu.scala 270:46]
                                        node _T_6722 = asSInt(_T_6721) @[Valu.scala 270:52]
                                        node _T_6723 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6724 = asUInt(sew_8_vd[0]) @[Valu.scala 171:33]
                                        node _T_6725 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6726 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 172:36]
                                        node _T_6727 = and(_T_6725, _T_6726) @[Valu.scala 172:29]
                                        node _T_6728 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6729 = bits(io.vs0, 0, 0) @[Valu.scala 173:56]
                                        node _T_6730 = eq(_T_6729, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6731 = and(_T_6728, _T_6730) @[Valu.scala 173:47]
                                        node _T_6732 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6733 = and(_T_6731, _T_6732) @[Valu.scala 173:68]
                                        node _T_6734 = asUInt(sew_8_vd[0]) @[Valu.scala 173:92]
                                        node _T_6735 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6736 = bits(io.vs0, 0, 0) @[Valu.scala 174:60]
                                        node _T_6737 = eq(_T_6736, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6738 = and(_T_6735, _T_6737) @[Valu.scala 174:51]
                                        node _T_6739 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6740 = and(_T_6738, _T_6739) @[Valu.scala 174:72]
                                        node _T_6741 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_6742 = mux(_T_6740, UInt<64>("h0ffffffffffffffff"), _T_6741) @[Valu.scala 174:36]
                                        node _T_6743 = mux(_T_6733, _T_6734, _T_6742) @[Valu.scala 173:32]
                                        node _T_6744 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6745 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 176:35]
                                        node _T_6746 = and(_T_6744, _T_6745) @[Valu.scala 176:28]
                                        node _T_6747 = lt(UInt<1>("h00"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6748 = and(_T_6746, _T_6747) @[Valu.scala 176:43]
                                        node _T_6749 = asUInt(sew_8_vd[0]) @[Valu.scala 176:64]
                                        node _T_6750 = mux(_T_6748, _T_6749, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6751 = mux(_T_6727, _T_6743, _T_6750) @[Valu.scala 172:11]
                                        node lo_lo_lo_lo_4 = mux(_T_6723, _T_6724, _T_6751) @[Valu.scala 171:11]
                                        node _T_6752 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6753 = asUInt(sew_8_vd[1]) @[Valu.scala 171:33]
                                        node _T_6754 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6755 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 172:36]
                                        node _T_6756 = and(_T_6754, _T_6755) @[Valu.scala 172:29]
                                        node _T_6757 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6758 = bits(io.vs0, 1, 1) @[Valu.scala 173:56]
                                        node _T_6759 = eq(_T_6758, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6760 = and(_T_6757, _T_6759) @[Valu.scala 173:47]
                                        node _T_6761 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6762 = and(_T_6760, _T_6761) @[Valu.scala 173:68]
                                        node _T_6763 = asUInt(sew_8_vd[1]) @[Valu.scala 173:92]
                                        node _T_6764 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6765 = bits(io.vs0, 1, 1) @[Valu.scala 174:60]
                                        node _T_6766 = eq(_T_6765, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6767 = and(_T_6764, _T_6766) @[Valu.scala 174:51]
                                        node _T_6768 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6769 = and(_T_6767, _T_6768) @[Valu.scala 174:72]
                                        node _T_6770 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_6771 = mux(_T_6769, UInt<64>("h0ffffffffffffffff"), _T_6770) @[Valu.scala 174:36]
                                        node _T_6772 = mux(_T_6762, _T_6763, _T_6771) @[Valu.scala 173:32]
                                        node _T_6773 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6774 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 176:35]
                                        node _T_6775 = and(_T_6773, _T_6774) @[Valu.scala 176:28]
                                        node _T_6776 = lt(UInt<1>("h01"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6777 = and(_T_6775, _T_6776) @[Valu.scala 176:43]
                                        node _T_6778 = asUInt(sew_8_vd[1]) @[Valu.scala 176:64]
                                        node _T_6779 = mux(_T_6777, _T_6778, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6780 = mux(_T_6756, _T_6772, _T_6779) @[Valu.scala 172:11]
                                        node lo_lo_lo_hi_4 = mux(_T_6752, _T_6753, _T_6780) @[Valu.scala 171:11]
                                        node _T_6781 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6782 = asUInt(sew_8_vd[2]) @[Valu.scala 171:33]
                                        node _T_6783 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6784 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 172:36]
                                        node _T_6785 = and(_T_6783, _T_6784) @[Valu.scala 172:29]
                                        node _T_6786 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6787 = bits(io.vs0, 2, 2) @[Valu.scala 173:56]
                                        node _T_6788 = eq(_T_6787, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6789 = and(_T_6786, _T_6788) @[Valu.scala 173:47]
                                        node _T_6790 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6791 = and(_T_6789, _T_6790) @[Valu.scala 173:68]
                                        node _T_6792 = asUInt(sew_8_vd[2]) @[Valu.scala 173:92]
                                        node _T_6793 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6794 = bits(io.vs0, 2, 2) @[Valu.scala 174:60]
                                        node _T_6795 = eq(_T_6794, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6796 = and(_T_6793, _T_6795) @[Valu.scala 174:51]
                                        node _T_6797 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6798 = and(_T_6796, _T_6797) @[Valu.scala 174:72]
                                        node _T_6799 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_6800 = mux(_T_6798, UInt<64>("h0ffffffffffffffff"), _T_6799) @[Valu.scala 174:36]
                                        node _T_6801 = mux(_T_6791, _T_6792, _T_6800) @[Valu.scala 173:32]
                                        node _T_6802 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6803 = gt(UInt<2>("h02"), io.vl) @[Valu.scala 176:35]
                                        node _T_6804 = and(_T_6802, _T_6803) @[Valu.scala 176:28]
                                        node _T_6805 = lt(UInt<2>("h02"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6806 = and(_T_6804, _T_6805) @[Valu.scala 176:43]
                                        node _T_6807 = asUInt(sew_8_vd[2]) @[Valu.scala 176:64]
                                        node _T_6808 = mux(_T_6806, _T_6807, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6809 = mux(_T_6785, _T_6801, _T_6808) @[Valu.scala 172:11]
                                        node lo_lo_hi_lo_4 = mux(_T_6781, _T_6782, _T_6809) @[Valu.scala 171:11]
                                        node _T_6810 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6811 = asUInt(sew_8_vd[3]) @[Valu.scala 171:33]
                                        node _T_6812 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6813 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 172:36]
                                        node _T_6814 = and(_T_6812, _T_6813) @[Valu.scala 172:29]
                                        node _T_6815 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6816 = bits(io.vs0, 3, 3) @[Valu.scala 173:56]
                                        node _T_6817 = eq(_T_6816, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6818 = and(_T_6815, _T_6817) @[Valu.scala 173:47]
                                        node _T_6819 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6820 = and(_T_6818, _T_6819) @[Valu.scala 173:68]
                                        node _T_6821 = asUInt(sew_8_vd[3]) @[Valu.scala 173:92]
                                        node _T_6822 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6823 = bits(io.vs0, 3, 3) @[Valu.scala 174:60]
                                        node _T_6824 = eq(_T_6823, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6825 = and(_T_6822, _T_6824) @[Valu.scala 174:51]
                                        node _T_6826 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6827 = and(_T_6825, _T_6826) @[Valu.scala 174:72]
                                        node _T_6828 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_6829 = mux(_T_6827, UInt<64>("h0ffffffffffffffff"), _T_6828) @[Valu.scala 174:36]
                                        node _T_6830 = mux(_T_6820, _T_6821, _T_6829) @[Valu.scala 173:32]
                                        node _T_6831 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6832 = gt(UInt<2>("h03"), io.vl) @[Valu.scala 176:35]
                                        node _T_6833 = and(_T_6831, _T_6832) @[Valu.scala 176:28]
                                        node _T_6834 = lt(UInt<2>("h03"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6835 = and(_T_6833, _T_6834) @[Valu.scala 176:43]
                                        node _T_6836 = asUInt(sew_8_vd[3]) @[Valu.scala 176:64]
                                        node _T_6837 = mux(_T_6835, _T_6836, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6838 = mux(_T_6814, _T_6830, _T_6837) @[Valu.scala 172:11]
                                        node lo_lo_hi_hi_4 = mux(_T_6810, _T_6811, _T_6838) @[Valu.scala 171:11]
                                        node _T_6839 = lt(UInt<3>("h04"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6840 = asUInt(sew_8_vd[4]) @[Valu.scala 171:33]
                                        node _T_6841 = geq(UInt<3>("h04"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6842 = lt(UInt<3>("h04"), io.vl) @[Valu.scala 172:36]
                                        node _T_6843 = and(_T_6841, _T_6842) @[Valu.scala 172:29]
                                        node _T_6844 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6845 = bits(io.vs0, 4, 4) @[Valu.scala 173:56]
                                        node _T_6846 = eq(_T_6845, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6847 = and(_T_6844, _T_6846) @[Valu.scala 173:47]
                                        node _T_6848 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6849 = and(_T_6847, _T_6848) @[Valu.scala 173:68]
                                        node _T_6850 = asUInt(sew_8_vd[4]) @[Valu.scala 173:92]
                                        node _T_6851 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6852 = bits(io.vs0, 4, 4) @[Valu.scala 174:60]
                                        node _T_6853 = eq(_T_6852, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6854 = and(_T_6851, _T_6853) @[Valu.scala 174:51]
                                        node _T_6855 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6856 = and(_T_6854, _T_6855) @[Valu.scala 174:72]
                                        node _T_6857 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_6858 = mux(_T_6856, UInt<64>("h0ffffffffffffffff"), _T_6857) @[Valu.scala 174:36]
                                        node _T_6859 = mux(_T_6849, _T_6850, _T_6858) @[Valu.scala 173:32]
                                        node _T_6860 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6861 = gt(UInt<3>("h04"), io.vl) @[Valu.scala 176:35]
                                        node _T_6862 = and(_T_6860, _T_6861) @[Valu.scala 176:28]
                                        node _T_6863 = lt(UInt<3>("h04"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6864 = and(_T_6862, _T_6863) @[Valu.scala 176:43]
                                        node _T_6865 = asUInt(sew_8_vd[4]) @[Valu.scala 176:64]
                                        node _T_6866 = mux(_T_6864, _T_6865, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6867 = mux(_T_6843, _T_6859, _T_6866) @[Valu.scala 172:11]
                                        node lo_hi_lo_lo_4 = mux(_T_6839, _T_6840, _T_6867) @[Valu.scala 171:11]
                                        node _T_6868 = lt(UInt<3>("h05"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6869 = asUInt(sew_8_vd[5]) @[Valu.scala 171:33]
                                        node _T_6870 = geq(UInt<3>("h05"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6871 = lt(UInt<3>("h05"), io.vl) @[Valu.scala 172:36]
                                        node _T_6872 = and(_T_6870, _T_6871) @[Valu.scala 172:29]
                                        node _T_6873 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6874 = bits(io.vs0, 5, 5) @[Valu.scala 173:56]
                                        node _T_6875 = eq(_T_6874, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6876 = and(_T_6873, _T_6875) @[Valu.scala 173:47]
                                        node _T_6877 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6878 = and(_T_6876, _T_6877) @[Valu.scala 173:68]
                                        node _T_6879 = asUInt(sew_8_vd[5]) @[Valu.scala 173:92]
                                        node _T_6880 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6881 = bits(io.vs0, 5, 5) @[Valu.scala 174:60]
                                        node _T_6882 = eq(_T_6881, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6883 = and(_T_6880, _T_6882) @[Valu.scala 174:51]
                                        node _T_6884 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6885 = and(_T_6883, _T_6884) @[Valu.scala 174:72]
                                        node _T_6886 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_6887 = mux(_T_6885, UInt<64>("h0ffffffffffffffff"), _T_6886) @[Valu.scala 174:36]
                                        node _T_6888 = mux(_T_6878, _T_6879, _T_6887) @[Valu.scala 173:32]
                                        node _T_6889 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6890 = gt(UInt<3>("h05"), io.vl) @[Valu.scala 176:35]
                                        node _T_6891 = and(_T_6889, _T_6890) @[Valu.scala 176:28]
                                        node _T_6892 = lt(UInt<3>("h05"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6893 = and(_T_6891, _T_6892) @[Valu.scala 176:43]
                                        node _T_6894 = asUInt(sew_8_vd[5]) @[Valu.scala 176:64]
                                        node _T_6895 = mux(_T_6893, _T_6894, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6896 = mux(_T_6872, _T_6888, _T_6895) @[Valu.scala 172:11]
                                        node lo_hi_lo_hi_4 = mux(_T_6868, _T_6869, _T_6896) @[Valu.scala 171:11]
                                        node _T_6897 = lt(UInt<3>("h06"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6898 = asUInt(sew_8_vd[6]) @[Valu.scala 171:33]
                                        node _T_6899 = geq(UInt<3>("h06"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6900 = lt(UInt<3>("h06"), io.vl) @[Valu.scala 172:36]
                                        node _T_6901 = and(_T_6899, _T_6900) @[Valu.scala 172:29]
                                        node _T_6902 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6903 = bits(io.vs0, 6, 6) @[Valu.scala 173:56]
                                        node _T_6904 = eq(_T_6903, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6905 = and(_T_6902, _T_6904) @[Valu.scala 173:47]
                                        node _T_6906 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6907 = and(_T_6905, _T_6906) @[Valu.scala 173:68]
                                        node _T_6908 = asUInt(sew_8_vd[6]) @[Valu.scala 173:92]
                                        node _T_6909 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6910 = bits(io.vs0, 6, 6) @[Valu.scala 174:60]
                                        node _T_6911 = eq(_T_6910, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6912 = and(_T_6909, _T_6911) @[Valu.scala 174:51]
                                        node _T_6913 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6914 = and(_T_6912, _T_6913) @[Valu.scala 174:72]
                                        node _T_6915 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_6916 = mux(_T_6914, UInt<64>("h0ffffffffffffffff"), _T_6915) @[Valu.scala 174:36]
                                        node _T_6917 = mux(_T_6907, _T_6908, _T_6916) @[Valu.scala 173:32]
                                        node _T_6918 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6919 = gt(UInt<3>("h06"), io.vl) @[Valu.scala 176:35]
                                        node _T_6920 = and(_T_6918, _T_6919) @[Valu.scala 176:28]
                                        node _T_6921 = lt(UInt<3>("h06"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6922 = and(_T_6920, _T_6921) @[Valu.scala 176:43]
                                        node _T_6923 = asUInt(sew_8_vd[6]) @[Valu.scala 176:64]
                                        node _T_6924 = mux(_T_6922, _T_6923, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6925 = mux(_T_6901, _T_6917, _T_6924) @[Valu.scala 172:11]
                                        node lo_hi_hi_lo_4 = mux(_T_6897, _T_6898, _T_6925) @[Valu.scala 171:11]
                                        node _T_6926 = lt(UInt<3>("h07"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6927 = asUInt(sew_8_vd[7]) @[Valu.scala 171:33]
                                        node _T_6928 = geq(UInt<3>("h07"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6929 = lt(UInt<3>("h07"), io.vl) @[Valu.scala 172:36]
                                        node _T_6930 = and(_T_6928, _T_6929) @[Valu.scala 172:29]
                                        node _T_6931 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6932 = bits(io.vs0, 7, 7) @[Valu.scala 173:56]
                                        node _T_6933 = eq(_T_6932, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6934 = and(_T_6931, _T_6933) @[Valu.scala 173:47]
                                        node _T_6935 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6936 = and(_T_6934, _T_6935) @[Valu.scala 173:68]
                                        node _T_6937 = asUInt(sew_8_vd[7]) @[Valu.scala 173:92]
                                        node _T_6938 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6939 = bits(io.vs0, 7, 7) @[Valu.scala 174:60]
                                        node _T_6940 = eq(_T_6939, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6941 = and(_T_6938, _T_6940) @[Valu.scala 174:51]
                                        node _T_6942 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6943 = and(_T_6941, _T_6942) @[Valu.scala 174:72]
                                        node _T_6944 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_6945 = mux(_T_6943, UInt<64>("h0ffffffffffffffff"), _T_6944) @[Valu.scala 174:36]
                                        node _T_6946 = mux(_T_6936, _T_6937, _T_6945) @[Valu.scala 173:32]
                                        node _T_6947 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6948 = gt(UInt<3>("h07"), io.vl) @[Valu.scala 176:35]
                                        node _T_6949 = and(_T_6947, _T_6948) @[Valu.scala 176:28]
                                        node _T_6950 = lt(UInt<3>("h07"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6951 = and(_T_6949, _T_6950) @[Valu.scala 176:43]
                                        node _T_6952 = asUInt(sew_8_vd[7]) @[Valu.scala 176:64]
                                        node _T_6953 = mux(_T_6951, _T_6952, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6954 = mux(_T_6930, _T_6946, _T_6953) @[Valu.scala 172:11]
                                        node lo_hi_hi_hi_4 = mux(_T_6926, _T_6927, _T_6954) @[Valu.scala 171:11]
                                        node _T_6955 = lt(UInt<4>("h08"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6956 = asUInt(sew_8_vd[8]) @[Valu.scala 171:33]
                                        node _T_6957 = geq(UInt<4>("h08"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6958 = lt(UInt<4>("h08"), io.vl) @[Valu.scala 172:36]
                                        node _T_6959 = and(_T_6957, _T_6958) @[Valu.scala 172:29]
                                        node _T_6960 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6961 = bits(io.vs0, 8, 8) @[Valu.scala 173:56]
                                        node _T_6962 = eq(_T_6961, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6963 = and(_T_6960, _T_6962) @[Valu.scala 173:47]
                                        node _T_6964 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6965 = and(_T_6963, _T_6964) @[Valu.scala 173:68]
                                        node _T_6966 = asUInt(sew_8_vd[8]) @[Valu.scala 173:92]
                                        node _T_6967 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6968 = bits(io.vs0, 8, 8) @[Valu.scala 174:60]
                                        node _T_6969 = eq(_T_6968, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6970 = and(_T_6967, _T_6969) @[Valu.scala 174:51]
                                        node _T_6971 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_6972 = and(_T_6970, _T_6971) @[Valu.scala 174:72]
                                        node _T_6973 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_6974 = mux(_T_6972, UInt<64>("h0ffffffffffffffff"), _T_6973) @[Valu.scala 174:36]
                                        node _T_6975 = mux(_T_6965, _T_6966, _T_6974) @[Valu.scala 173:32]
                                        node _T_6976 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_6977 = gt(UInt<4>("h08"), io.vl) @[Valu.scala 176:35]
                                        node _T_6978 = and(_T_6976, _T_6977) @[Valu.scala 176:28]
                                        node _T_6979 = lt(UInt<4>("h08"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_6980 = and(_T_6978, _T_6979) @[Valu.scala 176:43]
                                        node _T_6981 = asUInt(sew_8_vd[8]) @[Valu.scala 176:64]
                                        node _T_6982 = mux(_T_6980, _T_6981, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_6983 = mux(_T_6959, _T_6975, _T_6982) @[Valu.scala 172:11]
                                        node hi_lo_lo_lo_4 = mux(_T_6955, _T_6956, _T_6983) @[Valu.scala 171:11]
                                        node _T_6984 = lt(UInt<4>("h09"), io.vstart) @[Valu.scala 171:16]
                                        node _T_6985 = asUInt(sew_8_vd[9]) @[Valu.scala 171:33]
                                        node _T_6986 = geq(UInt<4>("h09"), io.vstart) @[Valu.scala 172:16]
                                        node _T_6987 = lt(UInt<4>("h09"), io.vl) @[Valu.scala 172:36]
                                        node _T_6988 = and(_T_6986, _T_6987) @[Valu.scala 172:29]
                                        node _T_6989 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_6990 = bits(io.vs0, 9, 9) @[Valu.scala 173:56]
                                        node _T_6991 = eq(_T_6990, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_6992 = and(_T_6989, _T_6991) @[Valu.scala 173:47]
                                        node _T_6993 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_6994 = and(_T_6992, _T_6993) @[Valu.scala 173:68]
                                        node _T_6995 = asUInt(sew_8_vd[9]) @[Valu.scala 173:92]
                                        node _T_6996 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_6997 = bits(io.vs0, 9, 9) @[Valu.scala 174:60]
                                        node _T_6998 = eq(_T_6997, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_6999 = and(_T_6996, _T_6998) @[Valu.scala 174:51]
                                        node _T_7000 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_7001 = and(_T_6999, _T_7000) @[Valu.scala 174:72]
                                        node _T_7002 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_7003 = mux(_T_7001, UInt<64>("h0ffffffffffffffff"), _T_7002) @[Valu.scala 174:36]
                                        node _T_7004 = mux(_T_6994, _T_6995, _T_7003) @[Valu.scala 173:32]
                                        node _T_7005 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_7006 = gt(UInt<4>("h09"), io.vl) @[Valu.scala 176:35]
                                        node _T_7007 = and(_T_7005, _T_7006) @[Valu.scala 176:28]
                                        node _T_7008 = lt(UInt<4>("h09"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_7009 = and(_T_7007, _T_7008) @[Valu.scala 176:43]
                                        node _T_7010 = asUInt(sew_8_vd[9]) @[Valu.scala 176:64]
                                        node _T_7011 = mux(_T_7009, _T_7010, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_7012 = mux(_T_6988, _T_7004, _T_7011) @[Valu.scala 172:11]
                                        node hi_lo_lo_hi_4 = mux(_T_6984, _T_6985, _T_7012) @[Valu.scala 171:11]
                                        node _T_7013 = lt(UInt<4>("h0a"), io.vstart) @[Valu.scala 171:16]
                                        node _T_7014 = asUInt(sew_8_vd[10]) @[Valu.scala 171:33]
                                        node _T_7015 = geq(UInt<4>("h0a"), io.vstart) @[Valu.scala 172:16]
                                        node _T_7016 = lt(UInt<4>("h0a"), io.vl) @[Valu.scala 172:36]
                                        node _T_7017 = and(_T_7015, _T_7016) @[Valu.scala 172:29]
                                        node _T_7018 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_7019 = bits(io.vs0, 10, 10) @[Valu.scala 173:56]
                                        node _T_7020 = eq(_T_7019, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_7021 = and(_T_7018, _T_7020) @[Valu.scala 173:47]
                                        node _T_7022 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_7023 = and(_T_7021, _T_7022) @[Valu.scala 173:68]
                                        node _T_7024 = asUInt(sew_8_vd[10]) @[Valu.scala 173:92]
                                        node _T_7025 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_7026 = bits(io.vs0, 10, 10) @[Valu.scala 174:60]
                                        node _T_7027 = eq(_T_7026, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_7028 = and(_T_7025, _T_7027) @[Valu.scala 174:51]
                                        node _T_7029 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_7030 = and(_T_7028, _T_7029) @[Valu.scala 174:72]
                                        node _T_7031 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_7032 = mux(_T_7030, UInt<64>("h0ffffffffffffffff"), _T_7031) @[Valu.scala 174:36]
                                        node _T_7033 = mux(_T_7023, _T_7024, _T_7032) @[Valu.scala 173:32]
                                        node _T_7034 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_7035 = gt(UInt<4>("h0a"), io.vl) @[Valu.scala 176:35]
                                        node _T_7036 = and(_T_7034, _T_7035) @[Valu.scala 176:28]
                                        node _T_7037 = lt(UInt<4>("h0a"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_7038 = and(_T_7036, _T_7037) @[Valu.scala 176:43]
                                        node _T_7039 = asUInt(sew_8_vd[10]) @[Valu.scala 176:64]
                                        node _T_7040 = mux(_T_7038, _T_7039, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_7041 = mux(_T_7017, _T_7033, _T_7040) @[Valu.scala 172:11]
                                        node hi_lo_hi_lo_4 = mux(_T_7013, _T_7014, _T_7041) @[Valu.scala 171:11]
                                        node _T_7042 = lt(UInt<4>("h0b"), io.vstart) @[Valu.scala 171:16]
                                        node _T_7043 = asUInt(sew_8_vd[11]) @[Valu.scala 171:33]
                                        node _T_7044 = geq(UInt<4>("h0b"), io.vstart) @[Valu.scala 172:16]
                                        node _T_7045 = lt(UInt<4>("h0b"), io.vl) @[Valu.scala 172:36]
                                        node _T_7046 = and(_T_7044, _T_7045) @[Valu.scala 172:29]
                                        node _T_7047 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_7048 = bits(io.vs0, 11, 11) @[Valu.scala 173:56]
                                        node _T_7049 = eq(_T_7048, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_7050 = and(_T_7047, _T_7049) @[Valu.scala 173:47]
                                        node _T_7051 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_7052 = and(_T_7050, _T_7051) @[Valu.scala 173:68]
                                        node _T_7053 = asUInt(sew_8_vd[11]) @[Valu.scala 173:92]
                                        node _T_7054 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_7055 = bits(io.vs0, 11, 11) @[Valu.scala 174:60]
                                        node _T_7056 = eq(_T_7055, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_7057 = and(_T_7054, _T_7056) @[Valu.scala 174:51]
                                        node _T_7058 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_7059 = and(_T_7057, _T_7058) @[Valu.scala 174:72]
                                        node _T_7060 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_7061 = mux(_T_7059, UInt<64>("h0ffffffffffffffff"), _T_7060) @[Valu.scala 174:36]
                                        node _T_7062 = mux(_T_7052, _T_7053, _T_7061) @[Valu.scala 173:32]
                                        node _T_7063 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_7064 = gt(UInt<4>("h0b"), io.vl) @[Valu.scala 176:35]
                                        node _T_7065 = and(_T_7063, _T_7064) @[Valu.scala 176:28]
                                        node _T_7066 = lt(UInt<4>("h0b"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_7067 = and(_T_7065, _T_7066) @[Valu.scala 176:43]
                                        node _T_7068 = asUInt(sew_8_vd[11]) @[Valu.scala 176:64]
                                        node _T_7069 = mux(_T_7067, _T_7068, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_7070 = mux(_T_7046, _T_7062, _T_7069) @[Valu.scala 172:11]
                                        node hi_lo_hi_hi_4 = mux(_T_7042, _T_7043, _T_7070) @[Valu.scala 171:11]
                                        node _T_7071 = lt(UInt<4>("h0c"), io.vstart) @[Valu.scala 171:16]
                                        node _T_7072 = asUInt(sew_8_vd[12]) @[Valu.scala 171:33]
                                        node _T_7073 = geq(UInt<4>("h0c"), io.vstart) @[Valu.scala 172:16]
                                        node _T_7074 = lt(UInt<4>("h0c"), io.vl) @[Valu.scala 172:36]
                                        node _T_7075 = and(_T_7073, _T_7074) @[Valu.scala 172:29]
                                        node _T_7076 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_7077 = bits(io.vs0, 12, 12) @[Valu.scala 173:56]
                                        node _T_7078 = eq(_T_7077, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_7079 = and(_T_7076, _T_7078) @[Valu.scala 173:47]
                                        node _T_7080 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_7081 = and(_T_7079, _T_7080) @[Valu.scala 173:68]
                                        node _T_7082 = asUInt(sew_8_vd[12]) @[Valu.scala 173:92]
                                        node _T_7083 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_7084 = bits(io.vs0, 12, 12) @[Valu.scala 174:60]
                                        node _T_7085 = eq(_T_7084, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_7086 = and(_T_7083, _T_7085) @[Valu.scala 174:51]
                                        node _T_7087 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_7088 = and(_T_7086, _T_7087) @[Valu.scala 174:72]
                                        node _T_7089 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_7090 = mux(_T_7088, UInt<64>("h0ffffffffffffffff"), _T_7089) @[Valu.scala 174:36]
                                        node _T_7091 = mux(_T_7081, _T_7082, _T_7090) @[Valu.scala 173:32]
                                        node _T_7092 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_7093 = gt(UInt<4>("h0c"), io.vl) @[Valu.scala 176:35]
                                        node _T_7094 = and(_T_7092, _T_7093) @[Valu.scala 176:28]
                                        node _T_7095 = lt(UInt<4>("h0c"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_7096 = and(_T_7094, _T_7095) @[Valu.scala 176:43]
                                        node _T_7097 = asUInt(sew_8_vd[12]) @[Valu.scala 176:64]
                                        node _T_7098 = mux(_T_7096, _T_7097, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_7099 = mux(_T_7075, _T_7091, _T_7098) @[Valu.scala 172:11]
                                        node hi_hi_lo_lo_4 = mux(_T_7071, _T_7072, _T_7099) @[Valu.scala 171:11]
                                        node _T_7100 = lt(UInt<4>("h0d"), io.vstart) @[Valu.scala 171:16]
                                        node _T_7101 = asUInt(sew_8_vd[13]) @[Valu.scala 171:33]
                                        node _T_7102 = geq(UInt<4>("h0d"), io.vstart) @[Valu.scala 172:16]
                                        node _T_7103 = lt(UInt<4>("h0d"), io.vl) @[Valu.scala 172:36]
                                        node _T_7104 = and(_T_7102, _T_7103) @[Valu.scala 172:29]
                                        node _T_7105 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_7106 = bits(io.vs0, 13, 13) @[Valu.scala 173:56]
                                        node _T_7107 = eq(_T_7106, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_7108 = and(_T_7105, _T_7107) @[Valu.scala 173:47]
                                        node _T_7109 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_7110 = and(_T_7108, _T_7109) @[Valu.scala 173:68]
                                        node _T_7111 = asUInt(sew_8_vd[13]) @[Valu.scala 173:92]
                                        node _T_7112 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_7113 = bits(io.vs0, 13, 13) @[Valu.scala 174:60]
                                        node _T_7114 = eq(_T_7113, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_7115 = and(_T_7112, _T_7114) @[Valu.scala 174:51]
                                        node _T_7116 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_7117 = and(_T_7115, _T_7116) @[Valu.scala 174:72]
                                        node _T_7118 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_7119 = mux(_T_7117, UInt<64>("h0ffffffffffffffff"), _T_7118) @[Valu.scala 174:36]
                                        node _T_7120 = mux(_T_7110, _T_7111, _T_7119) @[Valu.scala 173:32]
                                        node _T_7121 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_7122 = gt(UInt<4>("h0d"), io.vl) @[Valu.scala 176:35]
                                        node _T_7123 = and(_T_7121, _T_7122) @[Valu.scala 176:28]
                                        node _T_7124 = lt(UInt<4>("h0d"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_7125 = and(_T_7123, _T_7124) @[Valu.scala 176:43]
                                        node _T_7126 = asUInt(sew_8_vd[13]) @[Valu.scala 176:64]
                                        node _T_7127 = mux(_T_7125, _T_7126, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_7128 = mux(_T_7104, _T_7120, _T_7127) @[Valu.scala 172:11]
                                        node hi_hi_lo_hi_4 = mux(_T_7100, _T_7101, _T_7128) @[Valu.scala 171:11]
                                        node _T_7129 = lt(UInt<4>("h0e"), io.vstart) @[Valu.scala 171:16]
                                        node _T_7130 = asUInt(sew_8_vd[14]) @[Valu.scala 171:33]
                                        node _T_7131 = geq(UInt<4>("h0e"), io.vstart) @[Valu.scala 172:16]
                                        node _T_7132 = lt(UInt<4>("h0e"), io.vl) @[Valu.scala 172:36]
                                        node _T_7133 = and(_T_7131, _T_7132) @[Valu.scala 172:29]
                                        node _T_7134 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_7135 = bits(io.vs0, 14, 14) @[Valu.scala 173:56]
                                        node _T_7136 = eq(_T_7135, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_7137 = and(_T_7134, _T_7136) @[Valu.scala 173:47]
                                        node _T_7138 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_7139 = and(_T_7137, _T_7138) @[Valu.scala 173:68]
                                        node _T_7140 = asUInt(sew_8_vd[14]) @[Valu.scala 173:92]
                                        node _T_7141 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_7142 = bits(io.vs0, 14, 14) @[Valu.scala 174:60]
                                        node _T_7143 = eq(_T_7142, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_7144 = and(_T_7141, _T_7143) @[Valu.scala 174:51]
                                        node _T_7145 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_7146 = and(_T_7144, _T_7145) @[Valu.scala 174:72]
                                        node _T_7147 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_7148 = mux(_T_7146, UInt<64>("h0ffffffffffffffff"), _T_7147) @[Valu.scala 174:36]
                                        node _T_7149 = mux(_T_7139, _T_7140, _T_7148) @[Valu.scala 173:32]
                                        node _T_7150 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_7151 = gt(UInt<4>("h0e"), io.vl) @[Valu.scala 176:35]
                                        node _T_7152 = and(_T_7150, _T_7151) @[Valu.scala 176:28]
                                        node _T_7153 = lt(UInt<4>("h0e"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_7154 = and(_T_7152, _T_7153) @[Valu.scala 176:43]
                                        node _T_7155 = asUInt(sew_8_vd[14]) @[Valu.scala 176:64]
                                        node _T_7156 = mux(_T_7154, _T_7155, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_7157 = mux(_T_7133, _T_7149, _T_7156) @[Valu.scala 172:11]
                                        node hi_hi_hi_lo_4 = mux(_T_7129, _T_7130, _T_7157) @[Valu.scala 171:11]
                                        node _T_7158 = lt(UInt<4>("h0f"), io.vstart) @[Valu.scala 171:16]
                                        node _T_7159 = asUInt(sew_8_vd[15]) @[Valu.scala 171:33]
                                        node _T_7160 = geq(UInt<4>("h0f"), io.vstart) @[Valu.scala 172:16]
                                        node _T_7161 = lt(UInt<4>("h0f"), io.vl) @[Valu.scala 172:36]
                                        node _T_7162 = and(_T_7160, _T_7161) @[Valu.scala 172:29]
                                        node _T_7163 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                        node _T_7164 = bits(io.vs0, 15, 15) @[Valu.scala 173:56]
                                        node _T_7165 = eq(_T_7164, UInt<1>("h00")) @[Valu.scala 173:60]
                                        node _T_7166 = and(_T_7163, _T_7165) @[Valu.scala 173:47]
                                        node _T_7167 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                        node _T_7168 = and(_T_7166, _T_7167) @[Valu.scala 173:68]
                                        node _T_7169 = asUInt(sew_8_vd[15]) @[Valu.scala 173:92]
                                        node _T_7170 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                        node _T_7171 = bits(io.vs0, 15, 15) @[Valu.scala 174:60]
                                        node _T_7172 = eq(_T_7171, UInt<1>("h00")) @[Valu.scala 174:64]
                                        node _T_7173 = and(_T_7170, _T_7172) @[Valu.scala 174:51]
                                        node _T_7174 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                        node _T_7175 = and(_T_7173, _T_7174) @[Valu.scala 174:72]
                                        node _T_7176 = asUInt(_T_6722) @[Valu.scala 174:167]
                                        node _T_7177 = mux(_T_7175, UInt<64>("h0ffffffffffffffff"), _T_7176) @[Valu.scala 174:36]
                                        node _T_7178 = mux(_T_7168, _T_7169, _T_7177) @[Valu.scala 173:32]
                                        node _T_7179 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                        node _T_7180 = gt(UInt<4>("h0f"), io.vl) @[Valu.scala 176:35]
                                        node _T_7181 = and(_T_7179, _T_7180) @[Valu.scala 176:28]
                                        node _T_7182 = lt(UInt<4>("h0f"), UInt<5>("h010")) @[Valu.scala 176:50]
                                        node _T_7183 = and(_T_7181, _T_7182) @[Valu.scala 176:43]
                                        node _T_7184 = asUInt(sew_8_vd[15]) @[Valu.scala 176:64]
                                        node _T_7185 = mux(_T_7183, _T_7184, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                        node _T_7186 = mux(_T_7162, _T_7178, _T_7185) @[Valu.scala 172:11]
                                        node hi_hi_hi_hi_4 = mux(_T_7158, _T_7159, _T_7186) @[Valu.scala 171:11]
                                        node lo_lo_lo_8 = cat(lo_lo_lo_hi_4, lo_lo_lo_lo_4) @[Cat.scala 30:58]
                                        node lo_lo_hi_8 = cat(lo_lo_hi_hi_4, lo_lo_hi_lo_4) @[Cat.scala 30:58]
                                        node lo_lo_13 = cat(lo_lo_hi_8, lo_lo_lo_8) @[Cat.scala 30:58]
                                        node lo_hi_lo_8 = cat(lo_hi_lo_hi_4, lo_hi_lo_lo_4) @[Cat.scala 30:58]
                                        node lo_hi_hi_8 = cat(lo_hi_hi_hi_4, lo_hi_hi_lo_4) @[Cat.scala 30:58]
                                        node lo_hi_13 = cat(lo_hi_hi_8, lo_hi_lo_8) @[Cat.scala 30:58]
                                        node lo_24 = cat(lo_hi_13, lo_lo_13) @[Cat.scala 30:58]
                                        node hi_lo_lo_8 = cat(hi_lo_lo_hi_4, hi_lo_lo_lo_4) @[Cat.scala 30:58]
                                        node hi_lo_hi_8 = cat(hi_lo_hi_hi_4, hi_lo_hi_lo_4) @[Cat.scala 30:58]
                                        node hi_lo_13 = cat(hi_lo_hi_8, hi_lo_lo_8) @[Cat.scala 30:58]
                                        node hi_hi_lo_8 = cat(hi_hi_lo_hi_4, hi_hi_lo_lo_4) @[Cat.scala 30:58]
                                        node hi_hi_hi_8 = cat(hi_hi_hi_hi_4, hi_hi_hi_lo_4) @[Cat.scala 30:58]
                                        node hi_hi_13 = cat(hi_hi_hi_8, hi_hi_lo_8) @[Cat.scala 30:58]
                                        node hi_24 = cat(hi_hi_13, hi_lo_13) @[Cat.scala 30:58]
                                        node _T_7187 = cat(hi_24, lo_24) @[Cat.scala 30:58]
                                        node _T_7188 = asSInt(_T_7187) @[Valu.scala 179:24]
                                        io.v_output <= _T_7188 @[Valu.scala 271:33]
                                        skip @[Valu.scala 269:49]
                                      else : @[Valu.scala 272:53]
                                        node _T_7189 = eq(io.sew, UInt<1>("h01")) @[Valu.scala 272:40]
                                        when _T_7189 : @[Valu.scala 272:53]
                                          node _T_7190 = bits(io.in_B, 15, 0) @[Valu.scala 273:46]
                                          node _T_7191 = asSInt(_T_7190) @[Valu.scala 273:53]
                                          node _T_7192 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 171:16]
                                          node _T_7193 = asUInt(sew_16_vd[0]) @[Valu.scala 171:33]
                                          node _T_7194 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 172:16]
                                          node _T_7195 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 172:36]
                                          node _T_7196 = and(_T_7194, _T_7195) @[Valu.scala 172:29]
                                          node _T_7197 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                          node _T_7198 = bits(io.vs0, 0, 0) @[Valu.scala 173:56]
                                          node _T_7199 = eq(_T_7198, UInt<1>("h00")) @[Valu.scala 173:60]
                                          node _T_7200 = and(_T_7197, _T_7199) @[Valu.scala 173:47]
                                          node _T_7201 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                          node _T_7202 = and(_T_7200, _T_7201) @[Valu.scala 173:68]
                                          node _T_7203 = asUInt(sew_16_vd[0]) @[Valu.scala 173:92]
                                          node _T_7204 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                          node _T_7205 = bits(io.vs0, 0, 0) @[Valu.scala 174:60]
                                          node _T_7206 = eq(_T_7205, UInt<1>("h00")) @[Valu.scala 174:64]
                                          node _T_7207 = and(_T_7204, _T_7206) @[Valu.scala 174:51]
                                          node _T_7208 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                          node _T_7209 = and(_T_7207, _T_7208) @[Valu.scala 174:72]
                                          node _T_7210 = asUInt(_T_7191) @[Valu.scala 174:167]
                                          node _T_7211 = mux(_T_7209, UInt<64>("h0ffffffffffffffff"), _T_7210) @[Valu.scala 174:36]
                                          node _T_7212 = mux(_T_7202, _T_7203, _T_7211) @[Valu.scala 173:32]
                                          node _T_7213 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                          node _T_7214 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 176:35]
                                          node _T_7215 = and(_T_7213, _T_7214) @[Valu.scala 176:28]
                                          node _T_7216 = lt(UInt<1>("h00"), UInt<4>("h08")) @[Valu.scala 176:50]
                                          node _T_7217 = and(_T_7215, _T_7216) @[Valu.scala 176:43]
                                          node _T_7218 = asUInt(sew_16_vd[0]) @[Valu.scala 176:64]
                                          node _T_7219 = mux(_T_7217, _T_7218, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                          node _T_7220 = mux(_T_7196, _T_7212, _T_7219) @[Valu.scala 172:11]
                                          node lo_lo_lo_9 = mux(_T_7192, _T_7193, _T_7220) @[Valu.scala 171:11]
                                          node _T_7221 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 171:16]
                                          node _T_7222 = asUInt(sew_16_vd[1]) @[Valu.scala 171:33]
                                          node _T_7223 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 172:16]
                                          node _T_7224 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 172:36]
                                          node _T_7225 = and(_T_7223, _T_7224) @[Valu.scala 172:29]
                                          node _T_7226 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                          node _T_7227 = bits(io.vs0, 1, 1) @[Valu.scala 173:56]
                                          node _T_7228 = eq(_T_7227, UInt<1>("h00")) @[Valu.scala 173:60]
                                          node _T_7229 = and(_T_7226, _T_7228) @[Valu.scala 173:47]
                                          node _T_7230 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                          node _T_7231 = and(_T_7229, _T_7230) @[Valu.scala 173:68]
                                          node _T_7232 = asUInt(sew_16_vd[1]) @[Valu.scala 173:92]
                                          node _T_7233 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                          node _T_7234 = bits(io.vs0, 1, 1) @[Valu.scala 174:60]
                                          node _T_7235 = eq(_T_7234, UInt<1>("h00")) @[Valu.scala 174:64]
                                          node _T_7236 = and(_T_7233, _T_7235) @[Valu.scala 174:51]
                                          node _T_7237 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                          node _T_7238 = and(_T_7236, _T_7237) @[Valu.scala 174:72]
                                          node _T_7239 = asUInt(_T_7191) @[Valu.scala 174:167]
                                          node _T_7240 = mux(_T_7238, UInt<64>("h0ffffffffffffffff"), _T_7239) @[Valu.scala 174:36]
                                          node _T_7241 = mux(_T_7231, _T_7232, _T_7240) @[Valu.scala 173:32]
                                          node _T_7242 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                          node _T_7243 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 176:35]
                                          node _T_7244 = and(_T_7242, _T_7243) @[Valu.scala 176:28]
                                          node _T_7245 = lt(UInt<1>("h01"), UInt<4>("h08")) @[Valu.scala 176:50]
                                          node _T_7246 = and(_T_7244, _T_7245) @[Valu.scala 176:43]
                                          node _T_7247 = asUInt(sew_16_vd[1]) @[Valu.scala 176:64]
                                          node _T_7248 = mux(_T_7246, _T_7247, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                          node _T_7249 = mux(_T_7225, _T_7241, _T_7248) @[Valu.scala 172:11]
                                          node lo_lo_hi_9 = mux(_T_7221, _T_7222, _T_7249) @[Valu.scala 171:11]
                                          node _T_7250 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 171:16]
                                          node _T_7251 = asUInt(sew_16_vd[2]) @[Valu.scala 171:33]
                                          node _T_7252 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 172:16]
                                          node _T_7253 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 172:36]
                                          node _T_7254 = and(_T_7252, _T_7253) @[Valu.scala 172:29]
                                          node _T_7255 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                          node _T_7256 = bits(io.vs0, 2, 2) @[Valu.scala 173:56]
                                          node _T_7257 = eq(_T_7256, UInt<1>("h00")) @[Valu.scala 173:60]
                                          node _T_7258 = and(_T_7255, _T_7257) @[Valu.scala 173:47]
                                          node _T_7259 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                          node _T_7260 = and(_T_7258, _T_7259) @[Valu.scala 173:68]
                                          node _T_7261 = asUInt(sew_16_vd[2]) @[Valu.scala 173:92]
                                          node _T_7262 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                          node _T_7263 = bits(io.vs0, 2, 2) @[Valu.scala 174:60]
                                          node _T_7264 = eq(_T_7263, UInt<1>("h00")) @[Valu.scala 174:64]
                                          node _T_7265 = and(_T_7262, _T_7264) @[Valu.scala 174:51]
                                          node _T_7266 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                          node _T_7267 = and(_T_7265, _T_7266) @[Valu.scala 174:72]
                                          node _T_7268 = asUInt(_T_7191) @[Valu.scala 174:167]
                                          node _T_7269 = mux(_T_7267, UInt<64>("h0ffffffffffffffff"), _T_7268) @[Valu.scala 174:36]
                                          node _T_7270 = mux(_T_7260, _T_7261, _T_7269) @[Valu.scala 173:32]
                                          node _T_7271 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                          node _T_7272 = gt(UInt<2>("h02"), io.vl) @[Valu.scala 176:35]
                                          node _T_7273 = and(_T_7271, _T_7272) @[Valu.scala 176:28]
                                          node _T_7274 = lt(UInt<2>("h02"), UInt<4>("h08")) @[Valu.scala 176:50]
                                          node _T_7275 = and(_T_7273, _T_7274) @[Valu.scala 176:43]
                                          node _T_7276 = asUInt(sew_16_vd[2]) @[Valu.scala 176:64]
                                          node _T_7277 = mux(_T_7275, _T_7276, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                          node _T_7278 = mux(_T_7254, _T_7270, _T_7277) @[Valu.scala 172:11]
                                          node lo_hi_lo_9 = mux(_T_7250, _T_7251, _T_7278) @[Valu.scala 171:11]
                                          node _T_7279 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 171:16]
                                          node _T_7280 = asUInt(sew_16_vd[3]) @[Valu.scala 171:33]
                                          node _T_7281 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 172:16]
                                          node _T_7282 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 172:36]
                                          node _T_7283 = and(_T_7281, _T_7282) @[Valu.scala 172:29]
                                          node _T_7284 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                          node _T_7285 = bits(io.vs0, 3, 3) @[Valu.scala 173:56]
                                          node _T_7286 = eq(_T_7285, UInt<1>("h00")) @[Valu.scala 173:60]
                                          node _T_7287 = and(_T_7284, _T_7286) @[Valu.scala 173:47]
                                          node _T_7288 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                          node _T_7289 = and(_T_7287, _T_7288) @[Valu.scala 173:68]
                                          node _T_7290 = asUInt(sew_16_vd[3]) @[Valu.scala 173:92]
                                          node _T_7291 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                          node _T_7292 = bits(io.vs0, 3, 3) @[Valu.scala 174:60]
                                          node _T_7293 = eq(_T_7292, UInt<1>("h00")) @[Valu.scala 174:64]
                                          node _T_7294 = and(_T_7291, _T_7293) @[Valu.scala 174:51]
                                          node _T_7295 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                          node _T_7296 = and(_T_7294, _T_7295) @[Valu.scala 174:72]
                                          node _T_7297 = asUInt(_T_7191) @[Valu.scala 174:167]
                                          node _T_7298 = mux(_T_7296, UInt<64>("h0ffffffffffffffff"), _T_7297) @[Valu.scala 174:36]
                                          node _T_7299 = mux(_T_7289, _T_7290, _T_7298) @[Valu.scala 173:32]
                                          node _T_7300 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                          node _T_7301 = gt(UInt<2>("h03"), io.vl) @[Valu.scala 176:35]
                                          node _T_7302 = and(_T_7300, _T_7301) @[Valu.scala 176:28]
                                          node _T_7303 = lt(UInt<2>("h03"), UInt<4>("h08")) @[Valu.scala 176:50]
                                          node _T_7304 = and(_T_7302, _T_7303) @[Valu.scala 176:43]
                                          node _T_7305 = asUInt(sew_16_vd[3]) @[Valu.scala 176:64]
                                          node _T_7306 = mux(_T_7304, _T_7305, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                          node _T_7307 = mux(_T_7283, _T_7299, _T_7306) @[Valu.scala 172:11]
                                          node lo_hi_hi_9 = mux(_T_7279, _T_7280, _T_7307) @[Valu.scala 171:11]
                                          node _T_7308 = lt(UInt<3>("h04"), io.vstart) @[Valu.scala 171:16]
                                          node _T_7309 = asUInt(sew_16_vd[4]) @[Valu.scala 171:33]
                                          node _T_7310 = geq(UInt<3>("h04"), io.vstart) @[Valu.scala 172:16]
                                          node _T_7311 = lt(UInt<3>("h04"), io.vl) @[Valu.scala 172:36]
                                          node _T_7312 = and(_T_7310, _T_7311) @[Valu.scala 172:29]
                                          node _T_7313 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                          node _T_7314 = bits(io.vs0, 4, 4) @[Valu.scala 173:56]
                                          node _T_7315 = eq(_T_7314, UInt<1>("h00")) @[Valu.scala 173:60]
                                          node _T_7316 = and(_T_7313, _T_7315) @[Valu.scala 173:47]
                                          node _T_7317 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                          node _T_7318 = and(_T_7316, _T_7317) @[Valu.scala 173:68]
                                          node _T_7319 = asUInt(sew_16_vd[4]) @[Valu.scala 173:92]
                                          node _T_7320 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                          node _T_7321 = bits(io.vs0, 4, 4) @[Valu.scala 174:60]
                                          node _T_7322 = eq(_T_7321, UInt<1>("h00")) @[Valu.scala 174:64]
                                          node _T_7323 = and(_T_7320, _T_7322) @[Valu.scala 174:51]
                                          node _T_7324 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                          node _T_7325 = and(_T_7323, _T_7324) @[Valu.scala 174:72]
                                          node _T_7326 = asUInt(_T_7191) @[Valu.scala 174:167]
                                          node _T_7327 = mux(_T_7325, UInt<64>("h0ffffffffffffffff"), _T_7326) @[Valu.scala 174:36]
                                          node _T_7328 = mux(_T_7318, _T_7319, _T_7327) @[Valu.scala 173:32]
                                          node _T_7329 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                          node _T_7330 = gt(UInt<3>("h04"), io.vl) @[Valu.scala 176:35]
                                          node _T_7331 = and(_T_7329, _T_7330) @[Valu.scala 176:28]
                                          node _T_7332 = lt(UInt<3>("h04"), UInt<4>("h08")) @[Valu.scala 176:50]
                                          node _T_7333 = and(_T_7331, _T_7332) @[Valu.scala 176:43]
                                          node _T_7334 = asUInt(sew_16_vd[4]) @[Valu.scala 176:64]
                                          node _T_7335 = mux(_T_7333, _T_7334, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                          node _T_7336 = mux(_T_7312, _T_7328, _T_7335) @[Valu.scala 172:11]
                                          node hi_lo_lo_9 = mux(_T_7308, _T_7309, _T_7336) @[Valu.scala 171:11]
                                          node _T_7337 = lt(UInt<3>("h05"), io.vstart) @[Valu.scala 171:16]
                                          node _T_7338 = asUInt(sew_16_vd[5]) @[Valu.scala 171:33]
                                          node _T_7339 = geq(UInt<3>("h05"), io.vstart) @[Valu.scala 172:16]
                                          node _T_7340 = lt(UInt<3>("h05"), io.vl) @[Valu.scala 172:36]
                                          node _T_7341 = and(_T_7339, _T_7340) @[Valu.scala 172:29]
                                          node _T_7342 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                          node _T_7343 = bits(io.vs0, 5, 5) @[Valu.scala 173:56]
                                          node _T_7344 = eq(_T_7343, UInt<1>("h00")) @[Valu.scala 173:60]
                                          node _T_7345 = and(_T_7342, _T_7344) @[Valu.scala 173:47]
                                          node _T_7346 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                          node _T_7347 = and(_T_7345, _T_7346) @[Valu.scala 173:68]
                                          node _T_7348 = asUInt(sew_16_vd[5]) @[Valu.scala 173:92]
                                          node _T_7349 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                          node _T_7350 = bits(io.vs0, 5, 5) @[Valu.scala 174:60]
                                          node _T_7351 = eq(_T_7350, UInt<1>("h00")) @[Valu.scala 174:64]
                                          node _T_7352 = and(_T_7349, _T_7351) @[Valu.scala 174:51]
                                          node _T_7353 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                          node _T_7354 = and(_T_7352, _T_7353) @[Valu.scala 174:72]
                                          node _T_7355 = asUInt(_T_7191) @[Valu.scala 174:167]
                                          node _T_7356 = mux(_T_7354, UInt<64>("h0ffffffffffffffff"), _T_7355) @[Valu.scala 174:36]
                                          node _T_7357 = mux(_T_7347, _T_7348, _T_7356) @[Valu.scala 173:32]
                                          node _T_7358 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                          node _T_7359 = gt(UInt<3>("h05"), io.vl) @[Valu.scala 176:35]
                                          node _T_7360 = and(_T_7358, _T_7359) @[Valu.scala 176:28]
                                          node _T_7361 = lt(UInt<3>("h05"), UInt<4>("h08")) @[Valu.scala 176:50]
                                          node _T_7362 = and(_T_7360, _T_7361) @[Valu.scala 176:43]
                                          node _T_7363 = asUInt(sew_16_vd[5]) @[Valu.scala 176:64]
                                          node _T_7364 = mux(_T_7362, _T_7363, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                          node _T_7365 = mux(_T_7341, _T_7357, _T_7364) @[Valu.scala 172:11]
                                          node hi_lo_hi_9 = mux(_T_7337, _T_7338, _T_7365) @[Valu.scala 171:11]
                                          node _T_7366 = lt(UInt<3>("h06"), io.vstart) @[Valu.scala 171:16]
                                          node _T_7367 = asUInt(sew_16_vd[6]) @[Valu.scala 171:33]
                                          node _T_7368 = geq(UInt<3>("h06"), io.vstart) @[Valu.scala 172:16]
                                          node _T_7369 = lt(UInt<3>("h06"), io.vl) @[Valu.scala 172:36]
                                          node _T_7370 = and(_T_7368, _T_7369) @[Valu.scala 172:29]
                                          node _T_7371 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                          node _T_7372 = bits(io.vs0, 6, 6) @[Valu.scala 173:56]
                                          node _T_7373 = eq(_T_7372, UInt<1>("h00")) @[Valu.scala 173:60]
                                          node _T_7374 = and(_T_7371, _T_7373) @[Valu.scala 173:47]
                                          node _T_7375 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                          node _T_7376 = and(_T_7374, _T_7375) @[Valu.scala 173:68]
                                          node _T_7377 = asUInt(sew_16_vd[6]) @[Valu.scala 173:92]
                                          node _T_7378 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                          node _T_7379 = bits(io.vs0, 6, 6) @[Valu.scala 174:60]
                                          node _T_7380 = eq(_T_7379, UInt<1>("h00")) @[Valu.scala 174:64]
                                          node _T_7381 = and(_T_7378, _T_7380) @[Valu.scala 174:51]
                                          node _T_7382 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                          node _T_7383 = and(_T_7381, _T_7382) @[Valu.scala 174:72]
                                          node _T_7384 = asUInt(_T_7191) @[Valu.scala 174:167]
                                          node _T_7385 = mux(_T_7383, UInt<64>("h0ffffffffffffffff"), _T_7384) @[Valu.scala 174:36]
                                          node _T_7386 = mux(_T_7376, _T_7377, _T_7385) @[Valu.scala 173:32]
                                          node _T_7387 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                          node _T_7388 = gt(UInt<3>("h06"), io.vl) @[Valu.scala 176:35]
                                          node _T_7389 = and(_T_7387, _T_7388) @[Valu.scala 176:28]
                                          node _T_7390 = lt(UInt<3>("h06"), UInt<4>("h08")) @[Valu.scala 176:50]
                                          node _T_7391 = and(_T_7389, _T_7390) @[Valu.scala 176:43]
                                          node _T_7392 = asUInt(sew_16_vd[6]) @[Valu.scala 176:64]
                                          node _T_7393 = mux(_T_7391, _T_7392, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                          node _T_7394 = mux(_T_7370, _T_7386, _T_7393) @[Valu.scala 172:11]
                                          node hi_hi_lo_9 = mux(_T_7366, _T_7367, _T_7394) @[Valu.scala 171:11]
                                          node _T_7395 = lt(UInt<3>("h07"), io.vstart) @[Valu.scala 171:16]
                                          node _T_7396 = asUInt(sew_16_vd[7]) @[Valu.scala 171:33]
                                          node _T_7397 = geq(UInt<3>("h07"), io.vstart) @[Valu.scala 172:16]
                                          node _T_7398 = lt(UInt<3>("h07"), io.vl) @[Valu.scala 172:36]
                                          node _T_7399 = and(_T_7397, _T_7398) @[Valu.scala 172:29]
                                          node _T_7400 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 173:39]
                                          node _T_7401 = bits(io.vs0, 7, 7) @[Valu.scala 173:56]
                                          node _T_7402 = eq(_T_7401, UInt<1>("h00")) @[Valu.scala 173:60]
                                          node _T_7403 = and(_T_7400, _T_7402) @[Valu.scala 173:47]
                                          node _T_7404 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 173:78]
                                          node _T_7405 = and(_T_7403, _T_7404) @[Valu.scala 173:68]
                                          node _T_7406 = asUInt(sew_16_vd[7]) @[Valu.scala 173:92]
                                          node _T_7407 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 174:43]
                                          node _T_7408 = bits(io.vs0, 7, 7) @[Valu.scala 174:60]
                                          node _T_7409 = eq(_T_7408, UInt<1>("h00")) @[Valu.scala 174:64]
                                          node _T_7410 = and(_T_7407, _T_7409) @[Valu.scala 174:51]
                                          node _T_7411 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 174:82]
                                          node _T_7412 = and(_T_7410, _T_7411) @[Valu.scala 174:72]
                                          node _T_7413 = asUInt(_T_7191) @[Valu.scala 174:167]
                                          node _T_7414 = mux(_T_7412, UInt<64>("h0ffffffffffffffff"), _T_7413) @[Valu.scala 174:36]
                                          node _T_7415 = mux(_T_7405, _T_7406, _T_7414) @[Valu.scala 173:32]
                                          node _T_7416 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 176:20]
                                          node _T_7417 = gt(UInt<3>("h07"), io.vl) @[Valu.scala 176:35]
                                          node _T_7418 = and(_T_7416, _T_7417) @[Valu.scala 176:28]
                                          node _T_7419 = lt(UInt<3>("h07"), UInt<4>("h08")) @[Valu.scala 176:50]
                                          node _T_7420 = and(_T_7418, _T_7419) @[Valu.scala 176:43]
                                          node _T_7421 = asUInt(sew_16_vd[7]) @[Valu.scala 176:64]
                                          node _T_7422 = mux(_T_7420, _T_7421, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 176:12]
                                          node _T_7423 = mux(_T_7399, _T_7415, _T_7422) @[Valu.scala 172:11]
                                          node hi_hi_hi_9 = mux(_T_7395, _T_7396, _T_7423) @[Valu.scala 171:11]
                                          node lo_lo_14 = cat(lo_lo_hi_9, lo_lo_lo_9) @[Cat.scala 30:58]
                                          node lo_hi_14 = cat(lo_hi_hi_9, lo_hi_lo_9) @[Cat.scala 30:58]
                                          node lo_25 = cat(lo_hi_14, lo_lo_14) @[Cat.scala 30:58]
                                          node hi_lo_14 = cat(hi_lo_hi_9, hi_lo_lo_9) @[Cat.scala 30:58]
                                          node hi_hi_14 = cat(hi_hi_hi_9, hi_hi_lo_9) @[Cat.scala 30:58]
                                          node hi_25 = cat(hi_hi_14, hi_lo_14) @[Cat.scala 30:58]
                                          node _T_7424 = cat(hi_25, lo_25) @[Cat.scala 30:58]
                                          node _T_7425 = asSInt(_T_7424) @[Valu.scala 179:24]
                                          io.v_output <= _T_7425 @[Valu.scala 274:33]
                                          skip @[Valu.scala 272:53]
                                  skip @[Valu.scala 261:28]
                                skip @[Valu.scala 258:38]
                              else : @[Valu.scala 281:38]
                                node _T_7426 = eq(io.aluc, UInt<8>("h0b8")) @[Valu.scala 281:28]
                                when _T_7426 : @[Valu.scala 281:38]
                                  node _T_7427 = eq(io.vd_addr, UInt<1>("h00")) @[Valu.scala 282:29]
                                  when _T_7427 : @[Valu.scala 282:37]
                                    io.v_output <= io.vs1 @[Valu.scala 283:29]
                                    skip @[Valu.scala 282:37]
                                  else : @[Valu.scala 284:28]
                                    node _T_7428 = eq(io.sew, UInt<2>("h03")) @[Valu.scala 285:26]
                                    when _T_7428 : @[Valu.scala 285:39]
                                      node _T_7429 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 183:16]
                                      node _T_7430 = asUInt(sew_64_vd[0]) @[Valu.scala 183:33]
                                      node _T_7431 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 184:16]
                                      node _T_7432 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 184:36]
                                      node _T_7433 = and(_T_7431, _T_7432) @[Valu.scala 184:29]
                                      node _T_7434 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                      node _T_7435 = bits(io.vs0, 0, 0) @[Valu.scala 185:56]
                                      node _T_7436 = eq(_T_7435, UInt<1>("h00")) @[Valu.scala 185:60]
                                      node _T_7437 = and(_T_7434, _T_7436) @[Valu.scala 185:47]
                                      node _T_7438 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                      node _T_7439 = and(_T_7437, _T_7438) @[Valu.scala 185:68]
                                      node _T_7440 = asUInt(sew_64_vd[0]) @[Valu.scala 185:92]
                                      node _T_7441 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                      node _T_7442 = bits(io.vs0, 0, 0) @[Valu.scala 186:60]
                                      node _T_7443 = eq(_T_7442, UInt<1>("h00")) @[Valu.scala 186:64]
                                      node _T_7444 = and(_T_7441, _T_7443) @[Valu.scala 186:51]
                                      node _T_7445 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                      node _T_7446 = and(_T_7444, _T_7445) @[Valu.scala 186:72]
                                      node _T_7447 = asUInt(sew_64_a[0]) @[Valu.scala 186:171]
                                      node _T_7448 = mux(_T_7446, UInt<64>("h0ffffffffffffffff"), _T_7447) @[Valu.scala 186:36]
                                      node _T_7449 = mux(_T_7439, _T_7440, _T_7448) @[Valu.scala 185:32]
                                      node _T_7450 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                      node _T_7451 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 188:35]
                                      node _T_7452 = and(_T_7450, _T_7451) @[Valu.scala 188:28]
                                      node _T_7453 = lt(UInt<1>("h00"), UInt<2>("h02")) @[Valu.scala 188:50]
                                      node _T_7454 = and(_T_7452, _T_7453) @[Valu.scala 188:43]
                                      node _T_7455 = asUInt(sew_64_vd[0]) @[Valu.scala 188:64]
                                      node _T_7456 = mux(_T_7454, _T_7455, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                      node _T_7457 = mux(_T_7433, _T_7449, _T_7456) @[Valu.scala 184:11]
                                      node lo_26 = mux(_T_7429, _T_7430, _T_7457) @[Valu.scala 183:11]
                                      node _T_7458 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 183:16]
                                      node _T_7459 = asUInt(sew_64_vd[1]) @[Valu.scala 183:33]
                                      node _T_7460 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 184:16]
                                      node _T_7461 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 184:36]
                                      node _T_7462 = and(_T_7460, _T_7461) @[Valu.scala 184:29]
                                      node _T_7463 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                      node _T_7464 = bits(io.vs0, 1, 1) @[Valu.scala 185:56]
                                      node _T_7465 = eq(_T_7464, UInt<1>("h00")) @[Valu.scala 185:60]
                                      node _T_7466 = and(_T_7463, _T_7465) @[Valu.scala 185:47]
                                      node _T_7467 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                      node _T_7468 = and(_T_7466, _T_7467) @[Valu.scala 185:68]
                                      node _T_7469 = asUInt(sew_64_vd[1]) @[Valu.scala 185:92]
                                      node _T_7470 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                      node _T_7471 = bits(io.vs0, 1, 1) @[Valu.scala 186:60]
                                      node _T_7472 = eq(_T_7471, UInt<1>("h00")) @[Valu.scala 186:64]
                                      node _T_7473 = and(_T_7470, _T_7472) @[Valu.scala 186:51]
                                      node _T_7474 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                      node _T_7475 = and(_T_7473, _T_7474) @[Valu.scala 186:72]
                                      node _T_7476 = asUInt(sew_64_a[1]) @[Valu.scala 186:171]
                                      node _T_7477 = mux(_T_7475, UInt<64>("h0ffffffffffffffff"), _T_7476) @[Valu.scala 186:36]
                                      node _T_7478 = mux(_T_7468, _T_7469, _T_7477) @[Valu.scala 185:32]
                                      node _T_7479 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                      node _T_7480 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 188:35]
                                      node _T_7481 = and(_T_7479, _T_7480) @[Valu.scala 188:28]
                                      node _T_7482 = lt(UInt<1>("h01"), UInt<2>("h02")) @[Valu.scala 188:50]
                                      node _T_7483 = and(_T_7481, _T_7482) @[Valu.scala 188:43]
                                      node _T_7484 = asUInt(sew_64_vd[1]) @[Valu.scala 188:64]
                                      node _T_7485 = mux(_T_7483, _T_7484, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                      node _T_7486 = mux(_T_7462, _T_7478, _T_7485) @[Valu.scala 184:11]
                                      node hi_26 = mux(_T_7458, _T_7459, _T_7486) @[Valu.scala 183:11]
                                      node _T_7487 = cat(hi_26, lo_26) @[Cat.scala 30:58]
                                      node _T_7488 = asSInt(_T_7487) @[Valu.scala 191:24]
                                      io.v_output <= _T_7488 @[Valu.scala 286:21]
                                      skip @[Valu.scala 285:39]
                                    else : @[Valu.scala 288:41]
                                      node _T_7489 = eq(io.sew, UInt<2>("h02")) @[Valu.scala 288:27]
                                      when _T_7489 : @[Valu.scala 288:41]
                                        node _T_7490 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 183:16]
                                        node _T_7491 = asUInt(sew_32_vd[0]) @[Valu.scala 183:33]
                                        node _T_7492 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 184:16]
                                        node _T_7493 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 184:36]
                                        node _T_7494 = and(_T_7492, _T_7493) @[Valu.scala 184:29]
                                        node _T_7495 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                        node _T_7496 = bits(io.vs0, 0, 0) @[Valu.scala 185:56]
                                        node _T_7497 = eq(_T_7496, UInt<1>("h00")) @[Valu.scala 185:60]
                                        node _T_7498 = and(_T_7495, _T_7497) @[Valu.scala 185:47]
                                        node _T_7499 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                        node _T_7500 = and(_T_7498, _T_7499) @[Valu.scala 185:68]
                                        node _T_7501 = asUInt(sew_32_vd[0]) @[Valu.scala 185:92]
                                        node _T_7502 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                        node _T_7503 = bits(io.vs0, 0, 0) @[Valu.scala 186:60]
                                        node _T_7504 = eq(_T_7503, UInt<1>("h00")) @[Valu.scala 186:64]
                                        node _T_7505 = and(_T_7502, _T_7504) @[Valu.scala 186:51]
                                        node _T_7506 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                        node _T_7507 = and(_T_7505, _T_7506) @[Valu.scala 186:72]
                                        node _T_7508 = asUInt(sew_32_a[0]) @[Valu.scala 186:171]
                                        node _T_7509 = mux(_T_7507, UInt<64>("h0ffffffffffffffff"), _T_7508) @[Valu.scala 186:36]
                                        node _T_7510 = mux(_T_7500, _T_7501, _T_7509) @[Valu.scala 185:32]
                                        node _T_7511 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                        node _T_7512 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 188:35]
                                        node _T_7513 = and(_T_7511, _T_7512) @[Valu.scala 188:28]
                                        node _T_7514 = lt(UInt<1>("h00"), UInt<3>("h04")) @[Valu.scala 188:50]
                                        node _T_7515 = and(_T_7513, _T_7514) @[Valu.scala 188:43]
                                        node _T_7516 = asUInt(sew_32_vd[0]) @[Valu.scala 188:64]
                                        node _T_7517 = mux(_T_7515, _T_7516, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                        node _T_7518 = mux(_T_7494, _T_7510, _T_7517) @[Valu.scala 184:11]
                                        node lo_lo_15 = mux(_T_7490, _T_7491, _T_7518) @[Valu.scala 183:11]
                                        node _T_7519 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 183:16]
                                        node _T_7520 = asUInt(sew_32_vd[1]) @[Valu.scala 183:33]
                                        node _T_7521 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 184:16]
                                        node _T_7522 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 184:36]
                                        node _T_7523 = and(_T_7521, _T_7522) @[Valu.scala 184:29]
                                        node _T_7524 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                        node _T_7525 = bits(io.vs0, 1, 1) @[Valu.scala 185:56]
                                        node _T_7526 = eq(_T_7525, UInt<1>("h00")) @[Valu.scala 185:60]
                                        node _T_7527 = and(_T_7524, _T_7526) @[Valu.scala 185:47]
                                        node _T_7528 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                        node _T_7529 = and(_T_7527, _T_7528) @[Valu.scala 185:68]
                                        node _T_7530 = asUInt(sew_32_vd[1]) @[Valu.scala 185:92]
                                        node _T_7531 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                        node _T_7532 = bits(io.vs0, 1, 1) @[Valu.scala 186:60]
                                        node _T_7533 = eq(_T_7532, UInt<1>("h00")) @[Valu.scala 186:64]
                                        node _T_7534 = and(_T_7531, _T_7533) @[Valu.scala 186:51]
                                        node _T_7535 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                        node _T_7536 = and(_T_7534, _T_7535) @[Valu.scala 186:72]
                                        node _T_7537 = asUInt(sew_32_a[1]) @[Valu.scala 186:171]
                                        node _T_7538 = mux(_T_7536, UInt<64>("h0ffffffffffffffff"), _T_7537) @[Valu.scala 186:36]
                                        node _T_7539 = mux(_T_7529, _T_7530, _T_7538) @[Valu.scala 185:32]
                                        node _T_7540 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                        node _T_7541 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 188:35]
                                        node _T_7542 = and(_T_7540, _T_7541) @[Valu.scala 188:28]
                                        node _T_7543 = lt(UInt<1>("h01"), UInt<3>("h04")) @[Valu.scala 188:50]
                                        node _T_7544 = and(_T_7542, _T_7543) @[Valu.scala 188:43]
                                        node _T_7545 = asUInt(sew_32_vd[1]) @[Valu.scala 188:64]
                                        node _T_7546 = mux(_T_7544, _T_7545, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                        node _T_7547 = mux(_T_7523, _T_7539, _T_7546) @[Valu.scala 184:11]
                                        node lo_hi_15 = mux(_T_7519, _T_7520, _T_7547) @[Valu.scala 183:11]
                                        node _T_7548 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 183:16]
                                        node _T_7549 = asUInt(sew_32_vd[2]) @[Valu.scala 183:33]
                                        node _T_7550 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 184:16]
                                        node _T_7551 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 184:36]
                                        node _T_7552 = and(_T_7550, _T_7551) @[Valu.scala 184:29]
                                        node _T_7553 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                        node _T_7554 = bits(io.vs0, 2, 2) @[Valu.scala 185:56]
                                        node _T_7555 = eq(_T_7554, UInt<1>("h00")) @[Valu.scala 185:60]
                                        node _T_7556 = and(_T_7553, _T_7555) @[Valu.scala 185:47]
                                        node _T_7557 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                        node _T_7558 = and(_T_7556, _T_7557) @[Valu.scala 185:68]
                                        node _T_7559 = asUInt(sew_32_vd[2]) @[Valu.scala 185:92]
                                        node _T_7560 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                        node _T_7561 = bits(io.vs0, 2, 2) @[Valu.scala 186:60]
                                        node _T_7562 = eq(_T_7561, UInt<1>("h00")) @[Valu.scala 186:64]
                                        node _T_7563 = and(_T_7560, _T_7562) @[Valu.scala 186:51]
                                        node _T_7564 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                        node _T_7565 = and(_T_7563, _T_7564) @[Valu.scala 186:72]
                                        node _T_7566 = asUInt(sew_32_a[2]) @[Valu.scala 186:171]
                                        node _T_7567 = mux(_T_7565, UInt<64>("h0ffffffffffffffff"), _T_7566) @[Valu.scala 186:36]
                                        node _T_7568 = mux(_T_7558, _T_7559, _T_7567) @[Valu.scala 185:32]
                                        node _T_7569 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                        node _T_7570 = gt(UInt<2>("h02"), io.vl) @[Valu.scala 188:35]
                                        node _T_7571 = and(_T_7569, _T_7570) @[Valu.scala 188:28]
                                        node _T_7572 = lt(UInt<2>("h02"), UInt<3>("h04")) @[Valu.scala 188:50]
                                        node _T_7573 = and(_T_7571, _T_7572) @[Valu.scala 188:43]
                                        node _T_7574 = asUInt(sew_32_vd[2]) @[Valu.scala 188:64]
                                        node _T_7575 = mux(_T_7573, _T_7574, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                        node _T_7576 = mux(_T_7552, _T_7568, _T_7575) @[Valu.scala 184:11]
                                        node hi_lo_15 = mux(_T_7548, _T_7549, _T_7576) @[Valu.scala 183:11]
                                        node _T_7577 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 183:16]
                                        node _T_7578 = asUInt(sew_32_vd[3]) @[Valu.scala 183:33]
                                        node _T_7579 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 184:16]
                                        node _T_7580 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 184:36]
                                        node _T_7581 = and(_T_7579, _T_7580) @[Valu.scala 184:29]
                                        node _T_7582 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                        node _T_7583 = bits(io.vs0, 3, 3) @[Valu.scala 185:56]
                                        node _T_7584 = eq(_T_7583, UInt<1>("h00")) @[Valu.scala 185:60]
                                        node _T_7585 = and(_T_7582, _T_7584) @[Valu.scala 185:47]
                                        node _T_7586 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                        node _T_7587 = and(_T_7585, _T_7586) @[Valu.scala 185:68]
                                        node _T_7588 = asUInt(sew_32_vd[3]) @[Valu.scala 185:92]
                                        node _T_7589 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                        node _T_7590 = bits(io.vs0, 3, 3) @[Valu.scala 186:60]
                                        node _T_7591 = eq(_T_7590, UInt<1>("h00")) @[Valu.scala 186:64]
                                        node _T_7592 = and(_T_7589, _T_7591) @[Valu.scala 186:51]
                                        node _T_7593 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                        node _T_7594 = and(_T_7592, _T_7593) @[Valu.scala 186:72]
                                        node _T_7595 = asUInt(sew_32_a[3]) @[Valu.scala 186:171]
                                        node _T_7596 = mux(_T_7594, UInt<64>("h0ffffffffffffffff"), _T_7595) @[Valu.scala 186:36]
                                        node _T_7597 = mux(_T_7587, _T_7588, _T_7596) @[Valu.scala 185:32]
                                        node _T_7598 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                        node _T_7599 = gt(UInt<2>("h03"), io.vl) @[Valu.scala 188:35]
                                        node _T_7600 = and(_T_7598, _T_7599) @[Valu.scala 188:28]
                                        node _T_7601 = lt(UInt<2>("h03"), UInt<3>("h04")) @[Valu.scala 188:50]
                                        node _T_7602 = and(_T_7600, _T_7601) @[Valu.scala 188:43]
                                        node _T_7603 = asUInt(sew_32_vd[3]) @[Valu.scala 188:64]
                                        node _T_7604 = mux(_T_7602, _T_7603, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                        node _T_7605 = mux(_T_7581, _T_7597, _T_7604) @[Valu.scala 184:11]
                                        node hi_hi_15 = mux(_T_7577, _T_7578, _T_7605) @[Valu.scala 183:11]
                                        node lo_27 = cat(lo_hi_15, lo_lo_15) @[Cat.scala 30:58]
                                        node hi_27 = cat(hi_hi_15, hi_lo_15) @[Cat.scala 30:58]
                                        node _T_7606 = cat(hi_27, lo_27) @[Cat.scala 30:58]
                                        node _T_7607 = asSInt(_T_7606) @[Valu.scala 191:24]
                                        io.v_output <= _T_7607 @[Valu.scala 289:22]
                                        skip @[Valu.scala 288:41]
                                      else : @[Valu.scala 291:41]
                                        node _T_7608 = eq(io.sew, UInt<1>("h00")) @[Valu.scala 291:27]
                                        when _T_7608 : @[Valu.scala 291:41]
                                          node _T_7609 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7610 = asUInt(sew_8_vd[0]) @[Valu.scala 183:33]
                                          node _T_7611 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7612 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 184:36]
                                          node _T_7613 = and(_T_7611, _T_7612) @[Valu.scala 184:29]
                                          node _T_7614 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7615 = bits(io.vs0, 0, 0) @[Valu.scala 185:56]
                                          node _T_7616 = eq(_T_7615, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7617 = and(_T_7614, _T_7616) @[Valu.scala 185:47]
                                          node _T_7618 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7619 = and(_T_7617, _T_7618) @[Valu.scala 185:68]
                                          node _T_7620 = asUInt(sew_8_vd[0]) @[Valu.scala 185:92]
                                          node _T_7621 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7622 = bits(io.vs0, 0, 0) @[Valu.scala 186:60]
                                          node _T_7623 = eq(_T_7622, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_7624 = and(_T_7621, _T_7623) @[Valu.scala 186:51]
                                          node _T_7625 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_7626 = and(_T_7624, _T_7625) @[Valu.scala 186:72]
                                          node _T_7627 = asUInt(sew_8_a[0]) @[Valu.scala 186:171]
                                          node _T_7628 = mux(_T_7626, UInt<64>("h0ffffffffffffffff"), _T_7627) @[Valu.scala 186:36]
                                          node _T_7629 = mux(_T_7619, _T_7620, _T_7628) @[Valu.scala 185:32]
                                          node _T_7630 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_7631 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 188:35]
                                          node _T_7632 = and(_T_7630, _T_7631) @[Valu.scala 188:28]
                                          node _T_7633 = lt(UInt<1>("h00"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_7634 = and(_T_7632, _T_7633) @[Valu.scala 188:43]
                                          node _T_7635 = asUInt(sew_8_vd[0]) @[Valu.scala 188:64]
                                          node _T_7636 = mux(_T_7634, _T_7635, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_7637 = mux(_T_7613, _T_7629, _T_7636) @[Valu.scala 184:11]
                                          node lo_lo_lo_lo_5 = mux(_T_7609, _T_7610, _T_7637) @[Valu.scala 183:11]
                                          node _T_7638 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7639 = asUInt(sew_8_vd[1]) @[Valu.scala 183:33]
                                          node _T_7640 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7641 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 184:36]
                                          node _T_7642 = and(_T_7640, _T_7641) @[Valu.scala 184:29]
                                          node _T_7643 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7644 = bits(io.vs0, 1, 1) @[Valu.scala 185:56]
                                          node _T_7645 = eq(_T_7644, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7646 = and(_T_7643, _T_7645) @[Valu.scala 185:47]
                                          node _T_7647 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7648 = and(_T_7646, _T_7647) @[Valu.scala 185:68]
                                          node _T_7649 = asUInt(sew_8_vd[1]) @[Valu.scala 185:92]
                                          node _T_7650 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7651 = bits(io.vs0, 1, 1) @[Valu.scala 186:60]
                                          node _T_7652 = eq(_T_7651, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_7653 = and(_T_7650, _T_7652) @[Valu.scala 186:51]
                                          node _T_7654 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_7655 = and(_T_7653, _T_7654) @[Valu.scala 186:72]
                                          node _T_7656 = asUInt(sew_8_a[1]) @[Valu.scala 186:171]
                                          node _T_7657 = mux(_T_7655, UInt<64>("h0ffffffffffffffff"), _T_7656) @[Valu.scala 186:36]
                                          node _T_7658 = mux(_T_7648, _T_7649, _T_7657) @[Valu.scala 185:32]
                                          node _T_7659 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_7660 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 188:35]
                                          node _T_7661 = and(_T_7659, _T_7660) @[Valu.scala 188:28]
                                          node _T_7662 = lt(UInt<1>("h01"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_7663 = and(_T_7661, _T_7662) @[Valu.scala 188:43]
                                          node _T_7664 = asUInt(sew_8_vd[1]) @[Valu.scala 188:64]
                                          node _T_7665 = mux(_T_7663, _T_7664, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_7666 = mux(_T_7642, _T_7658, _T_7665) @[Valu.scala 184:11]
                                          node lo_lo_lo_hi_5 = mux(_T_7638, _T_7639, _T_7666) @[Valu.scala 183:11]
                                          node _T_7667 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7668 = asUInt(sew_8_vd[2]) @[Valu.scala 183:33]
                                          node _T_7669 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7670 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 184:36]
                                          node _T_7671 = and(_T_7669, _T_7670) @[Valu.scala 184:29]
                                          node _T_7672 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7673 = bits(io.vs0, 2, 2) @[Valu.scala 185:56]
                                          node _T_7674 = eq(_T_7673, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7675 = and(_T_7672, _T_7674) @[Valu.scala 185:47]
                                          node _T_7676 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7677 = and(_T_7675, _T_7676) @[Valu.scala 185:68]
                                          node _T_7678 = asUInt(sew_8_vd[2]) @[Valu.scala 185:92]
                                          node _T_7679 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7680 = bits(io.vs0, 2, 2) @[Valu.scala 186:60]
                                          node _T_7681 = eq(_T_7680, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_7682 = and(_T_7679, _T_7681) @[Valu.scala 186:51]
                                          node _T_7683 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_7684 = and(_T_7682, _T_7683) @[Valu.scala 186:72]
                                          node _T_7685 = asUInt(sew_8_a[2]) @[Valu.scala 186:171]
                                          node _T_7686 = mux(_T_7684, UInt<64>("h0ffffffffffffffff"), _T_7685) @[Valu.scala 186:36]
                                          node _T_7687 = mux(_T_7677, _T_7678, _T_7686) @[Valu.scala 185:32]
                                          node _T_7688 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_7689 = gt(UInt<2>("h02"), io.vl) @[Valu.scala 188:35]
                                          node _T_7690 = and(_T_7688, _T_7689) @[Valu.scala 188:28]
                                          node _T_7691 = lt(UInt<2>("h02"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_7692 = and(_T_7690, _T_7691) @[Valu.scala 188:43]
                                          node _T_7693 = asUInt(sew_8_vd[2]) @[Valu.scala 188:64]
                                          node _T_7694 = mux(_T_7692, _T_7693, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_7695 = mux(_T_7671, _T_7687, _T_7694) @[Valu.scala 184:11]
                                          node lo_lo_hi_lo_5 = mux(_T_7667, _T_7668, _T_7695) @[Valu.scala 183:11]
                                          node _T_7696 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7697 = asUInt(sew_8_vd[3]) @[Valu.scala 183:33]
                                          node _T_7698 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7699 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 184:36]
                                          node _T_7700 = and(_T_7698, _T_7699) @[Valu.scala 184:29]
                                          node _T_7701 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7702 = bits(io.vs0, 3, 3) @[Valu.scala 185:56]
                                          node _T_7703 = eq(_T_7702, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7704 = and(_T_7701, _T_7703) @[Valu.scala 185:47]
                                          node _T_7705 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7706 = and(_T_7704, _T_7705) @[Valu.scala 185:68]
                                          node _T_7707 = asUInt(sew_8_vd[3]) @[Valu.scala 185:92]
                                          node _T_7708 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7709 = bits(io.vs0, 3, 3) @[Valu.scala 186:60]
                                          node _T_7710 = eq(_T_7709, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_7711 = and(_T_7708, _T_7710) @[Valu.scala 186:51]
                                          node _T_7712 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_7713 = and(_T_7711, _T_7712) @[Valu.scala 186:72]
                                          node _T_7714 = asUInt(sew_8_a[3]) @[Valu.scala 186:171]
                                          node _T_7715 = mux(_T_7713, UInt<64>("h0ffffffffffffffff"), _T_7714) @[Valu.scala 186:36]
                                          node _T_7716 = mux(_T_7706, _T_7707, _T_7715) @[Valu.scala 185:32]
                                          node _T_7717 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_7718 = gt(UInt<2>("h03"), io.vl) @[Valu.scala 188:35]
                                          node _T_7719 = and(_T_7717, _T_7718) @[Valu.scala 188:28]
                                          node _T_7720 = lt(UInt<2>("h03"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_7721 = and(_T_7719, _T_7720) @[Valu.scala 188:43]
                                          node _T_7722 = asUInt(sew_8_vd[3]) @[Valu.scala 188:64]
                                          node _T_7723 = mux(_T_7721, _T_7722, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_7724 = mux(_T_7700, _T_7716, _T_7723) @[Valu.scala 184:11]
                                          node lo_lo_hi_hi_5 = mux(_T_7696, _T_7697, _T_7724) @[Valu.scala 183:11]
                                          node _T_7725 = lt(UInt<3>("h04"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7726 = asUInt(sew_8_vd[4]) @[Valu.scala 183:33]
                                          node _T_7727 = geq(UInt<3>("h04"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7728 = lt(UInt<3>("h04"), io.vl) @[Valu.scala 184:36]
                                          node _T_7729 = and(_T_7727, _T_7728) @[Valu.scala 184:29]
                                          node _T_7730 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7731 = bits(io.vs0, 4, 4) @[Valu.scala 185:56]
                                          node _T_7732 = eq(_T_7731, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7733 = and(_T_7730, _T_7732) @[Valu.scala 185:47]
                                          node _T_7734 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7735 = and(_T_7733, _T_7734) @[Valu.scala 185:68]
                                          node _T_7736 = asUInt(sew_8_vd[4]) @[Valu.scala 185:92]
                                          node _T_7737 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7738 = bits(io.vs0, 4, 4) @[Valu.scala 186:60]
                                          node _T_7739 = eq(_T_7738, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_7740 = and(_T_7737, _T_7739) @[Valu.scala 186:51]
                                          node _T_7741 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_7742 = and(_T_7740, _T_7741) @[Valu.scala 186:72]
                                          node _T_7743 = asUInt(sew_8_a[4]) @[Valu.scala 186:171]
                                          node _T_7744 = mux(_T_7742, UInt<64>("h0ffffffffffffffff"), _T_7743) @[Valu.scala 186:36]
                                          node _T_7745 = mux(_T_7735, _T_7736, _T_7744) @[Valu.scala 185:32]
                                          node _T_7746 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_7747 = gt(UInt<3>("h04"), io.vl) @[Valu.scala 188:35]
                                          node _T_7748 = and(_T_7746, _T_7747) @[Valu.scala 188:28]
                                          node _T_7749 = lt(UInt<3>("h04"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_7750 = and(_T_7748, _T_7749) @[Valu.scala 188:43]
                                          node _T_7751 = asUInt(sew_8_vd[4]) @[Valu.scala 188:64]
                                          node _T_7752 = mux(_T_7750, _T_7751, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_7753 = mux(_T_7729, _T_7745, _T_7752) @[Valu.scala 184:11]
                                          node lo_hi_lo_lo_5 = mux(_T_7725, _T_7726, _T_7753) @[Valu.scala 183:11]
                                          node _T_7754 = lt(UInt<3>("h05"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7755 = asUInt(sew_8_vd[5]) @[Valu.scala 183:33]
                                          node _T_7756 = geq(UInt<3>("h05"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7757 = lt(UInt<3>("h05"), io.vl) @[Valu.scala 184:36]
                                          node _T_7758 = and(_T_7756, _T_7757) @[Valu.scala 184:29]
                                          node _T_7759 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7760 = bits(io.vs0, 5, 5) @[Valu.scala 185:56]
                                          node _T_7761 = eq(_T_7760, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7762 = and(_T_7759, _T_7761) @[Valu.scala 185:47]
                                          node _T_7763 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7764 = and(_T_7762, _T_7763) @[Valu.scala 185:68]
                                          node _T_7765 = asUInt(sew_8_vd[5]) @[Valu.scala 185:92]
                                          node _T_7766 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7767 = bits(io.vs0, 5, 5) @[Valu.scala 186:60]
                                          node _T_7768 = eq(_T_7767, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_7769 = and(_T_7766, _T_7768) @[Valu.scala 186:51]
                                          node _T_7770 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_7771 = and(_T_7769, _T_7770) @[Valu.scala 186:72]
                                          node _T_7772 = asUInt(sew_8_a[5]) @[Valu.scala 186:171]
                                          node _T_7773 = mux(_T_7771, UInt<64>("h0ffffffffffffffff"), _T_7772) @[Valu.scala 186:36]
                                          node _T_7774 = mux(_T_7764, _T_7765, _T_7773) @[Valu.scala 185:32]
                                          node _T_7775 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_7776 = gt(UInt<3>("h05"), io.vl) @[Valu.scala 188:35]
                                          node _T_7777 = and(_T_7775, _T_7776) @[Valu.scala 188:28]
                                          node _T_7778 = lt(UInt<3>("h05"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_7779 = and(_T_7777, _T_7778) @[Valu.scala 188:43]
                                          node _T_7780 = asUInt(sew_8_vd[5]) @[Valu.scala 188:64]
                                          node _T_7781 = mux(_T_7779, _T_7780, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_7782 = mux(_T_7758, _T_7774, _T_7781) @[Valu.scala 184:11]
                                          node lo_hi_lo_hi_5 = mux(_T_7754, _T_7755, _T_7782) @[Valu.scala 183:11]
                                          node _T_7783 = lt(UInt<3>("h06"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7784 = asUInt(sew_8_vd[6]) @[Valu.scala 183:33]
                                          node _T_7785 = geq(UInt<3>("h06"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7786 = lt(UInt<3>("h06"), io.vl) @[Valu.scala 184:36]
                                          node _T_7787 = and(_T_7785, _T_7786) @[Valu.scala 184:29]
                                          node _T_7788 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7789 = bits(io.vs0, 6, 6) @[Valu.scala 185:56]
                                          node _T_7790 = eq(_T_7789, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7791 = and(_T_7788, _T_7790) @[Valu.scala 185:47]
                                          node _T_7792 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7793 = and(_T_7791, _T_7792) @[Valu.scala 185:68]
                                          node _T_7794 = asUInt(sew_8_vd[6]) @[Valu.scala 185:92]
                                          node _T_7795 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7796 = bits(io.vs0, 6, 6) @[Valu.scala 186:60]
                                          node _T_7797 = eq(_T_7796, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_7798 = and(_T_7795, _T_7797) @[Valu.scala 186:51]
                                          node _T_7799 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_7800 = and(_T_7798, _T_7799) @[Valu.scala 186:72]
                                          node _T_7801 = asUInt(sew_8_a[6]) @[Valu.scala 186:171]
                                          node _T_7802 = mux(_T_7800, UInt<64>("h0ffffffffffffffff"), _T_7801) @[Valu.scala 186:36]
                                          node _T_7803 = mux(_T_7793, _T_7794, _T_7802) @[Valu.scala 185:32]
                                          node _T_7804 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_7805 = gt(UInt<3>("h06"), io.vl) @[Valu.scala 188:35]
                                          node _T_7806 = and(_T_7804, _T_7805) @[Valu.scala 188:28]
                                          node _T_7807 = lt(UInt<3>("h06"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_7808 = and(_T_7806, _T_7807) @[Valu.scala 188:43]
                                          node _T_7809 = asUInt(sew_8_vd[6]) @[Valu.scala 188:64]
                                          node _T_7810 = mux(_T_7808, _T_7809, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_7811 = mux(_T_7787, _T_7803, _T_7810) @[Valu.scala 184:11]
                                          node lo_hi_hi_lo_5 = mux(_T_7783, _T_7784, _T_7811) @[Valu.scala 183:11]
                                          node _T_7812 = lt(UInt<3>("h07"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7813 = asUInt(sew_8_vd[7]) @[Valu.scala 183:33]
                                          node _T_7814 = geq(UInt<3>("h07"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7815 = lt(UInt<3>("h07"), io.vl) @[Valu.scala 184:36]
                                          node _T_7816 = and(_T_7814, _T_7815) @[Valu.scala 184:29]
                                          node _T_7817 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7818 = bits(io.vs0, 7, 7) @[Valu.scala 185:56]
                                          node _T_7819 = eq(_T_7818, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7820 = and(_T_7817, _T_7819) @[Valu.scala 185:47]
                                          node _T_7821 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7822 = and(_T_7820, _T_7821) @[Valu.scala 185:68]
                                          node _T_7823 = asUInt(sew_8_vd[7]) @[Valu.scala 185:92]
                                          node _T_7824 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7825 = bits(io.vs0, 7, 7) @[Valu.scala 186:60]
                                          node _T_7826 = eq(_T_7825, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_7827 = and(_T_7824, _T_7826) @[Valu.scala 186:51]
                                          node _T_7828 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_7829 = and(_T_7827, _T_7828) @[Valu.scala 186:72]
                                          node _T_7830 = asUInt(sew_8_a[7]) @[Valu.scala 186:171]
                                          node _T_7831 = mux(_T_7829, UInt<64>("h0ffffffffffffffff"), _T_7830) @[Valu.scala 186:36]
                                          node _T_7832 = mux(_T_7822, _T_7823, _T_7831) @[Valu.scala 185:32]
                                          node _T_7833 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_7834 = gt(UInt<3>("h07"), io.vl) @[Valu.scala 188:35]
                                          node _T_7835 = and(_T_7833, _T_7834) @[Valu.scala 188:28]
                                          node _T_7836 = lt(UInt<3>("h07"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_7837 = and(_T_7835, _T_7836) @[Valu.scala 188:43]
                                          node _T_7838 = asUInt(sew_8_vd[7]) @[Valu.scala 188:64]
                                          node _T_7839 = mux(_T_7837, _T_7838, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_7840 = mux(_T_7816, _T_7832, _T_7839) @[Valu.scala 184:11]
                                          node lo_hi_hi_hi_5 = mux(_T_7812, _T_7813, _T_7840) @[Valu.scala 183:11]
                                          node _T_7841 = lt(UInt<4>("h08"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7842 = asUInt(sew_8_vd[8]) @[Valu.scala 183:33]
                                          node _T_7843 = geq(UInt<4>("h08"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7844 = lt(UInt<4>("h08"), io.vl) @[Valu.scala 184:36]
                                          node _T_7845 = and(_T_7843, _T_7844) @[Valu.scala 184:29]
                                          node _T_7846 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7847 = bits(io.vs0, 8, 8) @[Valu.scala 185:56]
                                          node _T_7848 = eq(_T_7847, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7849 = and(_T_7846, _T_7848) @[Valu.scala 185:47]
                                          node _T_7850 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7851 = and(_T_7849, _T_7850) @[Valu.scala 185:68]
                                          node _T_7852 = asUInt(sew_8_vd[8]) @[Valu.scala 185:92]
                                          node _T_7853 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7854 = bits(io.vs0, 8, 8) @[Valu.scala 186:60]
                                          node _T_7855 = eq(_T_7854, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_7856 = and(_T_7853, _T_7855) @[Valu.scala 186:51]
                                          node _T_7857 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_7858 = and(_T_7856, _T_7857) @[Valu.scala 186:72]
                                          node _T_7859 = asUInt(sew_8_a[8]) @[Valu.scala 186:171]
                                          node _T_7860 = mux(_T_7858, UInt<64>("h0ffffffffffffffff"), _T_7859) @[Valu.scala 186:36]
                                          node _T_7861 = mux(_T_7851, _T_7852, _T_7860) @[Valu.scala 185:32]
                                          node _T_7862 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_7863 = gt(UInt<4>("h08"), io.vl) @[Valu.scala 188:35]
                                          node _T_7864 = and(_T_7862, _T_7863) @[Valu.scala 188:28]
                                          node _T_7865 = lt(UInt<4>("h08"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_7866 = and(_T_7864, _T_7865) @[Valu.scala 188:43]
                                          node _T_7867 = asUInt(sew_8_vd[8]) @[Valu.scala 188:64]
                                          node _T_7868 = mux(_T_7866, _T_7867, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_7869 = mux(_T_7845, _T_7861, _T_7868) @[Valu.scala 184:11]
                                          node hi_lo_lo_lo_5 = mux(_T_7841, _T_7842, _T_7869) @[Valu.scala 183:11]
                                          node _T_7870 = lt(UInt<4>("h09"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7871 = asUInt(sew_8_vd[9]) @[Valu.scala 183:33]
                                          node _T_7872 = geq(UInt<4>("h09"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7873 = lt(UInt<4>("h09"), io.vl) @[Valu.scala 184:36]
                                          node _T_7874 = and(_T_7872, _T_7873) @[Valu.scala 184:29]
                                          node _T_7875 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7876 = bits(io.vs0, 9, 9) @[Valu.scala 185:56]
                                          node _T_7877 = eq(_T_7876, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7878 = and(_T_7875, _T_7877) @[Valu.scala 185:47]
                                          node _T_7879 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7880 = and(_T_7878, _T_7879) @[Valu.scala 185:68]
                                          node _T_7881 = asUInt(sew_8_vd[9]) @[Valu.scala 185:92]
                                          node _T_7882 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7883 = bits(io.vs0, 9, 9) @[Valu.scala 186:60]
                                          node _T_7884 = eq(_T_7883, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_7885 = and(_T_7882, _T_7884) @[Valu.scala 186:51]
                                          node _T_7886 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_7887 = and(_T_7885, _T_7886) @[Valu.scala 186:72]
                                          node _T_7888 = asUInt(sew_8_a[9]) @[Valu.scala 186:171]
                                          node _T_7889 = mux(_T_7887, UInt<64>("h0ffffffffffffffff"), _T_7888) @[Valu.scala 186:36]
                                          node _T_7890 = mux(_T_7880, _T_7881, _T_7889) @[Valu.scala 185:32]
                                          node _T_7891 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_7892 = gt(UInt<4>("h09"), io.vl) @[Valu.scala 188:35]
                                          node _T_7893 = and(_T_7891, _T_7892) @[Valu.scala 188:28]
                                          node _T_7894 = lt(UInt<4>("h09"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_7895 = and(_T_7893, _T_7894) @[Valu.scala 188:43]
                                          node _T_7896 = asUInt(sew_8_vd[9]) @[Valu.scala 188:64]
                                          node _T_7897 = mux(_T_7895, _T_7896, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_7898 = mux(_T_7874, _T_7890, _T_7897) @[Valu.scala 184:11]
                                          node hi_lo_lo_hi_5 = mux(_T_7870, _T_7871, _T_7898) @[Valu.scala 183:11]
                                          node _T_7899 = lt(UInt<4>("h0a"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7900 = asUInt(sew_8_vd[10]) @[Valu.scala 183:33]
                                          node _T_7901 = geq(UInt<4>("h0a"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7902 = lt(UInt<4>("h0a"), io.vl) @[Valu.scala 184:36]
                                          node _T_7903 = and(_T_7901, _T_7902) @[Valu.scala 184:29]
                                          node _T_7904 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7905 = bits(io.vs0, 10, 10) @[Valu.scala 185:56]
                                          node _T_7906 = eq(_T_7905, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7907 = and(_T_7904, _T_7906) @[Valu.scala 185:47]
                                          node _T_7908 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7909 = and(_T_7907, _T_7908) @[Valu.scala 185:68]
                                          node _T_7910 = asUInt(sew_8_vd[10]) @[Valu.scala 185:92]
                                          node _T_7911 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7912 = bits(io.vs0, 10, 10) @[Valu.scala 186:60]
                                          node _T_7913 = eq(_T_7912, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_7914 = and(_T_7911, _T_7913) @[Valu.scala 186:51]
                                          node _T_7915 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_7916 = and(_T_7914, _T_7915) @[Valu.scala 186:72]
                                          node _T_7917 = asUInt(sew_8_a[10]) @[Valu.scala 186:171]
                                          node _T_7918 = mux(_T_7916, UInt<64>("h0ffffffffffffffff"), _T_7917) @[Valu.scala 186:36]
                                          node _T_7919 = mux(_T_7909, _T_7910, _T_7918) @[Valu.scala 185:32]
                                          node _T_7920 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_7921 = gt(UInt<4>("h0a"), io.vl) @[Valu.scala 188:35]
                                          node _T_7922 = and(_T_7920, _T_7921) @[Valu.scala 188:28]
                                          node _T_7923 = lt(UInt<4>("h0a"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_7924 = and(_T_7922, _T_7923) @[Valu.scala 188:43]
                                          node _T_7925 = asUInt(sew_8_vd[10]) @[Valu.scala 188:64]
                                          node _T_7926 = mux(_T_7924, _T_7925, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_7927 = mux(_T_7903, _T_7919, _T_7926) @[Valu.scala 184:11]
                                          node hi_lo_hi_lo_5 = mux(_T_7899, _T_7900, _T_7927) @[Valu.scala 183:11]
                                          node _T_7928 = lt(UInt<4>("h0b"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7929 = asUInt(sew_8_vd[11]) @[Valu.scala 183:33]
                                          node _T_7930 = geq(UInt<4>("h0b"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7931 = lt(UInt<4>("h0b"), io.vl) @[Valu.scala 184:36]
                                          node _T_7932 = and(_T_7930, _T_7931) @[Valu.scala 184:29]
                                          node _T_7933 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7934 = bits(io.vs0, 11, 11) @[Valu.scala 185:56]
                                          node _T_7935 = eq(_T_7934, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7936 = and(_T_7933, _T_7935) @[Valu.scala 185:47]
                                          node _T_7937 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7938 = and(_T_7936, _T_7937) @[Valu.scala 185:68]
                                          node _T_7939 = asUInt(sew_8_vd[11]) @[Valu.scala 185:92]
                                          node _T_7940 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7941 = bits(io.vs0, 11, 11) @[Valu.scala 186:60]
                                          node _T_7942 = eq(_T_7941, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_7943 = and(_T_7940, _T_7942) @[Valu.scala 186:51]
                                          node _T_7944 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_7945 = and(_T_7943, _T_7944) @[Valu.scala 186:72]
                                          node _T_7946 = asUInt(sew_8_a[11]) @[Valu.scala 186:171]
                                          node _T_7947 = mux(_T_7945, UInt<64>("h0ffffffffffffffff"), _T_7946) @[Valu.scala 186:36]
                                          node _T_7948 = mux(_T_7938, _T_7939, _T_7947) @[Valu.scala 185:32]
                                          node _T_7949 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_7950 = gt(UInt<4>("h0b"), io.vl) @[Valu.scala 188:35]
                                          node _T_7951 = and(_T_7949, _T_7950) @[Valu.scala 188:28]
                                          node _T_7952 = lt(UInt<4>("h0b"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_7953 = and(_T_7951, _T_7952) @[Valu.scala 188:43]
                                          node _T_7954 = asUInt(sew_8_vd[11]) @[Valu.scala 188:64]
                                          node _T_7955 = mux(_T_7953, _T_7954, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_7956 = mux(_T_7932, _T_7948, _T_7955) @[Valu.scala 184:11]
                                          node hi_lo_hi_hi_5 = mux(_T_7928, _T_7929, _T_7956) @[Valu.scala 183:11]
                                          node _T_7957 = lt(UInt<4>("h0c"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7958 = asUInt(sew_8_vd[12]) @[Valu.scala 183:33]
                                          node _T_7959 = geq(UInt<4>("h0c"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7960 = lt(UInt<4>("h0c"), io.vl) @[Valu.scala 184:36]
                                          node _T_7961 = and(_T_7959, _T_7960) @[Valu.scala 184:29]
                                          node _T_7962 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7963 = bits(io.vs0, 12, 12) @[Valu.scala 185:56]
                                          node _T_7964 = eq(_T_7963, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7965 = and(_T_7962, _T_7964) @[Valu.scala 185:47]
                                          node _T_7966 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7967 = and(_T_7965, _T_7966) @[Valu.scala 185:68]
                                          node _T_7968 = asUInt(sew_8_vd[12]) @[Valu.scala 185:92]
                                          node _T_7969 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7970 = bits(io.vs0, 12, 12) @[Valu.scala 186:60]
                                          node _T_7971 = eq(_T_7970, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_7972 = and(_T_7969, _T_7971) @[Valu.scala 186:51]
                                          node _T_7973 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_7974 = and(_T_7972, _T_7973) @[Valu.scala 186:72]
                                          node _T_7975 = asUInt(sew_8_a[12]) @[Valu.scala 186:171]
                                          node _T_7976 = mux(_T_7974, UInt<64>("h0ffffffffffffffff"), _T_7975) @[Valu.scala 186:36]
                                          node _T_7977 = mux(_T_7967, _T_7968, _T_7976) @[Valu.scala 185:32]
                                          node _T_7978 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_7979 = gt(UInt<4>("h0c"), io.vl) @[Valu.scala 188:35]
                                          node _T_7980 = and(_T_7978, _T_7979) @[Valu.scala 188:28]
                                          node _T_7981 = lt(UInt<4>("h0c"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_7982 = and(_T_7980, _T_7981) @[Valu.scala 188:43]
                                          node _T_7983 = asUInt(sew_8_vd[12]) @[Valu.scala 188:64]
                                          node _T_7984 = mux(_T_7982, _T_7983, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_7985 = mux(_T_7961, _T_7977, _T_7984) @[Valu.scala 184:11]
                                          node hi_hi_lo_lo_5 = mux(_T_7957, _T_7958, _T_7985) @[Valu.scala 183:11]
                                          node _T_7986 = lt(UInt<4>("h0d"), io.vstart) @[Valu.scala 183:16]
                                          node _T_7987 = asUInt(sew_8_vd[13]) @[Valu.scala 183:33]
                                          node _T_7988 = geq(UInt<4>("h0d"), io.vstart) @[Valu.scala 184:16]
                                          node _T_7989 = lt(UInt<4>("h0d"), io.vl) @[Valu.scala 184:36]
                                          node _T_7990 = and(_T_7988, _T_7989) @[Valu.scala 184:29]
                                          node _T_7991 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_7992 = bits(io.vs0, 13, 13) @[Valu.scala 185:56]
                                          node _T_7993 = eq(_T_7992, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_7994 = and(_T_7991, _T_7993) @[Valu.scala 185:47]
                                          node _T_7995 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_7996 = and(_T_7994, _T_7995) @[Valu.scala 185:68]
                                          node _T_7997 = asUInt(sew_8_vd[13]) @[Valu.scala 185:92]
                                          node _T_7998 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_7999 = bits(io.vs0, 13, 13) @[Valu.scala 186:60]
                                          node _T_8000 = eq(_T_7999, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_8001 = and(_T_7998, _T_8000) @[Valu.scala 186:51]
                                          node _T_8002 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_8003 = and(_T_8001, _T_8002) @[Valu.scala 186:72]
                                          node _T_8004 = asUInt(sew_8_a[13]) @[Valu.scala 186:171]
                                          node _T_8005 = mux(_T_8003, UInt<64>("h0ffffffffffffffff"), _T_8004) @[Valu.scala 186:36]
                                          node _T_8006 = mux(_T_7996, _T_7997, _T_8005) @[Valu.scala 185:32]
                                          node _T_8007 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_8008 = gt(UInt<4>("h0d"), io.vl) @[Valu.scala 188:35]
                                          node _T_8009 = and(_T_8007, _T_8008) @[Valu.scala 188:28]
                                          node _T_8010 = lt(UInt<4>("h0d"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_8011 = and(_T_8009, _T_8010) @[Valu.scala 188:43]
                                          node _T_8012 = asUInt(sew_8_vd[13]) @[Valu.scala 188:64]
                                          node _T_8013 = mux(_T_8011, _T_8012, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_8014 = mux(_T_7990, _T_8006, _T_8013) @[Valu.scala 184:11]
                                          node hi_hi_lo_hi_5 = mux(_T_7986, _T_7987, _T_8014) @[Valu.scala 183:11]
                                          node _T_8015 = lt(UInt<4>("h0e"), io.vstart) @[Valu.scala 183:16]
                                          node _T_8016 = asUInt(sew_8_vd[14]) @[Valu.scala 183:33]
                                          node _T_8017 = geq(UInt<4>("h0e"), io.vstart) @[Valu.scala 184:16]
                                          node _T_8018 = lt(UInt<4>("h0e"), io.vl) @[Valu.scala 184:36]
                                          node _T_8019 = and(_T_8017, _T_8018) @[Valu.scala 184:29]
                                          node _T_8020 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_8021 = bits(io.vs0, 14, 14) @[Valu.scala 185:56]
                                          node _T_8022 = eq(_T_8021, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_8023 = and(_T_8020, _T_8022) @[Valu.scala 185:47]
                                          node _T_8024 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_8025 = and(_T_8023, _T_8024) @[Valu.scala 185:68]
                                          node _T_8026 = asUInt(sew_8_vd[14]) @[Valu.scala 185:92]
                                          node _T_8027 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_8028 = bits(io.vs0, 14, 14) @[Valu.scala 186:60]
                                          node _T_8029 = eq(_T_8028, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_8030 = and(_T_8027, _T_8029) @[Valu.scala 186:51]
                                          node _T_8031 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_8032 = and(_T_8030, _T_8031) @[Valu.scala 186:72]
                                          node _T_8033 = asUInt(sew_8_a[14]) @[Valu.scala 186:171]
                                          node _T_8034 = mux(_T_8032, UInt<64>("h0ffffffffffffffff"), _T_8033) @[Valu.scala 186:36]
                                          node _T_8035 = mux(_T_8025, _T_8026, _T_8034) @[Valu.scala 185:32]
                                          node _T_8036 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_8037 = gt(UInt<4>("h0e"), io.vl) @[Valu.scala 188:35]
                                          node _T_8038 = and(_T_8036, _T_8037) @[Valu.scala 188:28]
                                          node _T_8039 = lt(UInt<4>("h0e"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_8040 = and(_T_8038, _T_8039) @[Valu.scala 188:43]
                                          node _T_8041 = asUInt(sew_8_vd[14]) @[Valu.scala 188:64]
                                          node _T_8042 = mux(_T_8040, _T_8041, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_8043 = mux(_T_8019, _T_8035, _T_8042) @[Valu.scala 184:11]
                                          node hi_hi_hi_lo_5 = mux(_T_8015, _T_8016, _T_8043) @[Valu.scala 183:11]
                                          node _T_8044 = lt(UInt<4>("h0f"), io.vstart) @[Valu.scala 183:16]
                                          node _T_8045 = asUInt(sew_8_vd[15]) @[Valu.scala 183:33]
                                          node _T_8046 = geq(UInt<4>("h0f"), io.vstart) @[Valu.scala 184:16]
                                          node _T_8047 = lt(UInt<4>("h0f"), io.vl) @[Valu.scala 184:36]
                                          node _T_8048 = and(_T_8046, _T_8047) @[Valu.scala 184:29]
                                          node _T_8049 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                          node _T_8050 = bits(io.vs0, 15, 15) @[Valu.scala 185:56]
                                          node _T_8051 = eq(_T_8050, UInt<1>("h00")) @[Valu.scala 185:60]
                                          node _T_8052 = and(_T_8049, _T_8051) @[Valu.scala 185:47]
                                          node _T_8053 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                          node _T_8054 = and(_T_8052, _T_8053) @[Valu.scala 185:68]
                                          node _T_8055 = asUInt(sew_8_vd[15]) @[Valu.scala 185:92]
                                          node _T_8056 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                          node _T_8057 = bits(io.vs0, 15, 15) @[Valu.scala 186:60]
                                          node _T_8058 = eq(_T_8057, UInt<1>("h00")) @[Valu.scala 186:64]
                                          node _T_8059 = and(_T_8056, _T_8058) @[Valu.scala 186:51]
                                          node _T_8060 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                          node _T_8061 = and(_T_8059, _T_8060) @[Valu.scala 186:72]
                                          node _T_8062 = asUInt(sew_8_a[15]) @[Valu.scala 186:171]
                                          node _T_8063 = mux(_T_8061, UInt<64>("h0ffffffffffffffff"), _T_8062) @[Valu.scala 186:36]
                                          node _T_8064 = mux(_T_8054, _T_8055, _T_8063) @[Valu.scala 185:32]
                                          node _T_8065 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                          node _T_8066 = gt(UInt<4>("h0f"), io.vl) @[Valu.scala 188:35]
                                          node _T_8067 = and(_T_8065, _T_8066) @[Valu.scala 188:28]
                                          node _T_8068 = lt(UInt<4>("h0f"), UInt<5>("h010")) @[Valu.scala 188:50]
                                          node _T_8069 = and(_T_8067, _T_8068) @[Valu.scala 188:43]
                                          node _T_8070 = asUInt(sew_8_vd[15]) @[Valu.scala 188:64]
                                          node _T_8071 = mux(_T_8069, _T_8070, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                          node _T_8072 = mux(_T_8048, _T_8064, _T_8071) @[Valu.scala 184:11]
                                          node hi_hi_hi_hi_5 = mux(_T_8044, _T_8045, _T_8072) @[Valu.scala 183:11]
                                          node lo_lo_lo_10 = cat(lo_lo_lo_hi_5, lo_lo_lo_lo_5) @[Cat.scala 30:58]
                                          node lo_lo_hi_10 = cat(lo_lo_hi_hi_5, lo_lo_hi_lo_5) @[Cat.scala 30:58]
                                          node lo_lo_16 = cat(lo_lo_hi_10, lo_lo_lo_10) @[Cat.scala 30:58]
                                          node lo_hi_lo_10 = cat(lo_hi_lo_hi_5, lo_hi_lo_lo_5) @[Cat.scala 30:58]
                                          node lo_hi_hi_10 = cat(lo_hi_hi_hi_5, lo_hi_hi_lo_5) @[Cat.scala 30:58]
                                          node lo_hi_16 = cat(lo_hi_hi_10, lo_hi_lo_10) @[Cat.scala 30:58]
                                          node lo_28 = cat(lo_hi_16, lo_lo_16) @[Cat.scala 30:58]
                                          node hi_lo_lo_10 = cat(hi_lo_lo_hi_5, hi_lo_lo_lo_5) @[Cat.scala 30:58]
                                          node hi_lo_hi_10 = cat(hi_lo_hi_hi_5, hi_lo_hi_lo_5) @[Cat.scala 30:58]
                                          node hi_lo_16 = cat(hi_lo_hi_10, hi_lo_lo_10) @[Cat.scala 30:58]
                                          node hi_hi_lo_10 = cat(hi_hi_lo_hi_5, hi_hi_lo_lo_5) @[Cat.scala 30:58]
                                          node hi_hi_hi_10 = cat(hi_hi_hi_hi_5, hi_hi_hi_lo_5) @[Cat.scala 30:58]
                                          node hi_hi_16 = cat(hi_hi_hi_10, hi_hi_lo_10) @[Cat.scala 30:58]
                                          node hi_28 = cat(hi_hi_16, hi_lo_16) @[Cat.scala 30:58]
                                          node _T_8073 = cat(hi_28, lo_28) @[Cat.scala 30:58]
                                          node _T_8074 = asSInt(_T_8073) @[Valu.scala 191:24]
                                          io.v_output <= _T_8074 @[Valu.scala 292:41]
                                          skip @[Valu.scala 291:41]
                                        else : @[Valu.scala 293:47]
                                          node _T_8075 = eq(io.sew, UInt<1>("h01")) @[Valu.scala 293:34]
                                          when _T_8075 : @[Valu.scala 293:47]
                                            node _T_8076 = lt(UInt<1>("h00"), io.vstart) @[Valu.scala 183:16]
                                            node _T_8077 = asUInt(sew_16_vd[0]) @[Valu.scala 183:33]
                                            node _T_8078 = geq(UInt<1>("h00"), io.vstart) @[Valu.scala 184:16]
                                            node _T_8079 = lt(UInt<1>("h00"), io.vl) @[Valu.scala 184:36]
                                            node _T_8080 = and(_T_8078, _T_8079) @[Valu.scala 184:29]
                                            node _T_8081 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                            node _T_8082 = bits(io.vs0, 0, 0) @[Valu.scala 185:56]
                                            node _T_8083 = eq(_T_8082, UInt<1>("h00")) @[Valu.scala 185:60]
                                            node _T_8084 = and(_T_8081, _T_8083) @[Valu.scala 185:47]
                                            node _T_8085 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                            node _T_8086 = and(_T_8084, _T_8085) @[Valu.scala 185:68]
                                            node _T_8087 = asUInt(sew_16_vd[0]) @[Valu.scala 185:92]
                                            node _T_8088 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                            node _T_8089 = bits(io.vs0, 0, 0) @[Valu.scala 186:60]
                                            node _T_8090 = eq(_T_8089, UInt<1>("h00")) @[Valu.scala 186:64]
                                            node _T_8091 = and(_T_8088, _T_8090) @[Valu.scala 186:51]
                                            node _T_8092 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                            node _T_8093 = and(_T_8091, _T_8092) @[Valu.scala 186:72]
                                            node _T_8094 = asUInt(sew_16_a[0]) @[Valu.scala 186:171]
                                            node _T_8095 = mux(_T_8093, UInt<64>("h0ffffffffffffffff"), _T_8094) @[Valu.scala 186:36]
                                            node _T_8096 = mux(_T_8086, _T_8087, _T_8095) @[Valu.scala 185:32]
                                            node _T_8097 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                            node _T_8098 = gt(UInt<1>("h00"), io.vl) @[Valu.scala 188:35]
                                            node _T_8099 = and(_T_8097, _T_8098) @[Valu.scala 188:28]
                                            node _T_8100 = lt(UInt<1>("h00"), UInt<4>("h08")) @[Valu.scala 188:50]
                                            node _T_8101 = and(_T_8099, _T_8100) @[Valu.scala 188:43]
                                            node _T_8102 = asUInt(sew_16_vd[0]) @[Valu.scala 188:64]
                                            node _T_8103 = mux(_T_8101, _T_8102, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                            node _T_8104 = mux(_T_8080, _T_8096, _T_8103) @[Valu.scala 184:11]
                                            node lo_lo_lo_11 = mux(_T_8076, _T_8077, _T_8104) @[Valu.scala 183:11]
                                            node _T_8105 = lt(UInt<1>("h01"), io.vstart) @[Valu.scala 183:16]
                                            node _T_8106 = asUInt(sew_16_vd[1]) @[Valu.scala 183:33]
                                            node _T_8107 = geq(UInt<1>("h01"), io.vstart) @[Valu.scala 184:16]
                                            node _T_8108 = lt(UInt<1>("h01"), io.vl) @[Valu.scala 184:36]
                                            node _T_8109 = and(_T_8107, _T_8108) @[Valu.scala 184:29]
                                            node _T_8110 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                            node _T_8111 = bits(io.vs0, 1, 1) @[Valu.scala 185:56]
                                            node _T_8112 = eq(_T_8111, UInt<1>("h00")) @[Valu.scala 185:60]
                                            node _T_8113 = and(_T_8110, _T_8112) @[Valu.scala 185:47]
                                            node _T_8114 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                            node _T_8115 = and(_T_8113, _T_8114) @[Valu.scala 185:68]
                                            node _T_8116 = asUInt(sew_16_vd[1]) @[Valu.scala 185:92]
                                            node _T_8117 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                            node _T_8118 = bits(io.vs0, 1, 1) @[Valu.scala 186:60]
                                            node _T_8119 = eq(_T_8118, UInt<1>("h00")) @[Valu.scala 186:64]
                                            node _T_8120 = and(_T_8117, _T_8119) @[Valu.scala 186:51]
                                            node _T_8121 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                            node _T_8122 = and(_T_8120, _T_8121) @[Valu.scala 186:72]
                                            node _T_8123 = asUInt(sew_16_a[1]) @[Valu.scala 186:171]
                                            node _T_8124 = mux(_T_8122, UInt<64>("h0ffffffffffffffff"), _T_8123) @[Valu.scala 186:36]
                                            node _T_8125 = mux(_T_8115, _T_8116, _T_8124) @[Valu.scala 185:32]
                                            node _T_8126 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                            node _T_8127 = gt(UInt<1>("h01"), io.vl) @[Valu.scala 188:35]
                                            node _T_8128 = and(_T_8126, _T_8127) @[Valu.scala 188:28]
                                            node _T_8129 = lt(UInt<1>("h01"), UInt<4>("h08")) @[Valu.scala 188:50]
                                            node _T_8130 = and(_T_8128, _T_8129) @[Valu.scala 188:43]
                                            node _T_8131 = asUInt(sew_16_vd[1]) @[Valu.scala 188:64]
                                            node _T_8132 = mux(_T_8130, _T_8131, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                            node _T_8133 = mux(_T_8109, _T_8125, _T_8132) @[Valu.scala 184:11]
                                            node lo_lo_hi_11 = mux(_T_8105, _T_8106, _T_8133) @[Valu.scala 183:11]
                                            node _T_8134 = lt(UInt<2>("h02"), io.vstart) @[Valu.scala 183:16]
                                            node _T_8135 = asUInt(sew_16_vd[2]) @[Valu.scala 183:33]
                                            node _T_8136 = geq(UInt<2>("h02"), io.vstart) @[Valu.scala 184:16]
                                            node _T_8137 = lt(UInt<2>("h02"), io.vl) @[Valu.scala 184:36]
                                            node _T_8138 = and(_T_8136, _T_8137) @[Valu.scala 184:29]
                                            node _T_8139 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                            node _T_8140 = bits(io.vs0, 2, 2) @[Valu.scala 185:56]
                                            node _T_8141 = eq(_T_8140, UInt<1>("h00")) @[Valu.scala 185:60]
                                            node _T_8142 = and(_T_8139, _T_8141) @[Valu.scala 185:47]
                                            node _T_8143 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                            node _T_8144 = and(_T_8142, _T_8143) @[Valu.scala 185:68]
                                            node _T_8145 = asUInt(sew_16_vd[2]) @[Valu.scala 185:92]
                                            node _T_8146 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                            node _T_8147 = bits(io.vs0, 2, 2) @[Valu.scala 186:60]
                                            node _T_8148 = eq(_T_8147, UInt<1>("h00")) @[Valu.scala 186:64]
                                            node _T_8149 = and(_T_8146, _T_8148) @[Valu.scala 186:51]
                                            node _T_8150 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                            node _T_8151 = and(_T_8149, _T_8150) @[Valu.scala 186:72]
                                            node _T_8152 = asUInt(sew_16_a[2]) @[Valu.scala 186:171]
                                            node _T_8153 = mux(_T_8151, UInt<64>("h0ffffffffffffffff"), _T_8152) @[Valu.scala 186:36]
                                            node _T_8154 = mux(_T_8144, _T_8145, _T_8153) @[Valu.scala 185:32]
                                            node _T_8155 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                            node _T_8156 = gt(UInt<2>("h02"), io.vl) @[Valu.scala 188:35]
                                            node _T_8157 = and(_T_8155, _T_8156) @[Valu.scala 188:28]
                                            node _T_8158 = lt(UInt<2>("h02"), UInt<4>("h08")) @[Valu.scala 188:50]
                                            node _T_8159 = and(_T_8157, _T_8158) @[Valu.scala 188:43]
                                            node _T_8160 = asUInt(sew_16_vd[2]) @[Valu.scala 188:64]
                                            node _T_8161 = mux(_T_8159, _T_8160, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                            node _T_8162 = mux(_T_8138, _T_8154, _T_8161) @[Valu.scala 184:11]
                                            node lo_hi_lo_11 = mux(_T_8134, _T_8135, _T_8162) @[Valu.scala 183:11]
                                            node _T_8163 = lt(UInt<2>("h03"), io.vstart) @[Valu.scala 183:16]
                                            node _T_8164 = asUInt(sew_16_vd[3]) @[Valu.scala 183:33]
                                            node _T_8165 = geq(UInt<2>("h03"), io.vstart) @[Valu.scala 184:16]
                                            node _T_8166 = lt(UInt<2>("h03"), io.vl) @[Valu.scala 184:36]
                                            node _T_8167 = and(_T_8165, _T_8166) @[Valu.scala 184:29]
                                            node _T_8168 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                            node _T_8169 = bits(io.vs0, 3, 3) @[Valu.scala 185:56]
                                            node _T_8170 = eq(_T_8169, UInt<1>("h00")) @[Valu.scala 185:60]
                                            node _T_8171 = and(_T_8168, _T_8170) @[Valu.scala 185:47]
                                            node _T_8172 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                            node _T_8173 = and(_T_8171, _T_8172) @[Valu.scala 185:68]
                                            node _T_8174 = asUInt(sew_16_vd[3]) @[Valu.scala 185:92]
                                            node _T_8175 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                            node _T_8176 = bits(io.vs0, 3, 3) @[Valu.scala 186:60]
                                            node _T_8177 = eq(_T_8176, UInt<1>("h00")) @[Valu.scala 186:64]
                                            node _T_8178 = and(_T_8175, _T_8177) @[Valu.scala 186:51]
                                            node _T_8179 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                            node _T_8180 = and(_T_8178, _T_8179) @[Valu.scala 186:72]
                                            node _T_8181 = asUInt(sew_16_a[3]) @[Valu.scala 186:171]
                                            node _T_8182 = mux(_T_8180, UInt<64>("h0ffffffffffffffff"), _T_8181) @[Valu.scala 186:36]
                                            node _T_8183 = mux(_T_8173, _T_8174, _T_8182) @[Valu.scala 185:32]
                                            node _T_8184 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                            node _T_8185 = gt(UInt<2>("h03"), io.vl) @[Valu.scala 188:35]
                                            node _T_8186 = and(_T_8184, _T_8185) @[Valu.scala 188:28]
                                            node _T_8187 = lt(UInt<2>("h03"), UInt<4>("h08")) @[Valu.scala 188:50]
                                            node _T_8188 = and(_T_8186, _T_8187) @[Valu.scala 188:43]
                                            node _T_8189 = asUInt(sew_16_vd[3]) @[Valu.scala 188:64]
                                            node _T_8190 = mux(_T_8188, _T_8189, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                            node _T_8191 = mux(_T_8167, _T_8183, _T_8190) @[Valu.scala 184:11]
                                            node lo_hi_hi_11 = mux(_T_8163, _T_8164, _T_8191) @[Valu.scala 183:11]
                                            node _T_8192 = lt(UInt<3>("h04"), io.vstart) @[Valu.scala 183:16]
                                            node _T_8193 = asUInt(sew_16_vd[4]) @[Valu.scala 183:33]
                                            node _T_8194 = geq(UInt<3>("h04"), io.vstart) @[Valu.scala 184:16]
                                            node _T_8195 = lt(UInt<3>("h04"), io.vl) @[Valu.scala 184:36]
                                            node _T_8196 = and(_T_8194, _T_8195) @[Valu.scala 184:29]
                                            node _T_8197 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                            node _T_8198 = bits(io.vs0, 4, 4) @[Valu.scala 185:56]
                                            node _T_8199 = eq(_T_8198, UInt<1>("h00")) @[Valu.scala 185:60]
                                            node _T_8200 = and(_T_8197, _T_8199) @[Valu.scala 185:47]
                                            node _T_8201 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                            node _T_8202 = and(_T_8200, _T_8201) @[Valu.scala 185:68]
                                            node _T_8203 = asUInt(sew_16_vd[4]) @[Valu.scala 185:92]
                                            node _T_8204 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                            node _T_8205 = bits(io.vs0, 4, 4) @[Valu.scala 186:60]
                                            node _T_8206 = eq(_T_8205, UInt<1>("h00")) @[Valu.scala 186:64]
                                            node _T_8207 = and(_T_8204, _T_8206) @[Valu.scala 186:51]
                                            node _T_8208 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                            node _T_8209 = and(_T_8207, _T_8208) @[Valu.scala 186:72]
                                            node _T_8210 = asUInt(sew_16_a[4]) @[Valu.scala 186:171]
                                            node _T_8211 = mux(_T_8209, UInt<64>("h0ffffffffffffffff"), _T_8210) @[Valu.scala 186:36]
                                            node _T_8212 = mux(_T_8202, _T_8203, _T_8211) @[Valu.scala 185:32]
                                            node _T_8213 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                            node _T_8214 = gt(UInt<3>("h04"), io.vl) @[Valu.scala 188:35]
                                            node _T_8215 = and(_T_8213, _T_8214) @[Valu.scala 188:28]
                                            node _T_8216 = lt(UInt<3>("h04"), UInt<4>("h08")) @[Valu.scala 188:50]
                                            node _T_8217 = and(_T_8215, _T_8216) @[Valu.scala 188:43]
                                            node _T_8218 = asUInt(sew_16_vd[4]) @[Valu.scala 188:64]
                                            node _T_8219 = mux(_T_8217, _T_8218, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                            node _T_8220 = mux(_T_8196, _T_8212, _T_8219) @[Valu.scala 184:11]
                                            node hi_lo_lo_11 = mux(_T_8192, _T_8193, _T_8220) @[Valu.scala 183:11]
                                            node _T_8221 = lt(UInt<3>("h05"), io.vstart) @[Valu.scala 183:16]
                                            node _T_8222 = asUInt(sew_16_vd[5]) @[Valu.scala 183:33]
                                            node _T_8223 = geq(UInt<3>("h05"), io.vstart) @[Valu.scala 184:16]
                                            node _T_8224 = lt(UInt<3>("h05"), io.vl) @[Valu.scala 184:36]
                                            node _T_8225 = and(_T_8223, _T_8224) @[Valu.scala 184:29]
                                            node _T_8226 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                            node _T_8227 = bits(io.vs0, 5, 5) @[Valu.scala 185:56]
                                            node _T_8228 = eq(_T_8227, UInt<1>("h00")) @[Valu.scala 185:60]
                                            node _T_8229 = and(_T_8226, _T_8228) @[Valu.scala 185:47]
                                            node _T_8230 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                            node _T_8231 = and(_T_8229, _T_8230) @[Valu.scala 185:68]
                                            node _T_8232 = asUInt(sew_16_vd[5]) @[Valu.scala 185:92]
                                            node _T_8233 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                            node _T_8234 = bits(io.vs0, 5, 5) @[Valu.scala 186:60]
                                            node _T_8235 = eq(_T_8234, UInt<1>("h00")) @[Valu.scala 186:64]
                                            node _T_8236 = and(_T_8233, _T_8235) @[Valu.scala 186:51]
                                            node _T_8237 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                            node _T_8238 = and(_T_8236, _T_8237) @[Valu.scala 186:72]
                                            node _T_8239 = asUInt(sew_16_a[5]) @[Valu.scala 186:171]
                                            node _T_8240 = mux(_T_8238, UInt<64>("h0ffffffffffffffff"), _T_8239) @[Valu.scala 186:36]
                                            node _T_8241 = mux(_T_8231, _T_8232, _T_8240) @[Valu.scala 185:32]
                                            node _T_8242 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                            node _T_8243 = gt(UInt<3>("h05"), io.vl) @[Valu.scala 188:35]
                                            node _T_8244 = and(_T_8242, _T_8243) @[Valu.scala 188:28]
                                            node _T_8245 = lt(UInt<3>("h05"), UInt<4>("h08")) @[Valu.scala 188:50]
                                            node _T_8246 = and(_T_8244, _T_8245) @[Valu.scala 188:43]
                                            node _T_8247 = asUInt(sew_16_vd[5]) @[Valu.scala 188:64]
                                            node _T_8248 = mux(_T_8246, _T_8247, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                            node _T_8249 = mux(_T_8225, _T_8241, _T_8248) @[Valu.scala 184:11]
                                            node hi_lo_hi_11 = mux(_T_8221, _T_8222, _T_8249) @[Valu.scala 183:11]
                                            node _T_8250 = lt(UInt<3>("h06"), io.vstart) @[Valu.scala 183:16]
                                            node _T_8251 = asUInt(sew_16_vd[6]) @[Valu.scala 183:33]
                                            node _T_8252 = geq(UInt<3>("h06"), io.vstart) @[Valu.scala 184:16]
                                            node _T_8253 = lt(UInt<3>("h06"), io.vl) @[Valu.scala 184:36]
                                            node _T_8254 = and(_T_8252, _T_8253) @[Valu.scala 184:29]
                                            node _T_8255 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                            node _T_8256 = bits(io.vs0, 6, 6) @[Valu.scala 185:56]
                                            node _T_8257 = eq(_T_8256, UInt<1>("h00")) @[Valu.scala 185:60]
                                            node _T_8258 = and(_T_8255, _T_8257) @[Valu.scala 185:47]
                                            node _T_8259 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                            node _T_8260 = and(_T_8258, _T_8259) @[Valu.scala 185:68]
                                            node _T_8261 = asUInt(sew_16_vd[6]) @[Valu.scala 185:92]
                                            node _T_8262 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                            node _T_8263 = bits(io.vs0, 6, 6) @[Valu.scala 186:60]
                                            node _T_8264 = eq(_T_8263, UInt<1>("h00")) @[Valu.scala 186:64]
                                            node _T_8265 = and(_T_8262, _T_8264) @[Valu.scala 186:51]
                                            node _T_8266 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                            node _T_8267 = and(_T_8265, _T_8266) @[Valu.scala 186:72]
                                            node _T_8268 = asUInt(sew_16_a[6]) @[Valu.scala 186:171]
                                            node _T_8269 = mux(_T_8267, UInt<64>("h0ffffffffffffffff"), _T_8268) @[Valu.scala 186:36]
                                            node _T_8270 = mux(_T_8260, _T_8261, _T_8269) @[Valu.scala 185:32]
                                            node _T_8271 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                            node _T_8272 = gt(UInt<3>("h06"), io.vl) @[Valu.scala 188:35]
                                            node _T_8273 = and(_T_8271, _T_8272) @[Valu.scala 188:28]
                                            node _T_8274 = lt(UInt<3>("h06"), UInt<4>("h08")) @[Valu.scala 188:50]
                                            node _T_8275 = and(_T_8273, _T_8274) @[Valu.scala 188:43]
                                            node _T_8276 = asUInt(sew_16_vd[6]) @[Valu.scala 188:64]
                                            node _T_8277 = mux(_T_8275, _T_8276, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                            node _T_8278 = mux(_T_8254, _T_8270, _T_8277) @[Valu.scala 184:11]
                                            node hi_hi_lo_11 = mux(_T_8250, _T_8251, _T_8278) @[Valu.scala 183:11]
                                            node _T_8279 = lt(UInt<3>("h07"), io.vstart) @[Valu.scala 183:16]
                                            node _T_8280 = asUInt(sew_16_vd[7]) @[Valu.scala 183:33]
                                            node _T_8281 = geq(UInt<3>("h07"), io.vstart) @[Valu.scala 184:16]
                                            node _T_8282 = lt(UInt<3>("h07"), io.vl) @[Valu.scala 184:36]
                                            node _T_8283 = and(_T_8281, _T_8282) @[Valu.scala 184:29]
                                            node _T_8284 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 185:39]
                                            node _T_8285 = bits(io.vs0, 7, 7) @[Valu.scala 185:56]
                                            node _T_8286 = eq(_T_8285, UInt<1>("h00")) @[Valu.scala 185:60]
                                            node _T_8287 = and(_T_8284, _T_8286) @[Valu.scala 185:47]
                                            node _T_8288 = eq(io.vma, UInt<1>("h00")) @[Valu.scala 185:78]
                                            node _T_8289 = and(_T_8287, _T_8288) @[Valu.scala 185:68]
                                            node _T_8290 = asUInt(sew_16_vd[7]) @[Valu.scala 185:92]
                                            node _T_8291 = eq(io.vm, UInt<1>("h00")) @[Valu.scala 186:43]
                                            node _T_8292 = bits(io.vs0, 7, 7) @[Valu.scala 186:60]
                                            node _T_8293 = eq(_T_8292, UInt<1>("h00")) @[Valu.scala 186:64]
                                            node _T_8294 = and(_T_8291, _T_8293) @[Valu.scala 186:51]
                                            node _T_8295 = eq(io.vma, UInt<1>("h01")) @[Valu.scala 186:82]
                                            node _T_8296 = and(_T_8294, _T_8295) @[Valu.scala 186:72]
                                            node _T_8297 = asUInt(sew_16_a[7]) @[Valu.scala 186:171]
                                            node _T_8298 = mux(_T_8296, UInt<64>("h0ffffffffffffffff"), _T_8297) @[Valu.scala 186:36]
                                            node _T_8299 = mux(_T_8289, _T_8290, _T_8298) @[Valu.scala 185:32]
                                            node _T_8300 = eq(io.vta, UInt<1>("h00")) @[Valu.scala 188:20]
                                            node _T_8301 = gt(UInt<3>("h07"), io.vl) @[Valu.scala 188:35]
                                            node _T_8302 = and(_T_8300, _T_8301) @[Valu.scala 188:28]
                                            node _T_8303 = lt(UInt<3>("h07"), UInt<4>("h08")) @[Valu.scala 188:50]
                                            node _T_8304 = and(_T_8302, _T_8303) @[Valu.scala 188:43]
                                            node _T_8305 = asUInt(sew_16_vd[7]) @[Valu.scala 188:64]
                                            node _T_8306 = mux(_T_8304, _T_8305, UInt<64>("h0ffffffffffffffff")) @[Valu.scala 188:12]
                                            node _T_8307 = mux(_T_8283, _T_8299, _T_8306) @[Valu.scala 184:11]
                                            node hi_hi_hi_11 = mux(_T_8279, _T_8280, _T_8307) @[Valu.scala 183:11]
                                            node lo_lo_17 = cat(lo_lo_hi_11, lo_lo_lo_11) @[Cat.scala 30:58]
                                            node lo_hi_17 = cat(lo_hi_hi_11, lo_hi_lo_11) @[Cat.scala 30:58]
                                            node lo_29 = cat(lo_hi_17, lo_lo_17) @[Cat.scala 30:58]
                                            node hi_lo_17 = cat(hi_lo_hi_11, hi_lo_lo_11) @[Cat.scala 30:58]
                                            node hi_hi_17 = cat(hi_hi_hi_11, hi_hi_lo_11) @[Cat.scala 30:58]
                                            node hi_29 = cat(hi_hi_17, hi_lo_17) @[Cat.scala 30:58]
                                            node _T_8308 = cat(hi_29, lo_29) @[Cat.scala 30:58]
                                            node _T_8309 = asSInt(_T_8308) @[Valu.scala 191:24]
                                            io.v_output <= _T_8309 @[Valu.scala 294:23]
                                            skip @[Valu.scala 293:47]
                                    skip @[Valu.scala 284:28]
                                  skip @[Valu.scala 281:38]
    io.vs3 <= io.vd @[Valu.scala 299:12]
    
  module configure : 
    input clock : Clock
    input reset : Reset
    output io : {flip zimm : UInt<32>, flip rs1 : UInt<5>, flip rd : UInt<5>, flip rs1_readdata : SInt<32>, flip current_vl : SInt<32>, lmul : UInt<32>, vl : SInt<32>, rd_out : UInt<5>, avl_o : SInt<32>, valmax_o : SInt<32>}
    
    node vlmul = bits(io.zimm, 2, 0) @[Vconfigure.scala 21:24]
    node vsew = bits(io.zimm, 5, 3) @[Vconfigure.scala 22:22]
    wire valmax : SInt
    valmax <= asSInt(UInt<1>("h00"))
    wire avl : SInt
    avl <= asSInt(UInt<1>("h00"))
    io.lmul <= UInt<1>("h01") @[Vconfigure.scala 25:13]
    node _T = eq(vlmul, UInt<3>("h05")) @[Vconfigure.scala 30:17]
    when _T : @[Vconfigure.scala 30:30]
      node _T_1 = eq(vsew, UInt<1>("h00")) @[Vconfigure.scala 32:20]
      when _T_1 : @[Vconfigure.scala 32:33]
        valmax <= asSInt(UInt<3>("h02")) @[Vconfigure.scala 33:20]
        skip @[Vconfigure.scala 32:33]
      else : @[Vconfigure.scala 34:38]
        node _T_2 = eq(vsew, UInt<1>("h01")) @[Vconfigure.scala 34:25]
        when _T_2 : @[Vconfigure.scala 34:38]
          valmax <= asSInt(UInt<2>("h01")) @[Vconfigure.scala 35:20]
          skip @[Vconfigure.scala 34:38]
        else : @[Vconfigure.scala 36:38]
          node _T_3 = eq(vsew, UInt<2>("h02")) @[Vconfigure.scala 36:25]
          when _T_3 : @[Vconfigure.scala 36:38]
            node _T_4 = shr(asSInt(UInt<2>("h01")), 2) @[Vconfigure.scala 37:27]
            valmax <= _T_4 @[Vconfigure.scala 37:20]
            skip @[Vconfigure.scala 36:38]
      skip @[Vconfigure.scala 30:30]
    else : @[Vconfigure.scala 43:35]
      node _T_5 = eq(vlmul, UInt<3>("h06")) @[Vconfigure.scala 43:22]
      when _T_5 : @[Vconfigure.scala 43:35]
        node _T_6 = eq(vsew, UInt<1>("h00")) @[Vconfigure.scala 45:20]
        when _T_6 : @[Vconfigure.scala 45:33]
          valmax <= asSInt(UInt<4>("h04")) @[Vconfigure.scala 46:20]
          skip @[Vconfigure.scala 45:33]
        else : @[Vconfigure.scala 47:38]
          node _T_7 = eq(vsew, UInt<1>("h01")) @[Vconfigure.scala 47:25]
          when _T_7 : @[Vconfigure.scala 47:38]
            valmax <= asSInt(UInt<3>("h02")) @[Vconfigure.scala 48:20]
            skip @[Vconfigure.scala 47:38]
          else : @[Vconfigure.scala 49:38]
            node _T_8 = eq(vsew, UInt<2>("h02")) @[Vconfigure.scala 49:25]
            when _T_8 : @[Vconfigure.scala 49:38]
              valmax <= asSInt(UInt<2>("h01")) @[Vconfigure.scala 50:20]
              skip @[Vconfigure.scala 49:38]
        skip @[Vconfigure.scala 43:35]
      else : @[Vconfigure.scala 55:35]
        node _T_9 = eq(vlmul, UInt<3>("h07")) @[Vconfigure.scala 55:22]
        when _T_9 : @[Vconfigure.scala 55:35]
          node _T_10 = eq(vsew, UInt<1>("h00")) @[Vconfigure.scala 57:20]
          when _T_10 : @[Vconfigure.scala 57:33]
            valmax <= asSInt(UInt<5>("h08")) @[Vconfigure.scala 58:20]
            skip @[Vconfigure.scala 57:33]
          else : @[Vconfigure.scala 59:38]
            node _T_11 = eq(vsew, UInt<1>("h01")) @[Vconfigure.scala 59:25]
            when _T_11 : @[Vconfigure.scala 59:38]
              valmax <= asSInt(UInt<4>("h04")) @[Vconfigure.scala 60:20]
              skip @[Vconfigure.scala 59:38]
            else : @[Vconfigure.scala 61:38]
              node _T_12 = eq(vsew, UInt<2>("h02")) @[Vconfigure.scala 61:25]
              when _T_12 : @[Vconfigure.scala 61:38]
                valmax <= asSInt(UInt<3>("h02")) @[Vconfigure.scala 62:20]
                skip @[Vconfigure.scala 61:38]
              else : @[Vconfigure.scala 63:37]
                node _T_13 = eq(vsew, UInt<2>("h03")) @[Vconfigure.scala 63:25]
                when _T_13 : @[Vconfigure.scala 63:37]
                  valmax <= asSInt(UInt<2>("h01")) @[Vconfigure.scala 64:20]
                  skip @[Vconfigure.scala 63:37]
          skip @[Vconfigure.scala 55:35]
        else : @[Vconfigure.scala 66:16]
          node _T_14 = bits(vlmul, 1, 1) @[Vconfigure.scala 67:24]
          node _T_15 = eq(_T_14, UInt<1>("h00")) @[Vconfigure.scala 67:18]
          node _T_16 = bits(vlmul, 0, 0) @[Vconfigure.scala 67:37]
          node _T_17 = eq(_T_16, UInt<1>("h00")) @[Vconfigure.scala 67:31]
          node _T_18 = and(_T_15, _T_17) @[Vconfigure.scala 67:28]
          node _T_19 = bits(vlmul, 2, 2) @[Vconfigure.scala 67:49]
          node lo_lo = or(_T_18, _T_19) @[Vconfigure.scala 67:41]
          node _T_20 = bits(vlmul, 2, 2) @[Vconfigure.scala 68:24]
          node _T_21 = eq(_T_20, UInt<1>("h00")) @[Vconfigure.scala 68:18]
          node _T_22 = bits(vlmul, 1, 1) @[Vconfigure.scala 68:37]
          node _T_23 = eq(_T_22, UInt<1>("h00")) @[Vconfigure.scala 68:31]
          node _T_24 = and(_T_21, _T_23) @[Vconfigure.scala 68:28]
          node _T_25 = bits(vlmul, 0, 0) @[Vconfigure.scala 68:49]
          node lo_hi = and(_T_24, _T_25) @[Vconfigure.scala 68:41]
          node _T_26 = bits(vlmul, 2, 2) @[Vconfigure.scala 69:24]
          node _T_27 = eq(_T_26, UInt<1>("h00")) @[Vconfigure.scala 69:18]
          node _T_28 = bits(vlmul, 1, 1) @[Vconfigure.scala 69:36]
          node _T_29 = and(_T_27, _T_28) @[Vconfigure.scala 69:28]
          node _T_30 = bits(vlmul, 0, 0) @[Vconfigure.scala 69:49]
          node _T_31 = eq(_T_30, UInt<1>("h00")) @[Vconfigure.scala 69:43]
          node hi_lo = and(_T_29, _T_31) @[Vconfigure.scala 69:40]
          node _T_32 = bits(vlmul, 2, 2) @[Vconfigure.scala 70:24]
          node _T_33 = eq(_T_32, UInt<1>("h00")) @[Vconfigure.scala 70:18]
          node _T_34 = bits(vlmul, 1, 1) @[Vconfigure.scala 70:36]
          node _T_35 = and(_T_33, _T_34) @[Vconfigure.scala 70:28]
          node _T_36 = bits(vlmul, 0, 0) @[Vconfigure.scala 70:48]
          node hi_hi = and(_T_35, _T_36) @[Vconfigure.scala 70:40]
          node lo = cat(lo_hi, lo_lo) @[Cat.scala 30:58]
          node hi = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
          node _T_37 = cat(hi, lo) @[Cat.scala 30:58]
          io.lmul <= _T_37 @[Vconfigure.scala 71:17]
          node _T_38 = eq(vsew, UInt<1>("h00")) @[Vconfigure.scala 73:19]
          when _T_38 : @[Vconfigure.scala 73:32]
            node _T_39 = cat(io.lmul, UInt<4>("h00")) @[Cat.scala 30:58]
            node _T_40 = asSInt(_T_39) @[Vconfigure.scala 74:44]
            valmax <= _T_40 @[Vconfigure.scala 74:18]
            skip @[Vconfigure.scala 73:32]
          else : @[Vconfigure.scala 75:38]
            node _T_41 = eq(vsew, UInt<1>("h01")) @[Vconfigure.scala 75:25]
            when _T_41 : @[Vconfigure.scala 75:38]
              node _T_42 = cat(io.lmul, UInt<3>("h00")) @[Cat.scala 30:58]
              node _T_43 = asSInt(_T_42) @[Vconfigure.scala 76:45]
              valmax <= _T_43 @[Vconfigure.scala 76:19]
              skip @[Vconfigure.scala 75:38]
            else : @[Vconfigure.scala 77:38]
              node _T_44 = eq(vsew, UInt<2>("h02")) @[Vconfigure.scala 77:25]
              when _T_44 : @[Vconfigure.scala 77:38]
                node _T_45 = cat(io.lmul, UInt<2>("h00")) @[Cat.scala 30:58]
                node _T_46 = asSInt(_T_45) @[Vconfigure.scala 78:45]
                valmax <= _T_46 @[Vconfigure.scala 78:19]
                skip @[Vconfigure.scala 77:38]
              else : @[Vconfigure.scala 79:37]
                node _T_47 = eq(vsew, UInt<2>("h03")) @[Vconfigure.scala 79:25]
                when _T_47 : @[Vconfigure.scala 79:37]
                  node _T_48 = cat(io.lmul, UInt<1>("h00")) @[Cat.scala 30:58]
                  node _T_49 = asSInt(_T_48) @[Vconfigure.scala 80:45]
                  valmax <= _T_49 @[Vconfigure.scala 80:19]
                  skip @[Vconfigure.scala 79:37]
          skip @[Vconfigure.scala 66:16]
    node _T_50 = neq(io.rs1, UInt<1>("h00")) @[Vconfigure.scala 84:18]
    node _T_51 = neq(io.rd, UInt<1>("h00")) @[Vconfigure.scala 85:15]
    node _T_52 = eq(io.rs1, UInt<1>("h00")) @[Vconfigure.scala 85:40]
    node _T_53 = and(_T_51, _T_52) @[Vconfigure.scala 85:30]
    node _T_54 = eq(io.rs1, UInt<1>("h00")) @[Vconfigure.scala 86:16]
    node _T_55 = eq(io.rd, UInt<1>("h00")) @[Vconfigure.scala 86:33]
    node _T_56 = and(_T_54, _T_55) @[Vconfigure.scala 86:24]
    node _T_57 = mux(_T_56, io.current_vl, asSInt(UInt<1>("h00"))) @[Vconfigure.scala 86:8]
    node _T_58 = mux(_T_53, valmax, _T_57) @[Vconfigure.scala 85:8]
    node _T_59 = mux(_T_50, io.rs1_readdata, _T_58) @[Vconfigure.scala 84:10]
    avl <= _T_59 @[Vconfigure.scala 84:4]
    node _T_60 = leq(avl, valmax) @[Vconfigure.scala 88:15]
    when _T_60 : @[Vconfigure.scala 88:25]
      io.vl <= avl @[Vconfigure.scala 89:14]
      skip @[Vconfigure.scala 88:25]
    else : @[Vconfigure.scala 90:16]
      io.vl <= valmax @[Vconfigure.scala 91:14]
      skip @[Vconfigure.scala 90:16]
    io.rd_out <= io.rd @[Vconfigure.scala 94:10]
    io.valmax_o <= valmax @[Vconfigure.scala 95:13]
    io.avl_o <= avl @[Vconfigure.scala 96:10]
    
  module MDU : 
    input clock : Clock
    input reset : Reset
    output io : {flip src_a : UInt<32>, flip src_b : UInt<32>, flip op : UInt<5>, flip valid : UInt<1>, ready : UInt<1>, output : {valid : UInt<1>, bits : UInt<32>}}
    
    wire result : UInt<64> @[MDU.scala 32:22]
    node _T = eq(io.op, UInt<1>("h00")) @[MDU.scala 34:16]
    node _T_1 = eq(io.op, UInt<2>("h03")) @[MDU.scala 34:33]
    node _T_2 = or(_T, _T_1) @[MDU.scala 34:24]
    node _T_3 = mul(io.src_a, io.src_b) @[MDU.scala 34:58]
    node _T_4 = eq(io.op, UInt<2>("h02")) @[MDU.scala 35:16]
    node _T_5 = asSInt(io.src_a) @[MDU.scala 35:59]
    node _T_6 = cvt(io.src_b) @[MDU.scala 35:66]
    node _T_7 = mul(_T_5, _T_6) @[MDU.scala 35:66]
    node _T_8 = tail(_T_7, 1) @[MDU.scala 35:66]
    node _T_9 = asSInt(_T_8) @[MDU.scala 35:66]
    node _T_10 = asUInt(_T_9) @[MDU.scala 35:78]
    node _T_11 = eq(io.op, UInt<1>("h01")) @[MDU.scala 36:16]
    node _T_12 = asSInt(io.src_a) @[MDU.scala 36:59]
    node _T_13 = asSInt(io.src_b) @[MDU.scala 36:77]
    node _T_14 = mul(_T_12, _T_13) @[MDU.scala 36:66]
    node _T_15 = asUInt(_T_14) @[MDU.scala 36:85]
    node _T_16 = mux(_T_11, _T_15, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_17 = mux(_T_4, _T_10, _T_16) @[Mux.scala 98:16]
    node _T_18 = mux(_T_2, _T_3, _T_17) @[Mux.scala 98:16]
    result <= _T_18 @[MDU.scala 33:12]
    reg r_ready : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[MDU.scala 41:29]
    reg r_counter : UInt<6>, clock with : (reset => (reset, UInt<6>("h020"))) @[MDU.scala 42:29]
    reg r_dividend : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[MDU.scala 43:29]
    reg r_quotient : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[MDU.scala 44:29]
    io.output.valid <= UInt<1>("h00") @[MDU.scala 46:21]
    node _T_19 = eq(io.op, UInt<3>("h05")) @[MDU.scala 48:39]
    node _T_20 = eq(io.op, UInt<3>("h07")) @[MDU.scala 48:57]
    node _T_21 = or(_T_19, _T_20) @[MDU.scala 48:48]
    wire is_div_rem_u : UInt<1>
    is_div_rem_u <= _T_21
    node _T_22 = eq(io.op, UInt<3>("h04")) @[MDU.scala 49:39]
    node _T_23 = eq(io.op, UInt<3>("h06")) @[MDU.scala 49:56]
    node _T_24 = or(_T_22, _T_23) @[MDU.scala 49:47]
    wire is_div_rem_s : UInt<1>
    is_div_rem_s <= _T_24
    node _T_25 = or(is_div_rem_s, is_div_rem_u) @[MDU.scala 50:23]
    when _T_25 : @[MDU.scala 50:39]
      node _T_26 = bits(io.src_a, 31, 31) @[MDU.scala 51:53]
      node _T_27 = and(is_div_rem_s, _T_26) @[MDU.scala 51:42]
      node _T_28 = sub(UInt<1>("h00"), io.src_a) @[MDU.scala 51:59]
      node _T_29 = tail(_T_28, 1) @[MDU.scala 51:59]
      node _T_30 = mux(_T_27, _T_29, io.src_a) @[MDU.scala 51:28]
      node _T_31 = bits(io.src_b, 31, 31) @[MDU.scala 52:53]
      node _T_32 = and(is_div_rem_s, _T_31) @[MDU.scala 52:42]
      node _T_33 = sub(UInt<1>("h00"), io.src_b) @[MDU.scala 52:59]
      node _T_34 = tail(_T_33, 1) @[MDU.scala 52:59]
      node _T_35 = mux(_T_32, _T_34, io.src_b) @[MDU.scala 52:28]
      node _T_36 = eq(io.valid, UInt<1>("h01")) @[MDU.scala 53:23]
      when _T_36 : @[MDU.scala 53:32]
        r_ready <= UInt<1>("h00") @[MDU.scala 54:24]
        r_counter <= UInt<6>("h020") @[MDU.scala 55:24]
        r_dividend <= _T_30 @[MDU.scala 56:24]
        r_quotient <= UInt<1>("h00") @[MDU.scala 57:24]
        skip @[MDU.scala 53:32]
      else : @[MDU.scala 58:38]
        node _T_37 = neq(r_counter, UInt<1>("h00")) @[MDU.scala 58:30]
        when _T_37 : @[MDU.scala 58:38]
          node _T_38 = sub(r_counter, UInt<1>("h01")) @[MDU.scala 59:52]
          node _T_39 = tail(_T_38, 1) @[MDU.scala 59:52]
          node _T_40 = dshl(_T_35, _T_39) @[MDU.scala 59:40]
          node _T_41 = geq(r_dividend, _T_40) @[MDU.scala 59:29]
          when _T_41 : @[MDU.scala 59:59]
            node _T_42 = sub(r_counter, UInt<1>("h01")) @[MDU.scala 60:67]
            node _T_43 = tail(_T_42, 1) @[MDU.scala 60:67]
            node _T_44 = dshl(_T_35, _T_43) @[MDU.scala 60:55]
            node _T_45 = sub(r_dividend, _T_44) @[MDU.scala 60:45]
            node _T_46 = tail(_T_45, 1) @[MDU.scala 60:45]
            r_dividend <= _T_46 @[MDU.scala 60:31]
            node _T_47 = sub(r_counter, UInt<1>("h01")) @[MDU.scala 61:63]
            node _T_48 = tail(_T_47, 1) @[MDU.scala 61:63]
            node _T_49 = dshl(UInt<1>("h01"), _T_48) @[MDU.scala 61:51]
            node _T_50 = add(r_quotient, _T_49) @[MDU.scala 61:45]
            node _T_51 = tail(_T_50, 1) @[MDU.scala 61:45]
            r_quotient <= _T_51 @[MDU.scala 61:31]
            skip @[MDU.scala 59:59]
          else : @[MDU.scala 62:25]
            r_ready <= UInt<1>("h01") @[MDU.scala 63:25]
            skip @[MDU.scala 62:25]
          node _T_52 = sub(r_counter, UInt<1>("h01")) @[MDU.scala 65:37]
          node _T_53 = tail(_T_52, 1) @[MDU.scala 65:37]
          r_counter <= _T_53 @[MDU.scala 65:24]
          node _T_54 = eq(r_counter, UInt<1>("h01")) @[MDU.scala 66:38]
          r_ready <= _T_54 @[MDU.scala 66:24]
          skip @[MDU.scala 58:38]
        else : @[MDU.scala 67:20]
          io.output.valid <= UInt<1>("h01") @[MDU.scala 68:29]
          skip @[MDU.scala 67:20]
      skip @[MDU.scala 50:39]
    io.ready <= r_ready @[MDU.scala 72:18]
    node _T_55 = eq(io.op, UInt<1>("h00")) @[MDU.scala 73:16]
    when _T_55 : @[MDU.scala 73:24]
      node _T_56 = bits(result, 31, 0) @[MDU.scala 74:33]
      io.output.bits <= _T_56 @[MDU.scala 74:24]
      io.output.valid <= UInt<1>("h01") @[MDU.scala 75:25]
      skip @[MDU.scala 73:24]
    else : @[MDU.scala 76:70]
      node _T_57 = eq(io.op, UInt<1>("h01")) @[MDU.scala 76:22]
      node _T_58 = eq(io.op, UInt<2>("h03")) @[MDU.scala 76:40]
      node _T_59 = or(_T_57, _T_58) @[MDU.scala 76:31]
      node _T_60 = eq(io.op, UInt<2>("h02")) @[MDU.scala 76:59]
      node _T_61 = or(_T_59, _T_60) @[MDU.scala 76:50]
      when _T_61 : @[MDU.scala 76:70]
        node _T_62 = bits(result, 63, 32) @[MDU.scala 77:33]
        io.output.bits <= _T_62 @[MDU.scala 77:24]
        io.output.valid <= UInt<1>("h01") @[MDU.scala 78:25]
        skip @[MDU.scala 76:70]
      else : @[MDU.scala 79:30]
        node _T_63 = eq(io.op, UInt<3>("h04")) @[MDU.scala 79:22]
        when _T_63 : @[MDU.scala 79:30]
          node _T_64 = bits(io.src_a, 31, 31) @[MDU.scala 80:39]
          node _T_65 = bits(io.src_b, 31, 31) @[MDU.scala 80:56]
          node _T_66 = neq(_T_64, _T_65) @[MDU.scala 80:44]
          node _T_67 = orr(io.src_b) @[MDU.scala 80:72]
          node _T_68 = and(_T_66, _T_67) @[MDU.scala 80:61]
          node _T_69 = sub(UInt<1>("h00"), r_quotient) @[MDU.scala 80:76]
          node _T_70 = tail(_T_69, 1) @[MDU.scala 80:76]
          node _T_71 = mux(_T_68, _T_70, r_quotient) @[MDU.scala 80:30]
          io.output.bits <= _T_71 @[MDU.scala 80:24]
          skip @[MDU.scala 79:30]
        else : @[MDU.scala 81:31]
          node _T_72 = eq(io.op, UInt<3>("h05")) @[MDU.scala 81:22]
          when _T_72 : @[MDU.scala 81:31]
            io.output.bits <= r_quotient @[MDU.scala 82:24]
            skip @[MDU.scala 81:31]
          else : @[MDU.scala 83:30]
            node _T_73 = eq(io.op, UInt<3>("h06")) @[MDU.scala 83:22]
            when _T_73 : @[MDU.scala 83:30]
              node _T_74 = bits(io.src_a, 31, 31) @[MDU.scala 84:39]
              node _T_75 = sub(UInt<1>("h00"), r_dividend) @[MDU.scala 84:44]
              node _T_76 = tail(_T_75, 1) @[MDU.scala 84:44]
              node _T_77 = mux(_T_74, _T_76, r_dividend) @[MDU.scala 84:30]
              io.output.bits <= _T_77 @[MDU.scala 84:24]
              skip @[MDU.scala 83:30]
            else : @[MDU.scala 85:31]
              node _T_78 = eq(io.op, UInt<3>("h07")) @[MDU.scala 85:22]
              when _T_78 : @[MDU.scala 85:31]
                io.output.bits <= r_dividend @[MDU.scala 86:24]
                skip @[MDU.scala 85:31]
              else : @[MDU.scala 87:16]
                io.output.bits <= UInt<1>("h00") @[MDU.scala 88:24]
                skip @[MDU.scala 87:16]
    
  module Execute : 
    input clock : Clock
    input reset : Reset
    output io : {flip immediate : UInt<32>, flip readData1 : UInt<32>, flip readData2 : UInt<32>, flip pcAddress : UInt<32>, flip func7 : UInt<7>, flip func3 : UInt<3>, flip mem_result : UInt<32>, flip wb_result : UInt<32>, flip ex_mem_regWrite : UInt<1>, flip mem_wb_regWrite : UInt<1>, flip id_ex_ins : UInt<32>, flip ex_mem_ins : UInt<32>, flip mem_wb_ins : UInt<32>, flip ctl_aluSrc : UInt<1>, flip ctl_aluOp : UInt<2>, flip ctl_aluSrc1 : UInt<2>, flip func6 : UInt<6>, flip v_ctl_aluop : UInt<3>, flip v_ctl_exsel : UInt<4>, flip v_ctl_regwrite : UInt<1>, flip v_ctl_opBsel : UInt<1>, flip v_ctl_v_load : UInt<1>, flip v_ctl_v_ins : UInt<1>, flip v_ctl_vset : UInt<1>, flip vs1_data : SInt<128>, flip vs2_data : SInt<128>, flip vl : SInt<32>, flip vstart : SInt<32>, flip vs3_data : SInt<128>, flip vma : UInt<1>, flip vta : UInt<1>, flip vm : UInt<1>, flip vs0 : SInt<128>, flip vd_addr : UInt<5>, flip v_sew : UInt<3>, flip zimm : SInt<32>, flip v_addi_imm : SInt<32>, flip vec_mem_res : SInt<128>, flip vec_wb_res : SInt<128>, flip id_reg_vs3data : SInt<128>, flip fu_ex_reg_vd : UInt<5>, flip fu_mem_reg_vd : UInt<5>, flip fu_reg_vs1 : UInt<5>, flip fu_reg_vs2 : UInt<5>, flip fu_reg_vs3 : UInt<5>, flip fu_ex_reg_write : UInt<1>, flip fu_mem_reg_write : UInt<1>, flip v_MemWrite : UInt<1>, vec_alu_res : SInt<128>, vec_vl : SInt<32>, vec_rd_out : UInt<5>, vec_avl_o : SInt<32>, vec_valmax_o : SInt<32>, vs3_data_o : SInt<128>, writeData : UInt<32>, ALUresult : UInt<32>, stall : UInt<1>}
    
    inst alu of ALU @[Execute.scala 71:19]
    alu.clock <= clock
    alu.reset <= reset
    inst aluCtl of AluControl @[Execute.scala 72:22]
    aluCtl.clock <= clock
    aluCtl.reset <= reset
    inst ForwardingUnit of ForwardingUnit @[Execute.scala 73:18]
    ForwardingUnit.clock <= clock
    ForwardingUnit.reset <= reset
    ForwardingUnit.io.ex_regWrite <= io.ex_mem_regWrite @[Execute.scala 77:18]
    ForwardingUnit.io.mem_regWrite <= io.mem_wb_regWrite @[Execute.scala 78:19]
    node _T = bits(io.ex_mem_ins, 11, 7) @[Execute.scala 79:32]
    ForwardingUnit.io.ex_reg_rd <= _T @[Execute.scala 79:16]
    node _T_1 = bits(io.mem_wb_ins, 11, 7) @[Execute.scala 80:33]
    ForwardingUnit.io.mem_reg_rd <= _T_1 @[Execute.scala 80:17]
    node _T_2 = bits(io.id_ex_ins, 19, 15) @[Execute.scala 81:29]
    ForwardingUnit.io.reg_rs1 <= _T_2 @[Execute.scala 81:14]
    node _T_3 = bits(io.id_ex_ins, 24, 20) @[Execute.scala 82:29]
    ForwardingUnit.io.reg_rs2 <= _T_3 @[Execute.scala 82:14]
    ForwardingUnit.io.ex_reg_vd <= io.fu_ex_reg_vd @[Execute.scala 84:16]
    ForwardingUnit.io.mem_reg_vd <= io.fu_mem_reg_vd @[Execute.scala 85:17]
    ForwardingUnit.io.reg_vs1 <= io.fu_reg_vs1 @[Execute.scala 86:14]
    ForwardingUnit.io.reg_vs2 <= io.fu_reg_vs2 @[Execute.scala 87:14]
    ForwardingUnit.io.reg_vs3 <= io.fu_reg_vs3 @[Execute.scala 88:14]
    ForwardingUnit.io.ex_reg_write <= io.fu_ex_reg_write @[Execute.scala 89:19]
    ForwardingUnit.io.mem_reg_write <= io.fu_mem_reg_write @[Execute.scala 90:20]
    node _T_4 = eq(ForwardingUnit.io.forwardA, UInt<1>("h00")) @[Execute.scala 95:20]
    node _T_5 = eq(ForwardingUnit.io.forwardA, UInt<1>("h01")) @[Execute.scala 96:20]
    node _T_6 = eq(ForwardingUnit.io.forwardA, UInt<2>("h02")) @[Execute.scala 97:20]
    node _T_7 = mux(_T_6, io.wb_result, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_8 = mux(_T_5, io.mem_result, _T_7) @[Mux.scala 98:16]
    node inputMux1 = mux(_T_4, io.readData1, _T_8) @[Mux.scala 98:16]
    node _T_9 = eq(ForwardingUnit.io.forwardB, UInt<1>("h00")) @[Execute.scala 103:20]
    node _T_10 = eq(ForwardingUnit.io.forwardB, UInt<1>("h01")) @[Execute.scala 104:20]
    node _T_11 = eq(ForwardingUnit.io.forwardB, UInt<2>("h02")) @[Execute.scala 105:20]
    node _T_12 = mux(_T_11, io.wb_result, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_13 = mux(_T_10, io.mem_result, _T_12) @[Mux.scala 98:16]
    node inputMux2 = mux(_T_9, io.readData2, _T_13) @[Mux.scala 98:16]
    node _T_14 = eq(io.ctl_aluSrc1, UInt<1>("h01")) @[Execute.scala 112:23]
    node _T_15 = eq(io.ctl_aluSrc1, UInt<2>("h02")) @[Execute.scala 113:23]
    node _T_16 = mux(_T_15, UInt<1>("h00"), inputMux1) @[Mux.scala 98:16]
    node aluIn1 = mux(_T_14, io.pcAddress, _T_16) @[Mux.scala 98:16]
    node aluIn2 = mux(io.ctl_aluSrc, inputMux2, io.immediate) @[Execute.scala 116:19]
    aluCtl.io.f3 <= io.func3 @[Execute.scala 118:16]
    node _T_17 = bits(io.func7, 5, 5) @[Execute.scala 119:27]
    aluCtl.io.f7 <= _T_17 @[Execute.scala 119:16]
    aluCtl.io.aluOp <= io.ctl_aluOp @[Execute.scala 120:19]
    aluCtl.io.aluSrc <= io.ctl_aluSrc @[Execute.scala 121:20]
    inst Vec_aluCtl of Alu_Control @[Execute.scala 123:26]
    Vec_aluCtl.clock <= clock
    Vec_aluCtl.reset <= reset
    Vec_aluCtl.io.func3 <= io.func3 @[Execute.scala 125:23]
    Vec_aluCtl.io.func6 <= io.func6 @[Execute.scala 126:23]
    Vec_aluCtl.io.aluOp <= io.v_ctl_aluop @[Execute.scala 127:23]
    alu.io.input1 <= aluIn1 @[Execute.scala 129:17]
    alu.io.input2 <= aluIn2 @[Execute.scala 130:17]
    alu.io.aluCtl <= aluCtl.io.out @[Execute.scala 131:17]
    inst vec_alu of ALU_ @[Execute.scala 134:23]
    vec_alu.clock <= clock
    vec_alu.reset <= reset
    node _T_18 = eq(ForwardingUnit.io.forwardA, UInt<1>("h01")) @[Execute.scala 138:20]
    when _T_18 : @[Execute.scala 138:28]
      node _T_19 = asSInt(io.mem_result) @[Execute.scala 139:38]
      vec_alu.io.in_A <= _T_19 @[Execute.scala 139:21]
      skip @[Execute.scala 138:28]
    else : @[Execute.scala 140:34]
      node _T_20 = eq(ForwardingUnit.io.forwardA, UInt<2>("h02")) @[Execute.scala 140:26]
      when _T_20 : @[Execute.scala 140:34]
        node _T_21 = asSInt(io.wb_result) @[Execute.scala 141:37]
        vec_alu.io.in_A <= _T_21 @[Execute.scala 141:21]
        skip @[Execute.scala 140:34]
      else : @[Execute.scala 142:14]
        node _T_22 = asSInt(io.readData1) @[Execute.scala 143:37]
        vec_alu.io.in_A <= _T_22 @[Execute.scala 143:21]
        skip @[Execute.scala 142:14]
    node _T_23 = eq(ForwardingUnit.io.forwardA, UInt<1>("h01")) @[Execute.scala 146:20]
    when _T_23 : @[Execute.scala 146:28]
      vec_alu.io.vs1 <= io.vec_mem_res @[Execute.scala 147:20]
      skip @[Execute.scala 146:28]
    else : @[Execute.scala 148:34]
      node _T_24 = eq(ForwardingUnit.io.forwardA, UInt<2>("h02")) @[Execute.scala 148:26]
      when _T_24 : @[Execute.scala 148:34]
        vec_alu.io.vs1 <= io.vec_wb_res @[Execute.scala 149:20]
        skip @[Execute.scala 148:34]
      else : @[Execute.scala 150:14]
        vec_alu.io.vs1 <= io.vs1_data @[Execute.scala 151:20]
        skip @[Execute.scala 150:14]
    node _T_25 = eq(ForwardingUnit.io.forwardC, UInt<1>("h01")) @[Execute.scala 154:20]
    when _T_25 : @[Execute.scala 154:28]
      vec_alu.io.vd <= io.vec_mem_res @[Execute.scala 155:19]
      io.vs3_data_o <= io.vec_mem_res @[Execute.scala 156:19]
      skip @[Execute.scala 154:28]
    else : @[Execute.scala 157:34]
      node _T_26 = eq(ForwardingUnit.io.forwardC, UInt<2>("h02")) @[Execute.scala 157:26]
      when _T_26 : @[Execute.scala 157:34]
        vec_alu.io.vd <= io.vec_wb_res @[Execute.scala 158:19]
        io.vs3_data_o <= io.vec_wb_res @[Execute.scala 159:19]
        skip @[Execute.scala 157:34]
      else : @[Execute.scala 160:14]
        vec_alu.io.vd <= io.vs3_data @[Execute.scala 161:19]
        io.vs3_data_o <= io.id_reg_vs3data @[Execute.scala 162:19]
        skip @[Execute.scala 160:14]
    node _T_27 = eq(io.v_ctl_exsel, UInt<2>("h03")) @[Execute.scala 165:23]
    node _T_28 = eq(io.v_ctl_opBsel, UInt<1>("h01")) @[Execute.scala 165:56]
    node _T_29 = and(_T_27, _T_28) @[Execute.scala 165:37]
    when _T_29 : @[Execute.scala 165:64]
      vec_alu.io.in_B <= io.zimm @[Execute.scala 166:21]
      skip @[Execute.scala 165:64]
    else : @[Execute.scala 167:70]
      node _T_30 = eq(io.v_ctl_exsel, UInt<3>("h04")) @[Execute.scala 167:29]
      node _T_31 = eq(io.v_ctl_opBsel, UInt<1>("h01")) @[Execute.scala 167:62]
      node _T_32 = and(_T_30, _T_31) @[Execute.scala 167:43]
      when _T_32 : @[Execute.scala 167:70]
        vec_alu.io.in_B <= io.v_addi_imm @[Execute.scala 168:21]
        skip @[Execute.scala 167:70]
      else : @[Execute.scala 169:14]
        node _T_33 = eq(ForwardingUnit.io.forwardB, UInt<1>("h01")) @[Execute.scala 170:22]
        when _T_33 : @[Execute.scala 170:30]
          node _T_34 = asSInt(io.mem_result) @[Execute.scala 171:40]
          vec_alu.io.in_B <= _T_34 @[Execute.scala 171:23]
          skip @[Execute.scala 170:30]
        else : @[Execute.scala 172:36]
          node _T_35 = eq(ForwardingUnit.io.forwardB, UInt<2>("h02")) @[Execute.scala 172:28]
          when _T_35 : @[Execute.scala 172:36]
            node _T_36 = asSInt(io.wb_result) @[Execute.scala 173:39]
            vec_alu.io.in_B <= _T_36 @[Execute.scala 173:23]
            skip @[Execute.scala 172:36]
          else : @[Execute.scala 174:16]
            node _T_37 = asSInt(io.readData2) @[Execute.scala 175:39]
            vec_alu.io.in_B <= _T_37 @[Execute.scala 175:23]
            skip @[Execute.scala 174:16]
        skip @[Execute.scala 169:14]
    node _T_38 = eq(ForwardingUnit.io.forwardB, UInt<1>("h01")) @[Execute.scala 179:20]
    when _T_38 : @[Execute.scala 179:28]
      vec_alu.io.vs2 <= io.vec_mem_res @[Execute.scala 180:20]
      skip @[Execute.scala 179:28]
    else : @[Execute.scala 181:34]
      node _T_39 = eq(ForwardingUnit.io.forwardB, UInt<2>("h02")) @[Execute.scala 181:26]
      when _T_39 : @[Execute.scala 181:34]
        vec_alu.io.vs2 <= io.vec_wb_res @[Execute.scala 182:20]
        skip @[Execute.scala 181:34]
      else : @[Execute.scala 183:14]
        vec_alu.io.vs2 <= io.vs2_data @[Execute.scala 184:20]
        skip @[Execute.scala 183:14]
    vec_alu.io.aluc <= Vec_aluCtl.io.aluc @[Execute.scala 186:19]
    vec_alu.io.vd_addr <= io.vd_addr @[Execute.scala 187:22]
    vec_alu.io.sew <= io.v_sew @[Execute.scala 188:18]
    vec_alu.io.v_ins <= io.v_ctl_v_ins @[Execute.scala 189:20]
    node _T_40 = asUInt(io.vl) @[Execute.scala 190:26]
    vec_alu.io.vl <= _T_40 @[Execute.scala 190:17]
    vec_alu.io.vta <= io.vta @[Execute.scala 191:18]
    vec_alu.io.vma <= io.vma @[Execute.scala 192:18]
    vec_alu.io.vm <= io.vm @[Execute.scala 193:17]
    vec_alu.io.vd <= io.vs3_data @[Execute.scala 194:17]
    vec_alu.io.vs0 <= io.vs0 @[Execute.scala 195:18]
    node _T_41 = asUInt(io.vstart) @[Execute.scala 196:34]
    vec_alu.io.vstart <= _T_41 @[Execute.scala 196:21]
    io.vec_alu_res <= vec_alu.io.v_output @[Execute.scala 197:18]
    inst vec_config of configure @[Execute.scala 200:26]
    vec_config.clock <= clock
    vec_config.reset <= reset
    node _T_42 = eq(io.v_ctl_vset, UInt<1>("h01")) @[Execute.scala 202:22]
    when _T_42 : @[Execute.scala 202:31]
      node _T_43 = bits(io.id_ex_ins, 30, 20) @[Execute.scala 203:39]
      vec_config.io.zimm <= _T_43 @[Execute.scala 203:24]
      node _T_44 = bits(io.id_ex_ins, 19, 15) @[Execute.scala 204:38]
      vec_config.io.rs1 <= _T_44 @[Execute.scala 204:23]
      node _T_45 = bits(io.id_ex_ins, 11, 7) @[Execute.scala 205:37]
      vec_config.io.rd <= _T_45 @[Execute.scala 205:22]
      node _T_46 = eq(ForwardingUnit.io.forwardA, UInt<1>("h01")) @[Execute.scala 206:22]
      when _T_46 : @[Execute.scala 206:30]
        node _T_47 = asSInt(io.mem_result) @[Execute.scala 207:51]
        vec_config.io.rs1_readdata <= _T_47 @[Execute.scala 207:34]
        skip @[Execute.scala 206:30]
      else : @[Execute.scala 208:38]
        node _T_48 = eq(ForwardingUnit.io.forwardA, UInt<2>("h02")) @[Execute.scala 208:29]
        when _T_48 : @[Execute.scala 208:38]
          node _T_49 = asSInt(io.wb_result) @[Execute.scala 209:50]
          vec_config.io.rs1_readdata <= _T_49 @[Execute.scala 209:34]
          skip @[Execute.scala 208:38]
        else : @[Execute.scala 210:16]
          node _T_50 = asSInt(io.readData1) @[Execute.scala 211:50]
          vec_config.io.rs1_readdata <= _T_50 @[Execute.scala 211:34]
          skip @[Execute.scala 210:16]
      vec_config.io.current_vl <= io.vl @[Execute.scala 213:30]
      skip @[Execute.scala 202:31]
    else : @[Execute.scala 214:14]
      vec_config.io.zimm <= UInt<1>("h00") @[Execute.scala 215:24]
      vec_config.io.rs1 <= UInt<1>("h00") @[Execute.scala 216:23]
      vec_config.io.rd <= UInt<1>("h00") @[Execute.scala 217:22]
      vec_config.io.rs1_readdata <= asSInt(UInt<1>("h00")) @[Execute.scala 218:32]
      vec_config.io.current_vl <= io.vl @[Execute.scala 219:30]
      skip @[Execute.scala 214:14]
    io.vec_vl <= vec_config.io.vl @[Execute.scala 222:13]
    io.vec_rd_out <= vec_config.io.rd_out @[Execute.scala 224:17]
    io.vec_avl_o <= vec_config.io.avl_o @[Execute.scala 225:16]
    io.vec_valmax_o <= vec_config.io.valmax_o @[Execute.scala 226:19]
    io.stall <= UInt<1>("h00") @[Execute.scala 230:12]
    inst MDU of MDU @[Execute.scala 232:22]
    MDU.clock <= clock
    MDU.reset <= reset
    MDU.io.src_a <= aluIn1 @[Execute.scala 233:18]
    MDU.io.src_b <= aluIn2 @[Execute.scala 234:18]
    MDU.io.op <= io.func3 @[Execute.scala 235:18]
    reg REG : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Execute.scala 239:28]
    reg REG_1 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Execute.scala 240:28]
    reg REG_2 : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[Execute.scala 241:28]
    reg REG_3 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Execute.scala 242:28]
    reg REG_4 : UInt<6>, clock with : (reset => (reset, UInt<6>("h00"))) @[Execute.scala 243:28]
    reg REG_5 : UInt<6>, clock with : (reset => (reset, UInt<6>("h00"))) @[Execute.scala 244:28]
    node _T_51 = eq(io.func7, UInt<1>("h01")) @[Execute.scala 246:19]
    node _T_52 = eq(io.func3, UInt<1>("h00")) @[Execute.scala 246:40]
    node _T_53 = eq(io.func3, UInt<1>("h01")) @[Execute.scala 246:60]
    node _T_54 = or(_T_52, _T_53) @[Execute.scala 246:48]
    node _T_55 = eq(io.func3, UInt<2>("h02")) @[Execute.scala 246:80]
    node _T_56 = or(_T_54, _T_55) @[Execute.scala 246:68]
    node _T_57 = eq(io.func3, UInt<2>("h03")) @[Execute.scala 246:100]
    node _T_58 = or(_T_56, _T_57) @[Execute.scala 246:88]
    node _T_59 = and(_T_51, _T_58) @[Execute.scala 246:27]
    when _T_59 : @[Execute.scala 246:109]
      MDU.io.valid <= UInt<1>("h01") @[Execute.scala 247:20]
      skip @[Execute.scala 246:109]
    else : @[Execute.scala 248:6]
      MDU.io.valid <= UInt<1>("h00") @[Execute.scala 249:20]
      skip @[Execute.scala 248:6]
    node _T_60 = eq(io.func7, UInt<1>("h01")) @[Execute.scala 252:19]
    node _T_61 = not(REG_3) @[Execute.scala 252:30]
    node _T_62 = and(_T_60, _T_61) @[Execute.scala 252:27]
    node _T_63 = eq(io.func3, UInt<3>("h04")) @[Execute.scala 252:51]
    node _T_64 = eq(io.func3, UInt<3>("h05")) @[Execute.scala 252:71]
    node _T_65 = or(_T_63, _T_64) @[Execute.scala 252:59]
    node _T_66 = eq(io.func3, UInt<3>("h06")) @[Execute.scala 252:91]
    node _T_67 = or(_T_65, _T_66) @[Execute.scala 252:79]
    node _T_68 = eq(io.func3, UInt<3>("h07")) @[Execute.scala 252:111]
    node _T_69 = or(_T_67, _T_68) @[Execute.scala 252:99]
    node _T_70 = and(_T_62, _T_69) @[Execute.scala 252:38]
    when _T_70 : @[Execute.scala 252:120]
      reg REG_6 : UInt<1>, clock @[Execute.scala 253:30]
      REG_6 <= UInt<1>("h01") @[Execute.scala 253:30]
      MDU.io.valid <= REG_6 @[Execute.scala 253:20]
      REG_3 <= UInt<1>("h01") @[Execute.scala 254:14]
      REG <= aluIn1 @[Execute.scala 255:17]
      REG_1 <= aluIn2 @[Execute.scala 256:17]
      REG_2 <= io.func3 @[Execute.scala 257:14]
      REG_4 <= io.func7 @[Execute.scala 258:14]
      io.stall <= UInt<1>("h01") @[Execute.scala 259:16]
      skip @[Execute.scala 252:120]
    when REG_3 : @[Execute.scala 263:17]
      node _T_71 = lt(REG_5, UInt<6>("h020")) @[Execute.scala 265:21]
      when _T_71 : @[Execute.scala 265:28]
        io.stall <= UInt<1>("h01") @[Execute.scala 266:18]
        MDU.io.src_a <= REG @[Execute.scala 267:22]
        MDU.io.src_b <= REG_1 @[Execute.scala 268:22]
        MDU.io.op <= REG_2 @[Execute.scala 269:22]
        node _T_72 = add(REG_5, UInt<1>("h01")) @[Execute.scala 271:28]
        node _T_73 = tail(_T_72, 1) @[Execute.scala 271:28]
        REG_5 <= _T_73 @[Execute.scala 271:17]
        skip @[Execute.scala 265:28]
      else : @[Execute.scala 272:18]
        MDU.io.valid <= UInt<1>("h00") @[Execute.scala 273:22]
        REG_3 <= UInt<1>("h00") @[Execute.scala 274:22]
        MDU.io.src_a <= REG @[Execute.scala 275:22]
        MDU.io.src_b <= REG_1 @[Execute.scala 276:22]
        MDU.io.op <= REG_2 @[Execute.scala 277:22]
        REG_5 <= UInt<1>("h00") @[Execute.scala 278:17]
        skip @[Execute.scala 272:18]
      skip @[Execute.scala 263:17]
    node _T_74 = eq(REG_4, UInt<1>("h01")) @[Execute.scala 282:27]
    node _T_75 = and(REG_3, _T_74) @[Execute.scala 282:17]
    node _T_76 = and(_T_75, MDU.io.ready) @[Execute.scala 282:35]
    when _T_76 : @[Execute.scala 282:51]
      node _T_77 = mux(MDU.io.output.valid, MDU.io.output.bits, UInt<1>("h00")) @[Execute.scala 283:26]
      io.ALUresult <= _T_77 @[Execute.scala 283:20]
      skip @[Execute.scala 282:51]
    else : @[Execute.scala 285:49]
      node _T_78 = eq(io.func7, UInt<1>("h01")) @[Execute.scala 285:25]
      node _T_79 = and(_T_78, MDU.io.ready) @[Execute.scala 285:33]
      when _T_79 : @[Execute.scala 285:49]
        node _T_80 = mux(MDU.io.output.valid, MDU.io.output.bits, UInt<1>("h00")) @[Execute.scala 286:26]
        io.ALUresult <= _T_80 @[Execute.scala 286:20]
        skip @[Execute.scala 285:49]
      else : @[Execute.scala 288:15]
        io.ALUresult <= alu.io.result @[Execute.scala 288:29]
        skip @[Execute.scala 288:15]
    io.writeData <= inputMux2 @[Execute.scala 296:16]
    
  module MemoryFetch : 
    input clock : Clock
    input reset : Reset
    output io : {flip aluResultIn : UInt<32>, flip v_addr : UInt<32>, flip v_ins : UInt<1>, flip writeData : UInt<32>, flip v_writeData : UInt<32>, flip writeEnable : UInt<1>, flip readEnable : UInt<1>, readData : UInt<32>, stall : UInt<1>, flip f3 : UInt<3>, dccmReq : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, flip dccmRsp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>}}}
    
    io.dccmRsp.ready <= UInt<1>("h01") @[MemoryFetch.scala 24:20]
    wire addr : UInt<32>
    addr <= UInt<32>("h00")
    wire data : UInt<32>
    data <= UInt<32>("h00")
    node _T = eq(io.v_ins, UInt<1>("h01")) @[MemoryFetch.scala 29:17]
    when _T : @[MemoryFetch.scala 29:25]
      addr <= io.v_addr @[MemoryFetch.scala 30:10]
      data <= io.v_writeData @[MemoryFetch.scala 31:10]
      skip @[MemoryFetch.scala 29:25]
    else : @[MemoryFetch.scala 32:14]
      addr <= io.aluResultIn @[MemoryFetch.scala 33:10]
      data <= io.writeData @[MemoryFetch.scala 34:10]
      skip @[MemoryFetch.scala 32:14]
    wire wdata : UInt<8>[4] @[MemoryFetch.scala 37:19]
    wire rdata : UInt<32> @[MemoryFetch.scala 38:19]
    reg offset : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[MemoryFetch.scala 39:23]
    reg funct3 : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[MemoryFetch.scala 40:23]
    node offsetSW = bits(io.aluResultIn, 1, 0) @[MemoryFetch.scala 41:32]
    node _T_1 = eq(io.dccmRsp.valid, UInt<1>("h00")) @[MemoryFetch.scala 43:8]
    when _T_1 : @[MemoryFetch.scala 43:26]
      funct3 <= io.f3 @[MemoryFetch.scala 44:12]
      node _T_2 = bits(io.aluResultIn, 1, 0) @[MemoryFetch.scala 45:29]
      offset <= _T_2 @[MemoryFetch.scala 45:12]
      skip @[MemoryFetch.scala 43:26]
    else : @[MemoryFetch.scala 46:14]
      funct3 <= funct3 @[MemoryFetch.scala 47:12]
      offset <= offset @[MemoryFetch.scala 48:12]
      skip @[MemoryFetch.scala 46:14]
    node _T_3 = bits(io.writeData, 7, 0) @[MemoryFetch.scala 51:27]
    wdata[0] <= _T_3 @[MemoryFetch.scala 51:12]
    node _T_4 = bits(io.writeData, 15, 8) @[MemoryFetch.scala 52:27]
    wdata[1] <= _T_4 @[MemoryFetch.scala 52:12]
    node _T_5 = bits(io.writeData, 23, 16) @[MemoryFetch.scala 53:27]
    wdata[2] <= _T_5 @[MemoryFetch.scala 53:12]
    node _T_6 = bits(io.writeData, 31, 24) @[MemoryFetch.scala 54:27]
    wdata[3] <= _T_6 @[MemoryFetch.scala 54:12]
    node _T_7 = eq(io.f3, UInt<1>("h00")) @[MemoryFetch.scala 57:32]
    node _T_8 = and(io.writeEnable, _T_7) @[MemoryFetch.scala 57:23]
    when _T_8 : @[MemoryFetch.scala 57:45]
      node _T_9 = eq(offsetSW, UInt<1>("h00")) @[MemoryFetch.scala 58:19]
      when _T_9 : @[MemoryFetch.scala 58:27]
        io.dccmReq.bits.activeByteLane <= UInt<1>("h01") @[MemoryFetch.scala 59:38]
        skip @[MemoryFetch.scala 58:27]
      else : @[MemoryFetch.scala 60:33]
        node _T_10 = eq(offsetSW, UInt<1>("h01")) @[MemoryFetch.scala 60:25]
        when _T_10 : @[MemoryFetch.scala 60:33]
          node _T_11 = bits(io.writeData, 15, 8) @[MemoryFetch.scala 61:31]
          wdata[0] <= _T_11 @[MemoryFetch.scala 61:16]
          node _T_12 = bits(io.writeData, 7, 0) @[MemoryFetch.scala 62:31]
          wdata[1] <= _T_12 @[MemoryFetch.scala 62:16]
          node _T_13 = bits(io.writeData, 23, 16) @[MemoryFetch.scala 63:31]
          wdata[2] <= _T_13 @[MemoryFetch.scala 63:16]
          node _T_14 = bits(io.writeData, 31, 24) @[MemoryFetch.scala 64:31]
          wdata[3] <= _T_14 @[MemoryFetch.scala 64:16]
          io.dccmReq.bits.activeByteLane <= UInt<2>("h02") @[MemoryFetch.scala 65:38]
          skip @[MemoryFetch.scala 60:33]
        else : @[MemoryFetch.scala 66:33]
          node _T_15 = eq(offsetSW, UInt<2>("h02")) @[MemoryFetch.scala 66:25]
          when _T_15 : @[MemoryFetch.scala 66:33]
            node _T_16 = bits(io.writeData, 15, 8) @[MemoryFetch.scala 67:31]
            wdata[0] <= _T_16 @[MemoryFetch.scala 67:16]
            node _T_17 = bits(io.writeData, 23, 16) @[MemoryFetch.scala 68:31]
            wdata[1] <= _T_17 @[MemoryFetch.scala 68:16]
            node _T_18 = bits(io.writeData, 7, 0) @[MemoryFetch.scala 69:31]
            wdata[2] <= _T_18 @[MemoryFetch.scala 69:16]
            node _T_19 = bits(io.writeData, 31, 24) @[MemoryFetch.scala 70:31]
            wdata[3] <= _T_19 @[MemoryFetch.scala 70:16]
            io.dccmReq.bits.activeByteLane <= UInt<3>("h04") @[MemoryFetch.scala 71:38]
            skip @[MemoryFetch.scala 66:33]
          else : @[MemoryFetch.scala 72:16]
            node _T_20 = bits(io.writeData, 15, 8) @[MemoryFetch.scala 73:31]
            wdata[0] <= _T_20 @[MemoryFetch.scala 73:16]
            node _T_21 = bits(io.writeData, 23, 16) @[MemoryFetch.scala 74:31]
            wdata[1] <= _T_21 @[MemoryFetch.scala 74:16]
            node _T_22 = bits(io.writeData, 31, 24) @[MemoryFetch.scala 75:31]
            wdata[2] <= _T_22 @[MemoryFetch.scala 75:16]
            node _T_23 = bits(io.writeData, 7, 0) @[MemoryFetch.scala 76:31]
            wdata[3] <= _T_23 @[MemoryFetch.scala 76:16]
            io.dccmReq.bits.activeByteLane <= UInt<4>("h08") @[MemoryFetch.scala 77:38]
            skip @[MemoryFetch.scala 72:16]
      skip @[MemoryFetch.scala 57:45]
    else : @[MemoryFetch.scala 81:52]
      node _T_24 = eq(io.f3, UInt<1>("h01")) @[MemoryFetch.scala 81:39]
      node _T_25 = and(io.writeEnable, _T_24) @[MemoryFetch.scala 81:30]
      when _T_25 : @[MemoryFetch.scala 81:52]
        node _T_26 = eq(offsetSW, UInt<1>("h00")) @[MemoryFetch.scala 83:19]
        when _T_26 : @[MemoryFetch.scala 83:27]
          io.dccmReq.bits.activeByteLane <= UInt<2>("h03") @[MemoryFetch.scala 85:38]
          skip @[MemoryFetch.scala 83:27]
        else : @[MemoryFetch.scala 86:33]
          node _T_27 = eq(offsetSW, UInt<1>("h01")) @[MemoryFetch.scala 86:25]
          when _T_27 : @[MemoryFetch.scala 86:33]
            io.dccmReq.bits.activeByteLane <= UInt<3>("h06") @[MemoryFetch.scala 88:38]
            node _T_28 = bits(io.writeData, 23, 16) @[MemoryFetch.scala 89:31]
            wdata[0] <= _T_28 @[MemoryFetch.scala 89:16]
            node _T_29 = bits(io.writeData, 7, 0) @[MemoryFetch.scala 90:31]
            wdata[1] <= _T_29 @[MemoryFetch.scala 90:16]
            node _T_30 = bits(io.writeData, 15, 8) @[MemoryFetch.scala 91:31]
            wdata[2] <= _T_30 @[MemoryFetch.scala 91:16]
            node _T_31 = bits(io.writeData, 31, 24) @[MemoryFetch.scala 92:31]
            wdata[3] <= _T_31 @[MemoryFetch.scala 92:16]
            skip @[MemoryFetch.scala 86:33]
          else : @[MemoryFetch.scala 93:16]
            io.dccmReq.bits.activeByteLane <= UInt<4>("h0c") @[MemoryFetch.scala 95:38]
            node _T_32 = bits(io.writeData, 7, 0) @[MemoryFetch.scala 96:31]
            wdata[2] <= _T_32 @[MemoryFetch.scala 96:16]
            node _T_33 = bits(io.writeData, 15, 8) @[MemoryFetch.scala 97:31]
            wdata[3] <= _T_33 @[MemoryFetch.scala 97:16]
            node _T_34 = bits(io.writeData, 23, 16) @[MemoryFetch.scala 98:31]
            wdata[0] <= _T_34 @[MemoryFetch.scala 98:16]
            node _T_35 = bits(io.writeData, 31, 24) @[MemoryFetch.scala 99:31]
            wdata[1] <= _T_35 @[MemoryFetch.scala 99:16]
            skip @[MemoryFetch.scala 93:16]
        skip @[MemoryFetch.scala 81:52]
      else : @[MemoryFetch.scala 103:15]
        io.dccmReq.bits.activeByteLane <= UInt<4>("h0f") @[MemoryFetch.scala 104:36]
        skip @[MemoryFetch.scala 103:15]
    node lo = cat(wdata[1], wdata[0]) @[MemoryFetch.scala 107:46]
    node hi = cat(wdata[3], wdata[2]) @[MemoryFetch.scala 107:46]
    node _T_36 = cat(hi, lo) @[MemoryFetch.scala 107:46]
    io.dccmReq.bits.dataRequest <= _T_36 @[MemoryFetch.scala 107:31]
    node _T_37 = and(io.aluResultIn, UInt<13>("h01fff")) @[MemoryFetch.scala 108:50]
    node _T_38 = shr(_T_37, 2) @[MemoryFetch.scala 108:67]
    io.dccmReq.bits.addrRequest <= _T_38 @[MemoryFetch.scala 108:31]
    io.dccmReq.bits.isWrite <= io.writeEnable @[MemoryFetch.scala 109:27]
    node _T_39 = or(io.writeEnable, io.readEnable) @[MemoryFetch.scala 110:42]
    node _T_40 = mux(_T_39, UInt<1>("h01"), UInt<1>("h00")) @[MemoryFetch.scala 110:26]
    io.dccmReq.valid <= _T_40 @[MemoryFetch.scala 110:20]
    node _T_41 = or(io.writeEnable, io.readEnable) @[MemoryFetch.scala 112:31]
    node _T_42 = eq(io.dccmRsp.valid, UInt<1>("h00")) @[MemoryFetch.scala 112:52]
    node _T_43 = and(_T_41, _T_42) @[MemoryFetch.scala 112:49]
    io.stall <= _T_43 @[MemoryFetch.scala 112:12]
    wire _WIRE : UInt<32> @[MemoryFetch.scala 114:15]
    _WIRE is invalid @[MemoryFetch.scala 114:15]
    node _T_44 = mux(io.dccmRsp.valid, io.dccmRsp.bits.dataResponse, _WIRE) @[MemoryFetch.scala 114:15]
    rdata <= _T_44 @[MemoryFetch.scala 114:9]
    when io.readEnable : @[MemoryFetch.scala 117:23]
      node _T_45 = eq(funct3, UInt<2>("h02")) @[MemoryFetch.scala 118:17]
      when _T_45 : @[MemoryFetch.scala 118:31]
        io.readData <= rdata @[MemoryFetch.scala 120:19]
        skip @[MemoryFetch.scala 118:31]
      else : @[MemoryFetch.scala 122:38]
        node _T_46 = eq(funct3, UInt<1>("h00")) @[MemoryFetch.scala 122:24]
        when _T_46 : @[MemoryFetch.scala 122:38]
          node _T_47 = eq(offset, UInt<1>("h00")) @[MemoryFetch.scala 124:21]
          when _T_47 : @[MemoryFetch.scala 124:34]
            node _T_48 = bits(rdata, 7, 7) @[MemoryFetch.scala 126:43]
            node _T_49 = bits(_T_48, 0, 0) @[Bitwise.scala 72:15]
            node hi_1 = mux(_T_49, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
            node lo_1 = bits(rdata, 7, 0) @[MemoryFetch.scala 126:53]
            node _T_50 = cat(hi_1, lo_1) @[Cat.scala 30:58]
            io.readData <= _T_50 @[MemoryFetch.scala 126:23]
            skip @[MemoryFetch.scala 124:34]
          else : @[MemoryFetch.scala 127:41]
            node _T_51 = eq(offset, UInt<1>("h01")) @[MemoryFetch.scala 127:28]
            when _T_51 : @[MemoryFetch.scala 127:41]
              node _T_52 = bits(rdata, 15, 15) @[MemoryFetch.scala 129:44]
              node _T_53 = bits(_T_52, 0, 0) @[Bitwise.scala 72:15]
              node hi_2 = mux(_T_53, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
              node lo_2 = bits(rdata, 15, 8) @[MemoryFetch.scala 129:55]
              node _T_54 = cat(hi_2, lo_2) @[Cat.scala 30:58]
              io.readData <= _T_54 @[MemoryFetch.scala 129:23]
              skip @[MemoryFetch.scala 127:41]
            else : @[MemoryFetch.scala 130:41]
              node _T_55 = eq(offset, UInt<2>("h02")) @[MemoryFetch.scala 130:28]
              when _T_55 : @[MemoryFetch.scala 130:41]
                node _T_56 = bits(rdata, 23, 23) @[MemoryFetch.scala 132:44]
                node _T_57 = bits(_T_56, 0, 0) @[Bitwise.scala 72:15]
                node hi_3 = mux(_T_57, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
                node lo_3 = bits(rdata, 23, 16) @[MemoryFetch.scala 132:55]
                node _T_58 = cat(hi_3, lo_3) @[Cat.scala 30:58]
                io.readData <= _T_58 @[MemoryFetch.scala 132:23]
                skip @[MemoryFetch.scala 130:41]
              else : @[MemoryFetch.scala 133:41]
                node _T_59 = eq(offset, UInt<2>("h03")) @[MemoryFetch.scala 133:28]
                when _T_59 : @[MemoryFetch.scala 133:41]
                  node _T_60 = bits(rdata, 31, 31) @[MemoryFetch.scala 135:44]
                  node _T_61 = bits(_T_60, 0, 0) @[Bitwise.scala 72:15]
                  node hi_4 = mux(_T_61, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
                  node lo_4 = bits(rdata, 31, 24) @[MemoryFetch.scala 135:55]
                  node _T_62 = cat(hi_4, lo_4) @[Cat.scala 30:58]
                  io.readData <= _T_62 @[MemoryFetch.scala 135:23]
                  skip @[MemoryFetch.scala 133:41]
                else : @[MemoryFetch.scala 136:22]
                  io.readData is invalid @[MemoryFetch.scala 138:23]
                  skip @[MemoryFetch.scala 136:22]
          skip @[MemoryFetch.scala 122:38]
        else : @[MemoryFetch.scala 141:38]
          node _T_63 = eq(funct3, UInt<3>("h04")) @[MemoryFetch.scala 141:24]
          when _T_63 : @[MemoryFetch.scala 141:38]
            node _T_64 = eq(offset, UInt<1>("h00")) @[MemoryFetch.scala 143:21]
            when _T_64 : @[MemoryFetch.scala 143:34]
              node hi_5 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
              node lo_5 = bits(rdata, 7, 0) @[MemoryFetch.scala 145:50]
              node _T_65 = cat(hi_5, lo_5) @[Cat.scala 30:58]
              io.readData <= _T_65 @[MemoryFetch.scala 145:23]
              skip @[MemoryFetch.scala 143:34]
            else : @[MemoryFetch.scala 146:40]
              node _T_66 = eq(offset, UInt<1>("h01")) @[MemoryFetch.scala 146:27]
              when _T_66 : @[MemoryFetch.scala 146:40]
                node hi_6 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
                node lo_6 = bits(rdata, 15, 8) @[MemoryFetch.scala 148:50]
                node _T_67 = cat(hi_6, lo_6) @[Cat.scala 30:58]
                io.readData <= _T_67 @[MemoryFetch.scala 148:23]
                skip @[MemoryFetch.scala 146:40]
              else : @[MemoryFetch.scala 149:40]
                node _T_68 = eq(offset, UInt<2>("h02")) @[MemoryFetch.scala 149:27]
                when _T_68 : @[MemoryFetch.scala 149:40]
                  node hi_7 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
                  node lo_7 = bits(rdata, 23, 16) @[MemoryFetch.scala 151:50]
                  node _T_69 = cat(hi_7, lo_7) @[Cat.scala 30:58]
                  io.readData <= _T_69 @[MemoryFetch.scala 151:23]
                  skip @[MemoryFetch.scala 149:40]
                else : @[MemoryFetch.scala 152:40]
                  node _T_70 = eq(offset, UInt<2>("h03")) @[MemoryFetch.scala 152:27]
                  when _T_70 : @[MemoryFetch.scala 152:40]
                    node hi_8 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
                    node lo_8 = bits(rdata, 31, 24) @[MemoryFetch.scala 154:50]
                    node _T_71 = cat(hi_8, lo_8) @[Cat.scala 30:58]
                    io.readData <= _T_71 @[MemoryFetch.scala 154:23]
                    skip @[MemoryFetch.scala 152:40]
                  else : @[MemoryFetch.scala 155:22]
                    io.readData is invalid @[MemoryFetch.scala 157:23]
                    skip @[MemoryFetch.scala 155:22]
            skip @[MemoryFetch.scala 141:38]
          else : @[MemoryFetch.scala 160:38]
            node _T_72 = eq(funct3, UInt<3>("h05")) @[MemoryFetch.scala 160:24]
            when _T_72 : @[MemoryFetch.scala 160:38]
              node _T_73 = eq(offset, UInt<1>("h00")) @[MemoryFetch.scala 162:21]
              when _T_73 : @[MemoryFetch.scala 162:34]
                node hi_9 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
                node lo_9 = bits(rdata, 15, 0) @[MemoryFetch.scala 164:49]
                node _T_74 = cat(hi_9, lo_9) @[Cat.scala 30:58]
                io.readData <= _T_74 @[MemoryFetch.scala 164:23]
                skip @[MemoryFetch.scala 162:34]
              else : @[MemoryFetch.scala 165:41]
                node _T_75 = eq(offset, UInt<1>("h01")) @[MemoryFetch.scala 165:28]
                when _T_75 : @[MemoryFetch.scala 165:41]
                  node hi_10 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
                  node lo_10 = bits(rdata, 23, 8) @[MemoryFetch.scala 167:49]
                  node _T_76 = cat(hi_10, lo_10) @[Cat.scala 30:58]
                  io.readData <= _T_76 @[MemoryFetch.scala 167:23]
                  skip @[MemoryFetch.scala 165:41]
                else : @[MemoryFetch.scala 168:41]
                  node _T_77 = eq(offset, UInt<2>("h02")) @[MemoryFetch.scala 168:28]
                  when _T_77 : @[MemoryFetch.scala 168:41]
                    node hi_11 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
                    node lo_11 = bits(rdata, 31, 16) @[MemoryFetch.scala 170:49]
                    node _T_78 = cat(hi_11, lo_11) @[Cat.scala 30:58]
                    io.readData <= _T_78 @[MemoryFetch.scala 170:23]
                    skip @[MemoryFetch.scala 168:41]
                  else : @[MemoryFetch.scala 171:22]
                    io.readData is invalid @[MemoryFetch.scala 173:23]
                    skip @[MemoryFetch.scala 171:22]
              skip @[MemoryFetch.scala 160:38]
            else : @[MemoryFetch.scala 176:38]
              node _T_79 = eq(funct3, UInt<1>("h01")) @[MemoryFetch.scala 176:24]
              when _T_79 : @[MemoryFetch.scala 176:38]
                node _T_80 = eq(offset, UInt<1>("h00")) @[MemoryFetch.scala 178:21]
                when _T_80 : @[MemoryFetch.scala 178:34]
                  node _T_81 = bits(rdata, 15, 15) @[MemoryFetch.scala 180:44]
                  node _T_82 = bits(_T_81, 0, 0) @[Bitwise.scala 72:15]
                  node hi_12 = mux(_T_82, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
                  node lo_12 = bits(rdata, 15, 0) @[MemoryFetch.scala 180:55]
                  node _T_83 = cat(hi_12, lo_12) @[Cat.scala 30:58]
                  io.readData <= _T_83 @[MemoryFetch.scala 180:23]
                  skip @[MemoryFetch.scala 178:34]
                else : @[MemoryFetch.scala 181:41]
                  node _T_84 = eq(offset, UInt<1>("h01")) @[MemoryFetch.scala 181:28]
                  when _T_84 : @[MemoryFetch.scala 181:41]
                    node _T_85 = bits(rdata, 23, 23) @[MemoryFetch.scala 183:44]
                    node _T_86 = bits(_T_85, 0, 0) @[Bitwise.scala 72:15]
                    node hi_13 = mux(_T_86, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
                    node lo_13 = bits(rdata, 23, 8) @[MemoryFetch.scala 183:55]
                    node _T_87 = cat(hi_13, lo_13) @[Cat.scala 30:58]
                    io.readData <= _T_87 @[MemoryFetch.scala 183:23]
                    skip @[MemoryFetch.scala 181:41]
                  else : @[MemoryFetch.scala 184:41]
                    node _T_88 = eq(offset, UInt<2>("h02")) @[MemoryFetch.scala 184:28]
                    when _T_88 : @[MemoryFetch.scala 184:41]
                      node _T_89 = bits(rdata, 31, 31) @[MemoryFetch.scala 186:44]
                      node _T_90 = bits(_T_89, 0, 0) @[Bitwise.scala 72:15]
                      node hi_14 = mux(_T_90, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
                      node lo_14 = bits(rdata, 31, 16) @[MemoryFetch.scala 186:55]
                      node _T_91 = cat(hi_14, lo_14) @[Cat.scala 30:58]
                      io.readData <= _T_91 @[MemoryFetch.scala 186:23]
                      skip @[MemoryFetch.scala 184:41]
                    else : @[MemoryFetch.scala 187:22]
                      io.readData is invalid @[MemoryFetch.scala 189:23]
                      skip @[MemoryFetch.scala 187:22]
                skip @[MemoryFetch.scala 176:38]
              else : @[MemoryFetch.scala 192:18]
                io.readData is invalid @[MemoryFetch.scala 194:19]
                skip @[MemoryFetch.scala 192:18]
      skip @[MemoryFetch.scala 117:23]
    else : @[MemoryFetch.scala 196:16]
      io.readData is invalid @[MemoryFetch.scala 197:17]
      skip @[MemoryFetch.scala 196:16]
    node _T_92 = bits(io.aluResultIn, 31, 28) @[MemoryFetch.scala 201:40]
    node _T_93 = eq(_T_92, UInt<4>("h08")) @[MemoryFetch.scala 201:49]
    node _T_94 = and(io.writeEnable, _T_93) @[MemoryFetch.scala 201:23]
    when _T_94 : @[MemoryFetch.scala 201:67]
      node _T_95 = asUInt(reset) @[MemoryFetch.scala 202:11]
      node _T_96 = eq(_T_95, UInt<1>("h00")) @[MemoryFetch.scala 202:11]
      when _T_96 : @[MemoryFetch.scala 202:11]
        printf(clock, UInt<1>(1), "%x\n", io.writeData) @[MemoryFetch.scala 202:11]
        skip @[MemoryFetch.scala 202:11]
      skip @[MemoryFetch.scala 201:67]
    
  module PC : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : SInt<32>, flip halt : UInt<1>, out : SInt<32>, pc4 : SInt<32>, pc2 : SInt<32>}
    
    reg pc_reg : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h0fffffffc")))) @[PC.scala 13:23]
    pc_reg <= io.in @[PC.scala 14:10]
    io.out <= pc_reg @[PC.scala 15:10]
    node _T = add(pc_reg, asSInt(UInt<4>("h04"))) @[PC.scala 16:41]
    node _T_1 = tail(_T, 1) @[PC.scala 16:41]
    node _T_2 = asSInt(_T_1) @[PC.scala 16:41]
    node _T_3 = mux(io.halt, pc_reg, _T_2) @[PC.scala 16:16]
    io.pc4 <= _T_3 @[PC.scala 16:10]
    node _T_4 = add(pc_reg, asSInt(UInt<3>("h02"))) @[PC.scala 17:41]
    node _T_5 = tail(_T_4, 1) @[PC.scala 17:41]
    node _T_6 = asSInt(_T_5) @[PC.scala 17:41]
    node _T_7 = mux(io.halt, pc_reg, _T_6) @[PC.scala 17:16]
    io.pc2 <= _T_7 @[PC.scala 17:10]
    
  module VLSU : 
    input clock : Clock
    input reset : Reset
    output io : {flip instr : UInt<32>, flip vtype : UInt<32>, UnitStride : UInt<2>, evl : UInt<8>, vs3_Addr : UInt<5>, lsuType : UInt<4>, eew : UInt<10>, nf : UInt<4>, emmul : SInt<6>, emul : UInt<4>}
    
    node nf = bits(io.instr, 31, 29) @[vlsu.scala 20:22]
    node mew = bits(io.instr, 28, 28) @[vlsu.scala 21:23]
    node mop = bits(io.instr, 27, 26) @[vlsu.scala 22:23]
    node vm = bits(io.instr, 25, 25) @[vlsu.scala 23:22]
    node lsumop = bits(io.instr, 24, 20) @[vlsu.scala 24:26]
    node rs1 = bits(io.instr, 19, 15) @[vlsu.scala 25:23]
    node width = bits(io.instr, 14, 12) @[vlsu.scala 26:25]
    node vs3_addr = bits(io.instr, 11, 7) @[vlsu.scala 28:28]
    node opcode = bits(io.instr, 6, 0) @[vlsu.scala 29:26]
    node vlmul = bits(io.vtype, 2, 0) @[vlsu.scala 30:25]
    node vsew = bits(io.vtype, 5, 3) @[vlsu.scala 31:24]
    node _T = eq(UInt<1>("h00"), vsew) @[Mux.scala 80:60]
    node _T_1 = mux(_T, UInt<4>("h08"), UInt<1>("h00")) @[Mux.scala 80:57]
    node _T_2 = eq(UInt<1>("h01"), vsew) @[Mux.scala 80:60]
    node _T_3 = mux(_T_2, UInt<5>("h010"), _T_1) @[Mux.scala 80:57]
    node _T_4 = eq(UInt<2>("h02"), vsew) @[Mux.scala 80:60]
    node _T_5 = mux(_T_4, UInt<6>("h020"), _T_3) @[Mux.scala 80:57]
    node _T_6 = eq(UInt<2>("h03"), vsew) @[Mux.scala 80:60]
    node sew = mux(_T_6, UInt<7>("h040"), _T_5) @[Mux.scala 80:57]
    node _T_7 = eq(UInt<1>("h00"), vlmul) @[Mux.scala 80:60]
    node _T_8 = mux(_T_7, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 80:57]
    node _T_9 = eq(UInt<1>("h01"), vlmul) @[Mux.scala 80:60]
    node _T_10 = mux(_T_9, UInt<2>("h02"), _T_8) @[Mux.scala 80:57]
    node _T_11 = eq(UInt<2>("h02"), vlmul) @[Mux.scala 80:60]
    node _T_12 = mux(_T_11, UInt<3>("h04"), _T_10) @[Mux.scala 80:57]
    node _T_13 = eq(UInt<2>("h03"), vlmul) @[Mux.scala 80:60]
    node lmul = mux(_T_13, UInt<4>("h08"), _T_12) @[Mux.scala 80:57]
    node _T_14 = eq(UInt<1>("h00"), width) @[Mux.scala 80:60]
    node _T_15 = mux(_T_14, UInt<4>("h08"), UInt<1>("h00")) @[Mux.scala 80:57]
    node _T_16 = eq(UInt<3>("h05"), width) @[Mux.scala 80:60]
    node _T_17 = mux(_T_16, UInt<5>("h010"), _T_15) @[Mux.scala 80:57]
    node _T_18 = eq(UInt<3>("h06"), width) @[Mux.scala 80:60]
    node _T_19 = mux(_T_18, UInt<6>("h020"), _T_17) @[Mux.scala 80:57]
    node _T_20 = eq(UInt<3>("h07"), width) @[Mux.scala 80:60]
    node eew = mux(_T_20, UInt<7>("h040"), _T_19) @[Mux.scala 80:57]
    reg emul : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[vlsu.scala 68:17]
    node _T_21 = eq(eew, sew) @[vlsu.scala 71:8]
    node _T_22 = eq(lmul, UInt<1>("h01")) @[vlsu.scala 71:25]
    node _T_23 = and(_T_21, _T_22) @[vlsu.scala 71:17]
    node _T_24 = eq(eew, UInt<4>("h08")) @[vlsu.scala 72:10]
    node _T_25 = eq(sew, UInt<5>("h010")) @[vlsu.scala 72:25]
    node _T_26 = and(_T_24, _T_25) @[vlsu.scala 72:18]
    node _T_27 = eq(eew, UInt<5>("h010")) @[vlsu.scala 72:43]
    node _T_28 = eq(sew, UInt<6>("h020")) @[vlsu.scala 72:59]
    node _T_29 = and(_T_27, _T_28) @[vlsu.scala 72:52]
    node _T_30 = or(_T_26, _T_29) @[vlsu.scala 72:35]
    node _T_31 = eq(eew, UInt<6>("h020")) @[vlsu.scala 72:77]
    node _T_32 = eq(sew, UInt<7>("h040")) @[vlsu.scala 72:93]
    node _T_33 = and(_T_31, _T_32) @[vlsu.scala 72:86]
    node _T_34 = or(_T_30, _T_33) @[vlsu.scala 72:69]
    node _T_35 = eq(lmul, UInt<2>("h02")) @[vlsu.scala 72:112]
    node _T_36 = and(_T_34, _T_35) @[vlsu.scala 72:104]
    node _T_37 = or(_T_23, _T_36) @[vlsu.scala 71:34]
    node _T_38 = eq(eew, UInt<4>("h08")) @[vlsu.scala 73:10]
    node _T_39 = eq(sew, UInt<6>("h020")) @[vlsu.scala 73:25]
    node _T_40 = and(_T_38, _T_39) @[vlsu.scala 73:18]
    node _T_41 = eq(eew, UInt<5>("h010")) @[vlsu.scala 73:43]
    node _T_42 = eq(sew, UInt<7>("h040")) @[vlsu.scala 73:59]
    node _T_43 = and(_T_41, _T_42) @[vlsu.scala 73:52]
    node _T_44 = or(_T_40, _T_43) @[vlsu.scala 73:35]
    node _T_45 = eq(lmul, UInt<3>("h04")) @[vlsu.scala 73:78]
    node _T_46 = and(_T_44, _T_45) @[vlsu.scala 73:70]
    node _T_47 = or(_T_37, _T_46) @[vlsu.scala 72:121]
    node _T_48 = eq(eew, UInt<4>("h08")) @[vlsu.scala 74:9]
    node _T_49 = eq(sew, UInt<7>("h040")) @[vlsu.scala 74:24]
    node _T_50 = and(_T_48, _T_49) @[vlsu.scala 74:17]
    node _T_51 = eq(lmul, UInt<4>("h08")) @[vlsu.scala 74:42]
    node _T_52 = and(_T_50, _T_51) @[vlsu.scala 74:34]
    node _T_53 = or(_T_47, _T_52) @[vlsu.scala 73:87]
    when _T_53 : @[vlsu.scala 75:3]
      emul <= UInt<1>("h01") @[vlsu.scala 76:9]
      skip @[vlsu.scala 75:3]
    else : @[vlsu.scala 82:3]
      node _T_54 = eq(eew, UInt<5>("h010")) @[vlsu.scala 78:10]
      node _T_55 = eq(sew, UInt<4>("h08")) @[vlsu.scala 78:26]
      node _T_56 = and(_T_54, _T_55) @[vlsu.scala 78:19]
      node _T_57 = eq(eew, UInt<6>("h020")) @[vlsu.scala 78:43]
      node _T_58 = eq(sew, UInt<5>("h010")) @[vlsu.scala 78:59]
      node _T_59 = and(_T_57, _T_58) @[vlsu.scala 78:52]
      node _T_60 = or(_T_56, _T_59) @[vlsu.scala 78:35]
      node _T_61 = eq(eew, UInt<7>("h040")) @[vlsu.scala 78:77]
      node _T_62 = eq(sew, UInt<6>("h020")) @[vlsu.scala 78:93]
      node _T_63 = and(_T_61, _T_62) @[vlsu.scala 78:86]
      node _T_64 = or(_T_60, _T_63) @[vlsu.scala 78:69]
      node _T_65 = eq(lmul, UInt<1>("h01")) @[vlsu.scala 78:112]
      node _T_66 = and(_T_64, _T_65) @[vlsu.scala 78:104]
      node _T_67 = eq(eew, sew) @[vlsu.scala 79:8]
      node _T_68 = eq(lmul, UInt<2>("h02")) @[vlsu.scala 79:24]
      node _T_69 = and(_T_67, _T_68) @[vlsu.scala 79:16]
      node _T_70 = or(_T_66, _T_69) @[vlsu.scala 78:121]
      node _T_71 = eq(eew, UInt<4>("h08")) @[vlsu.scala 80:10]
      node _T_72 = eq(sew, UInt<5>("h010")) @[vlsu.scala 80:25]
      node _T_73 = and(_T_71, _T_72) @[vlsu.scala 80:18]
      node _T_74 = eq(eew, UInt<5>("h010")) @[vlsu.scala 80:43]
      node _T_75 = eq(sew, UInt<6>("h020")) @[vlsu.scala 80:59]
      node _T_76 = and(_T_74, _T_75) @[vlsu.scala 80:52]
      node _T_77 = or(_T_73, _T_76) @[vlsu.scala 80:35]
      node _T_78 = eq(eew, UInt<6>("h020")) @[vlsu.scala 80:77]
      node _T_79 = eq(sew, UInt<7>("h040")) @[vlsu.scala 80:93]
      node _T_80 = and(_T_78, _T_79) @[vlsu.scala 80:86]
      node _T_81 = or(_T_77, _T_80) @[vlsu.scala 80:69]
      node _T_82 = eq(lmul, UInt<3>("h04")) @[vlsu.scala 80:112]
      node _T_83 = and(_T_81, _T_82) @[vlsu.scala 80:104]
      node _T_84 = or(_T_70, _T_83) @[vlsu.scala 79:33]
      node _T_85 = eq(eew, UInt<4>("h08")) @[vlsu.scala 81:10]
      node _T_86 = eq(sew, UInt<6>("h020")) @[vlsu.scala 81:25]
      node _T_87 = and(_T_85, _T_86) @[vlsu.scala 81:18]
      node _T_88 = eq(eew, UInt<5>("h010")) @[vlsu.scala 81:43]
      node _T_89 = eq(sew, UInt<7>("h040")) @[vlsu.scala 81:59]
      node _T_90 = and(_T_88, _T_89) @[vlsu.scala 81:52]
      node _T_91 = or(_T_87, _T_90) @[vlsu.scala 81:35]
      node _T_92 = eq(lmul, UInt<4>("h08")) @[vlsu.scala 81:78]
      node _T_93 = and(_T_91, _T_92) @[vlsu.scala 81:70]
      node _T_94 = or(_T_84, _T_93) @[vlsu.scala 80:121]
      when _T_94 : @[vlsu.scala 82:3]
        emul <= UInt<2>("h02") @[vlsu.scala 83:9]
        skip @[vlsu.scala 82:3]
      else : @[vlsu.scala 89:3]
        node _T_95 = eq(eew, UInt<6>("h020")) @[vlsu.scala 85:10]
        node _T_96 = eq(sew, UInt<4>("h08")) @[vlsu.scala 85:26]
        node _T_97 = and(_T_95, _T_96) @[vlsu.scala 85:19]
        node _T_98 = eq(eew, UInt<7>("h040")) @[vlsu.scala 85:43]
        node _T_99 = eq(sew, UInt<5>("h010")) @[vlsu.scala 85:59]
        node _T_100 = and(_T_98, _T_99) @[vlsu.scala 85:52]
        node _T_101 = or(_T_97, _T_100) @[vlsu.scala 85:35]
        node _T_102 = eq(lmul, UInt<1>("h01")) @[vlsu.scala 85:78]
        node _T_103 = and(_T_101, _T_102) @[vlsu.scala 85:70]
        node _T_104 = eq(eew, UInt<5>("h010")) @[vlsu.scala 86:10]
        node _T_105 = eq(sew, UInt<4>("h08")) @[vlsu.scala 86:26]
        node _T_106 = and(_T_104, _T_105) @[vlsu.scala 86:19]
        node _T_107 = eq(eew, UInt<6>("h020")) @[vlsu.scala 86:43]
        node _T_108 = eq(sew, UInt<5>("h010")) @[vlsu.scala 86:59]
        node _T_109 = and(_T_107, _T_108) @[vlsu.scala 86:52]
        node _T_110 = or(_T_106, _T_109) @[vlsu.scala 86:35]
        node _T_111 = eq(eew, UInt<7>("h040")) @[vlsu.scala 86:77]
        node _T_112 = eq(sew, UInt<6>("h020")) @[vlsu.scala 86:93]
        node _T_113 = and(_T_111, _T_112) @[vlsu.scala 86:86]
        node _T_114 = or(_T_110, _T_113) @[vlsu.scala 86:69]
        node _T_115 = eq(lmul, UInt<2>("h02")) @[vlsu.scala 86:112]
        node _T_116 = and(_T_114, _T_115) @[vlsu.scala 86:104]
        node _T_117 = or(_T_103, _T_116) @[vlsu.scala 85:87]
        node _T_118 = eq(eew, sew) @[vlsu.scala 87:8]
        node _T_119 = eq(lmul, UInt<3>("h04")) @[vlsu.scala 87:24]
        node _T_120 = and(_T_118, _T_119) @[vlsu.scala 87:16]
        node _T_121 = or(_T_117, _T_120) @[vlsu.scala 86:121]
        node _T_122 = eq(eew, UInt<4>("h08")) @[vlsu.scala 88:10]
        node _T_123 = eq(sew, UInt<5>("h010")) @[vlsu.scala 88:25]
        node _T_124 = and(_T_122, _T_123) @[vlsu.scala 88:18]
        node _T_125 = eq(eew, UInt<5>("h010")) @[vlsu.scala 88:43]
        node _T_126 = eq(sew, UInt<6>("h020")) @[vlsu.scala 88:59]
        node _T_127 = and(_T_125, _T_126) @[vlsu.scala 88:52]
        node _T_128 = or(_T_124, _T_127) @[vlsu.scala 88:35]
        node _T_129 = eq(eew, UInt<6>("h020")) @[vlsu.scala 88:77]
        node _T_130 = eq(sew, UInt<7>("h040")) @[vlsu.scala 88:93]
        node _T_131 = and(_T_129, _T_130) @[vlsu.scala 88:86]
        node _T_132 = or(_T_128, _T_131) @[vlsu.scala 88:69]
        node _T_133 = eq(lmul, UInt<4>("h08")) @[vlsu.scala 88:112]
        node _T_134 = and(_T_132, _T_133) @[vlsu.scala 88:104]
        node _T_135 = or(_T_121, _T_134) @[vlsu.scala 87:33]
        when _T_135 : @[vlsu.scala 89:3]
          emul <= UInt<3>("h04") @[vlsu.scala 90:8]
          skip @[vlsu.scala 89:3]
        else : @[vlsu.scala 96:3]
          node _T_136 = eq(eew, UInt<7>("h040")) @[vlsu.scala 92:10]
          node _T_137 = eq(sew, UInt<4>("h08")) @[vlsu.scala 92:26]
          node _T_138 = and(_T_136, _T_137) @[vlsu.scala 92:19]
          node _T_139 = eq(lmul, UInt<1>("h01")) @[vlsu.scala 92:44]
          node _T_140 = and(_T_138, _T_139) @[vlsu.scala 92:36]
          node _T_141 = eq(eew, UInt<6>("h020")) @[vlsu.scala 93:10]
          node _T_142 = eq(sew, UInt<4>("h08")) @[vlsu.scala 93:26]
          node _T_143 = and(_T_141, _T_142) @[vlsu.scala 93:19]
          node _T_144 = eq(eew, UInt<7>("h040")) @[vlsu.scala 93:43]
          node _T_145 = eq(sew, UInt<5>("h010")) @[vlsu.scala 93:59]
          node _T_146 = and(_T_144, _T_145) @[vlsu.scala 93:52]
          node _T_147 = or(_T_143, _T_146) @[vlsu.scala 93:35]
          node _T_148 = eq(lmul, UInt<2>("h02")) @[vlsu.scala 93:78]
          node _T_149 = and(_T_147, _T_148) @[vlsu.scala 93:70]
          node _T_150 = or(_T_140, _T_149) @[vlsu.scala 92:53]
          node _T_151 = eq(eew, UInt<5>("h010")) @[vlsu.scala 94:10]
          node _T_152 = eq(sew, UInt<4>("h08")) @[vlsu.scala 94:26]
          node _T_153 = and(_T_151, _T_152) @[vlsu.scala 94:19]
          node _T_154 = eq(eew, UInt<7>("h040")) @[vlsu.scala 94:43]
          node _T_155 = eq(sew, UInt<6>("h020")) @[vlsu.scala 94:59]
          node _T_156 = and(_T_154, _T_155) @[vlsu.scala 94:52]
          node _T_157 = or(_T_153, _T_156) @[vlsu.scala 94:35]
          node _T_158 = eq(eew, UInt<6>("h020")) @[vlsu.scala 94:77]
          node _T_159 = eq(sew, UInt<5>("h010")) @[vlsu.scala 94:93]
          node _T_160 = and(_T_158, _T_159) @[vlsu.scala 94:86]
          node _T_161 = or(_T_157, _T_160) @[vlsu.scala 94:69]
          node _T_162 = eq(lmul, UInt<3>("h04")) @[vlsu.scala 94:112]
          node _T_163 = and(_T_161, _T_162) @[vlsu.scala 94:104]
          node _T_164 = or(_T_150, _T_163) @[vlsu.scala 93:87]
          node _T_165 = eq(eew, sew) @[vlsu.scala 95:8]
          node _T_166 = eq(lmul, UInt<4>("h08")) @[vlsu.scala 95:24]
          node _T_167 = and(_T_165, _T_166) @[vlsu.scala 95:16]
          node _T_168 = or(_T_164, _T_167) @[vlsu.scala 94:121]
          when _T_168 : @[vlsu.scala 96:3]
            emul <= UInt<4>("h08") @[vlsu.scala 97:9]
            skip @[vlsu.scala 96:3]
    node _T_169 = eq(nf, UInt<1>("h00")) @[vlsu.scala 107:9]
    when _T_169 : @[vlsu.scala 107:23]
      skip @[vlsu.scala 107:23]
    else : @[vlsu.scala 109:29]
      node _T_170 = eq(nf, UInt<1>("h01")) @[vlsu.scala 109:15]
      when _T_170 : @[vlsu.scala 109:29]
        skip @[vlsu.scala 109:29]
      else : @[vlsu.scala 111:29]
        node _T_171 = eq(nf, UInt<2>("h02")) @[vlsu.scala 111:15]
        when _T_171 : @[vlsu.scala 111:29]
          skip @[vlsu.scala 111:29]
        else : @[vlsu.scala 113:29]
          node _T_172 = eq(nf, UInt<2>("h03")) @[vlsu.scala 113:15]
          when _T_172 : @[vlsu.scala 113:29]
            skip @[vlsu.scala 113:29]
          else : @[vlsu.scala 115:29]
            node _T_173 = eq(nf, UInt<3>("h04")) @[vlsu.scala 115:15]
            when _T_173 : @[vlsu.scala 115:29]
              skip @[vlsu.scala 115:29]
            else : @[vlsu.scala 117:29]
              node _T_174 = eq(nf, UInt<3>("h05")) @[vlsu.scala 117:15]
              when _T_174 : @[vlsu.scala 117:29]
                skip @[vlsu.scala 117:29]
              else : @[vlsu.scala 119:29]
                node _T_175 = eq(nf, UInt<3>("h06")) @[vlsu.scala 119:15]
                when _T_175 : @[vlsu.scala 119:29]
                  skip @[vlsu.scala 119:29]
                else : @[vlsu.scala 121:13]
                  skip @[vlsu.scala 121:13]
    node _T_176 = eq(UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 80:60]
    node _T_177 = mux(_T_176, UInt<6>("h020"), UInt<5>("h010")) @[Mux.scala 80:57]
    node _T_178 = eq(UInt<3>("h04"), UInt<1>("h00")) @[Mux.scala 80:60]
    node _T_179 = mux(_T_178, UInt<7>("h040"), _T_177) @[Mux.scala 80:57]
    node _T_180 = eq(UInt<4>("h08"), UInt<1>("h00")) @[Mux.scala 80:60]
    node _T_181 = mux(_T_180, UInt<8>("h080"), _T_179) @[Mux.scala 80:57]
    io.evl <= _T_181 @[vlsu.scala 126:12]
    node _T_182 = eq(UInt<1>("h00"), lsumop) @[Mux.scala 80:60]
    node _T_183 = mux(_T_182, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 80:57]
    node _T_184 = eq(UInt<4>("h08"), lsumop) @[Mux.scala 80:60]
    node _T_185 = mux(_T_184, UInt<2>("h02"), _T_183) @[Mux.scala 80:57]
    node _T_186 = eq(UInt<4>("h0b"), lsumop) @[Mux.scala 80:60]
    node _T_187 = mux(_T_186, UInt<2>("h03"), _T_185) @[Mux.scala 80:57]
    io.UnitStride <= _T_187 @[vlsu.scala 134:19]
    node _T_188 = eq(UInt<1>("h01"), mop) @[Mux.scala 80:60]
    node _T_189 = mux(_T_188, UInt<2>("h02"), UInt<1>("h01")) @[Mux.scala 80:57]
    node _T_190 = eq(UInt<2>("h02"), mop) @[Mux.scala 80:60]
    node _T_191 = mux(_T_190, UInt<2>("h03"), _T_189) @[Mux.scala 80:57]
    node _T_192 = eq(UInt<2>("h03"), mop) @[Mux.scala 80:60]
    node lsuType = mux(_T_192, UInt<3>("h04"), _T_191) @[Mux.scala 80:57]
    io.vs3_Addr <= UInt<1>("h00") @[vlsu.scala 147:13]
    node _T_193 = asSInt(emul) @[vlsu.scala 160:21]
    io.emmul <= _T_193 @[vlsu.scala 160:13]
    io.emul <= emul @[vlsu.scala 161:13]
    io.nf <= UInt<1>("h00") @[vlsu.scala 162:11]
    io.eew <= eew @[vlsu.scala 163:12]
    io.lsuType <= lsuType @[vlsu.scala 164:16]
    
  module Realigner : 
    input clock : Clock
    input reset : Reset
    output io : {flip ral_address_i : UInt<32>, flip ral_instruction_i : UInt<32>, flip ral_jmp : UInt<1>, ral_address_o : UInt<32>, ral_instruction_o : UInt<32>, ral_halt_o : UInt<1>}
    
    node addri = bits(io.ral_address_i, 1, 1) @[Realigner.scala 36:31]
    io.ral_halt_o <= UInt<1>("h00") @[Realigner.scala 37:17]
    wire pc4_sel : UInt<1> @[Realigner.scala 40:22]
    wire conc_sel : UInt<1> @[Realigner.scala 41:22]
    wire nop_sel : UInt<1> @[Realigner.scala 42:22]
    pc4_sel <= UInt<1>("h00") @[Realigner.scala 44:11]
    conc_sel <= UInt<1>("h00") @[Realigner.scala 45:12]
    nop_sel <= UInt<1>("h00") @[Realigner.scala 46:11]
    reg lhw_reg : UInt<16>, clock with : (reset => (reset, UInt<16>("h00"))) @[Realigner.scala 49:24]
    wire conc_instr : UInt<32> @[Realigner.scala 50:24]
    node _T = bits(io.ral_instruction_i, 31, 16) @[Realigner.scala 51:34]
    lhw_reg <= _T @[Realigner.scala 51:11]
    node hi = bits(io.ral_instruction_i, 15, 0) @[Realigner.scala 53:41]
    node _T_1 = cat(hi, lhw_reg) @[Cat.scala 30:58]
    conc_instr <= _T_1 @[Realigner.scala 53:14]
    node _T_2 = add(io.ral_address_i, UInt<3>("h04")) @[Realigner.scala 56:53]
    node _T_3 = tail(_T_2, 1) @[Realigner.scala 56:53]
    node _T_4 = mux(pc4_sel, _T_3, io.ral_address_i) @[Realigner.scala 56:26]
    io.ral_address_o <= _T_4 @[Realigner.scala 56:20]
    node _T_5 = mux(conc_sel, conc_instr, io.ral_instruction_i) @[Realigner.scala 59:69]
    node _T_6 = mux(nop_sel, UInt<32>("h013"), _T_5) @[Realigner.scala 59:30]
    io.ral_instruction_o <= _T_6 @[Realigner.scala 59:24]
    reg stateReg : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Realigner.scala 68:25]
    node _T_7 = eq(UInt<2>("h00"), stateReg) @[Conditional.scala 37:30]
    when _T_7 : @[Conditional.scala 40:58]
      when addri : @[Realigner.scala 73:20]
        stateReg <= UInt<2>("h01") @[Realigner.scala 74:18]
        skip @[Realigner.scala 73:20]
      else : @[Realigner.scala 75:18]
        stateReg <= UInt<2>("h00") @[Realigner.scala 76:18]
        skip @[Realigner.scala 75:18]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_8 = eq(UInt<2>("h01"), stateReg) @[Conditional.scala 37:30]
      when _T_8 : @[Conditional.scala 39:67]
        when addri : @[Realigner.scala 80:18]
          when io.ral_jmp : @[Realigner.scala 81:27]
            stateReg <= UInt<2>("h01") @[Realigner.scala 82:20]
            skip @[Realigner.scala 81:27]
          else : @[Realigner.scala 83:20]
            stateReg <= UInt<2>("h02") @[Realigner.scala 84:20]
            skip @[Realigner.scala 83:20]
          skip @[Realigner.scala 80:18]
        else : @[Realigner.scala 86:19]
          stateReg <= UInt<2>("h00") @[Realigner.scala 87:18]
          skip @[Realigner.scala 86:19]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_9 = eq(UInt<2>("h02"), stateReg) @[Conditional.scala 37:30]
        when _T_9 : @[Conditional.scala 39:67]
          when addri : @[Realigner.scala 91:20]
            stateReg <= UInt<2>("h01") @[Realigner.scala 92:18]
            skip @[Realigner.scala 91:20]
          else : @[Realigner.scala 93:18]
            stateReg <= UInt<2>("h00") @[Realigner.scala 94:18]
            skip @[Realigner.scala 93:18]
          skip @[Conditional.scala 39:67]
    node _T_10 = eq(stateReg, UInt<2>("h01")) @[Realigner.scala 100:30]
    io.ral_halt_o <= _T_10 @[Realigner.scala 100:17]
    node _T_11 = eq(stateReg, UInt<2>("h01")) @[Realigner.scala 101:30]
    node _T_12 = and(_T_11, addri) @[Realigner.scala 101:42]
    node _T_13 = not(io.ral_jmp) @[Realigner.scala 101:52]
    node _T_14 = and(_T_12, _T_13) @[Realigner.scala 101:50]
    pc4_sel <= _T_14 @[Realigner.scala 101:17]
    node _T_15 = eq(stateReg, UInt<2>("h01")) @[Realigner.scala 102:30]
    nop_sel <= _T_15 @[Realigner.scala 102:17]
    node _T_16 = eq(stateReg, UInt<2>("h02")) @[Realigner.scala 103:30]
    conc_sel <= _T_16 @[Realigner.scala 103:17]
    
  module CompressedDecoder : 
    input clock : Clock
    input reset : Reset
    output io : {flip instruction_i : UInt<32>, is_comp : UInt<1>, instruction_o : UInt<32>}
    
    io.is_comp <= UInt<1>("h00") @[CompressedDecoder.scala 34:14]
    io.instruction_o <= io.instruction_i @[CompressedDecoder.scala 35:20]
    node _T = bits(io.instruction_i, 1, 0) @[CompressedDecoder.scala 37:27]
    node _T_1 = eq(UInt<1>("h00"), _T) @[Conditional.scala 37:30]
    when _T_1 : @[Conditional.scala 40:58]
      node _T_2 = bits(io.instruction_i, 15, 14) @[CompressedDecoder.scala 42:31]
      node _T_3 = eq(UInt<1>("h00"), _T_2) @[Conditional.scala 37:30]
      when _T_3 : @[Conditional.scala 40:58]
        io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 46:22]
        node hi_hi_hi_lo = bits(io.instruction_i, 10, 7) @[CompressedDecoder.scala 47:70]
        node hi_hi_lo = bits(io.instruction_i, 12, 11) @[CompressedDecoder.scala 47:95]
        node hi_lo_hi_hi = bits(io.instruction_i, 5, 5) @[CompressedDecoder.scala 47:121]
        node hi_lo_hi_lo = bits(io.instruction_i, 6, 6) @[CompressedDecoder.scala 48:47]
        node lo_lo_hi = bits(io.instruction_i, 4, 2) @[CompressedDecoder.scala 48:143]
        node lo_lo = cat(lo_lo_hi, UInt<7>("h013")) @[Cat.scala 30:58]
        node lo_hi_hi = cat(UInt<5>("h02"), UInt<3>("h00")) @[Cat.scala 30:58]
        node lo_hi = cat(lo_hi_hi, UInt<2>("h01")) @[Cat.scala 30:58]
        node lo = cat(lo_hi, lo_lo) @[Cat.scala 30:58]
        node hi_lo_hi = cat(hi_lo_hi_hi, hi_lo_hi_lo) @[Cat.scala 30:58]
        node hi_lo = cat(hi_lo_hi, UInt<2>("h00")) @[Cat.scala 30:58]
        node hi_hi_hi = cat(UInt<2>("h00"), hi_hi_hi_lo) @[Cat.scala 30:58]
        node hi_hi = cat(hi_hi_hi, hi_hi_lo) @[Cat.scala 30:58]
        node hi = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
        node _T_4 = cat(hi, lo) @[Cat.scala 30:58]
        io.instruction_o <= _T_4 @[CompressedDecoder.scala 47:28]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_5 = eq(UInt<1>("h01"), _T_2) @[Conditional.scala 37:30]
        when _T_5 : @[Conditional.scala 39:67]
          io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 53:22]
          node hi_hi_hi_hi = mux(UInt<1>("h00"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12]
          node hi_hi_hi_lo_1 = bits(io.instruction_i, 5, 5) @[CompressedDecoder.scala 54:67]
          node hi_hi_lo_1 = bits(io.instruction_i, 12, 10) @[CompressedDecoder.scala 54:88]
          node hi_lo_hi_1 = bits(io.instruction_i, 6, 6) @[CompressedDecoder.scala 54:114]
          node lo_hi_hi_hi = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 55:68]
          node lo_lo_hi_1 = bits(io.instruction_i, 4, 2) @[CompressedDecoder.scala 55:128]
          node lo_lo_1 = cat(lo_lo_hi_1, UInt<7>("h03")) @[Cat.scala 30:58]
          node lo_hi_hi_1 = cat(lo_hi_hi_hi, UInt<3>("h02")) @[Cat.scala 30:58]
          node lo_hi_1 = cat(lo_hi_hi_1, UInt<2>("h01")) @[Cat.scala 30:58]
          node lo_1 = cat(lo_hi_1, lo_lo_1) @[Cat.scala 30:58]
          node hi_lo_1 = cat(hi_lo_hi_1, UInt<4>("h01")) @[Cat.scala 30:58]
          node hi_hi_hi_1 = cat(hi_hi_hi_hi, hi_hi_hi_lo_1) @[Cat.scala 30:58]
          node hi_hi_1 = cat(hi_hi_hi_1, hi_hi_lo_1) @[Cat.scala 30:58]
          node hi_1 = cat(hi_hi_1, hi_lo_1) @[Cat.scala 30:58]
          node _T_6 = cat(hi_1, lo_1) @[Cat.scala 30:58]
          io.instruction_o <= _T_6 @[CompressedDecoder.scala 54:28]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_7 = eq(UInt<2>("h03"), _T_2) @[Conditional.scala 37:30]
          when _T_7 : @[Conditional.scala 39:67]
            io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 60:22]
            node hi_hi_hi_hi_1 = mux(UInt<1>("h00"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12]
            node hi_hi_hi_lo_2 = bits(io.instruction_i, 5, 5) @[CompressedDecoder.scala 61:67]
            node hi_hi_lo_2 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 61:88]
            node hi_lo_hi_lo_1 = bits(io.instruction_i, 4, 2) @[CompressedDecoder.scala 61:129]
            node lo_hi_hi_hi_1 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 62:66]
            node lo_hi_lo = bits(io.instruction_i, 11, 10) @[CompressedDecoder.scala 62:108]
            node lo_lo_hi_hi = bits(io.instruction_i, 6, 6) @[CompressedDecoder.scala 62:134]
            node lo_lo_hi_2 = cat(lo_lo_hi_hi, UInt<2>("h00")) @[Cat.scala 30:58]
            node lo_lo_2 = cat(lo_lo_hi_2, UInt<7>("h023")) @[Cat.scala 30:58]
            node lo_hi_hi_2 = cat(lo_hi_hi_hi_1, UInt<3>("h02")) @[Cat.scala 30:58]
            node lo_hi_2 = cat(lo_hi_hi_2, lo_hi_lo) @[Cat.scala 30:58]
            node lo_2 = cat(lo_hi_2, lo_lo_2) @[Cat.scala 30:58]
            node hi_lo_hi_2 = cat(UInt<2>("h01"), hi_lo_hi_lo_1) @[Cat.scala 30:58]
            node hi_lo_2 = cat(hi_lo_hi_2, UInt<2>("h01")) @[Cat.scala 30:58]
            node hi_hi_hi_2 = cat(hi_hi_hi_hi_1, hi_hi_hi_lo_2) @[Cat.scala 30:58]
            node hi_hi_2 = cat(hi_hi_hi_2, hi_hi_lo_2) @[Cat.scala 30:58]
            node hi_2 = cat(hi_hi_2, hi_lo_2) @[Cat.scala 30:58]
            node _T_8 = cat(hi_2, lo_2) @[Cat.scala 30:58]
            io.instruction_o <= _T_8 @[CompressedDecoder.scala 61:28]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_9 = eq(UInt<2>("h02"), _T_2) @[Conditional.scala 37:30]
            when _T_9 : @[Conditional.scala 39:67]
              io.is_comp <= UInt<1>("h00") @[CompressedDecoder.scala 67:22]
              io.instruction_o <= io.instruction_i @[CompressedDecoder.scala 68:28]
              skip @[Conditional.scala 39:67]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_10 = eq(UInt<1>("h01"), _T) @[Conditional.scala 37:30]
      when _T_10 : @[Conditional.scala 39:67]
        node _T_11 = bits(io.instruction_i, 15, 13) @[CompressedDecoder.scala 80:31]
        node _T_12 = eq(UInt<1>("h00"), _T_11) @[Conditional.scala 37:30]
        when _T_12 : @[Conditional.scala 40:58]
          io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 85:22]
          node _T_13 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 86:58]
          node _T_14 = bits(_T_13, 0, 0) @[Bitwise.scala 72:15]
          node hi_hi_hi_3 = mux(_T_14, UInt<6>("h03f"), UInt<6>("h00")) @[Bitwise.scala 72:12]
          node hi_hi_lo_3 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 86:81]
          node hi_lo_hi_3 = bits(io.instruction_i, 6, 2) @[CompressedDecoder.scala 86:103]
          node hi_lo_lo = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 87:47]
          node lo_hi_lo_1 = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 87:90]
          node lo_hi_3 = cat(UInt<3>("h00"), lo_hi_lo_1) @[Cat.scala 30:58]
          node lo_3 = cat(lo_hi_3, UInt<7>("h013")) @[Cat.scala 30:58]
          node hi_lo_3 = cat(hi_lo_hi_3, hi_lo_lo) @[Cat.scala 30:58]
          node hi_hi_3 = cat(hi_hi_hi_3, hi_hi_lo_3) @[Cat.scala 30:58]
          node hi_3 = cat(hi_hi_3, hi_lo_3) @[Cat.scala 30:58]
          node _T_15 = cat(hi_3, lo_3) @[Cat.scala 30:58]
          io.instruction_o <= _T_15 @[CompressedDecoder.scala 86:28]
          skip @[Conditional.scala 40:58]
        else : @[Conditional.scala 39:67]
          node _T_16 = eq(UInt<1>("h01"), _T_11) @[Conditional.scala 37:30]
          when _T_16 : @[Conditional.scala 39:67]
            io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 92:22]
            node hi_hi_hi_hi_2 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 93:51]
            node hi_hi_hi_lo_3 = bits(io.instruction_i, 8, 8) @[CompressedDecoder.scala 93:73]
            node hi_hi_lo_4 = bits(io.instruction_i, 10, 9) @[CompressedDecoder.scala 93:94]
            node hi_lo_hi_hi_1 = bits(io.instruction_i, 6, 6) @[CompressedDecoder.scala 93:118]
            node hi_lo_hi_lo_2 = bits(io.instruction_i, 7, 7) @[CompressedDecoder.scala 94:47]
            node hi_lo_lo_1 = bits(io.instruction_i, 2, 2) @[CompressedDecoder.scala 94:67]
            node lo_hi_hi_hi_2 = bits(io.instruction_i, 11, 11) @[CompressedDecoder.scala 94:88]
            node lo_hi_hi_lo = bits(io.instruction_i, 5, 3) @[CompressedDecoder.scala 94:110]
            node _T_17 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 95:54]
            node _T_18 = bits(_T_17, 0, 0) @[Bitwise.scala 72:15]
            node lo_hi_lo_2 = mux(_T_18, UInt<9>("h01ff"), UInt<9>("h00")) @[Bitwise.scala 72:12]
            node _T_19 = bits(io.instruction_i, 15, 15) @[CompressedDecoder.scala 95:99]
            node lo_lo_hi_lo = not(_T_19) @[CompressedDecoder.scala 95:82]
            node lo_lo_hi_3 = cat(UInt<4>("h00"), lo_lo_hi_lo) @[Cat.scala 30:58]
            node lo_lo_3 = cat(lo_lo_hi_3, UInt<7>("h06f")) @[Cat.scala 30:58]
            node lo_hi_hi_3 = cat(lo_hi_hi_hi_2, lo_hi_hi_lo) @[Cat.scala 30:58]
            node lo_hi_4 = cat(lo_hi_hi_3, lo_hi_lo_2) @[Cat.scala 30:58]
            node lo_4 = cat(lo_hi_4, lo_lo_3) @[Cat.scala 30:58]
            node hi_lo_hi_4 = cat(hi_lo_hi_hi_1, hi_lo_hi_lo_2) @[Cat.scala 30:58]
            node hi_lo_4 = cat(hi_lo_hi_4, hi_lo_lo_1) @[Cat.scala 30:58]
            node hi_hi_hi_4 = cat(hi_hi_hi_hi_2, hi_hi_hi_lo_3) @[Cat.scala 30:58]
            node hi_hi_4 = cat(hi_hi_hi_4, hi_hi_lo_4) @[Cat.scala 30:58]
            node hi_4 = cat(hi_hi_4, hi_lo_4) @[Cat.scala 30:58]
            node _T_20 = cat(hi_4, lo_4) @[Cat.scala 30:58]
            io.instruction_o <= _T_20 @[CompressedDecoder.scala 93:28]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_21 = eq(UInt<3>("h05"), _T_11) @[Conditional.scala 37:30]
            when _T_21 : @[Conditional.scala 39:67]
              io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 100:22]
              node hi_hi_hi_hi_3 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 101:51]
              node hi_hi_hi_lo_4 = bits(io.instruction_i, 8, 8) @[CompressedDecoder.scala 101:73]
              node hi_hi_lo_5 = bits(io.instruction_i, 10, 9) @[CompressedDecoder.scala 101:94]
              node hi_lo_hi_hi_2 = bits(io.instruction_i, 6, 6) @[CompressedDecoder.scala 101:118]
              node hi_lo_hi_lo_3 = bits(io.instruction_i, 7, 7) @[CompressedDecoder.scala 102:47]
              node hi_lo_lo_2 = bits(io.instruction_i, 2, 2) @[CompressedDecoder.scala 102:67]
              node lo_hi_hi_hi_3 = bits(io.instruction_i, 11, 11) @[CompressedDecoder.scala 102:88]
              node lo_hi_hi_lo_1 = bits(io.instruction_i, 5, 3) @[CompressedDecoder.scala 102:110]
              node _T_22 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 103:54]
              node _T_23 = bits(_T_22, 0, 0) @[Bitwise.scala 72:15]
              node lo_hi_lo_3 = mux(_T_23, UInt<9>("h01ff"), UInt<9>("h00")) @[Bitwise.scala 72:12]
              node _T_24 = bits(io.instruction_i, 15, 15) @[CompressedDecoder.scala 103:99]
              node lo_lo_hi_lo_1 = not(_T_24) @[CompressedDecoder.scala 103:82]
              node lo_lo_hi_4 = cat(UInt<4>("h00"), lo_lo_hi_lo_1) @[Cat.scala 30:58]
              node lo_lo_4 = cat(lo_lo_hi_4, UInt<7>("h06f")) @[Cat.scala 30:58]
              node lo_hi_hi_4 = cat(lo_hi_hi_hi_3, lo_hi_hi_lo_1) @[Cat.scala 30:58]
              node lo_hi_5 = cat(lo_hi_hi_4, lo_hi_lo_3) @[Cat.scala 30:58]
              node lo_5 = cat(lo_hi_5, lo_lo_4) @[Cat.scala 30:58]
              node hi_lo_hi_5 = cat(hi_lo_hi_hi_2, hi_lo_hi_lo_3) @[Cat.scala 30:58]
              node hi_lo_5 = cat(hi_lo_hi_5, hi_lo_lo_2) @[Cat.scala 30:58]
              node hi_hi_hi_5 = cat(hi_hi_hi_hi_3, hi_hi_hi_lo_4) @[Cat.scala 30:58]
              node hi_hi_5 = cat(hi_hi_hi_5, hi_hi_lo_5) @[Cat.scala 30:58]
              node hi_5 = cat(hi_hi_5, hi_lo_5) @[Cat.scala 30:58]
              node _T_25 = cat(hi_5, lo_5) @[Cat.scala 30:58]
              io.instruction_o <= _T_25 @[CompressedDecoder.scala 101:28]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_26 = eq(UInt<2>("h02"), _T_11) @[Conditional.scala 37:30]
              when _T_26 : @[Conditional.scala 39:67]
                io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 109:22]
                node _T_27 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 110:58]
                node _T_28 = bits(_T_27, 0, 0) @[Bitwise.scala 72:15]
                node hi_hi_hi_6 = mux(_T_28, UInt<6>("h03f"), UInt<6>("h00")) @[Bitwise.scala 72:12]
                node hi_hi_lo_6 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 110:81]
                node hi_lo_hi_6 = bits(io.instruction_i, 6, 2) @[CompressedDecoder.scala 110:103]
                node lo_hi_lo_4 = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 111:67]
                node lo_hi_6 = cat(UInt<3>("h00"), lo_hi_lo_4) @[Cat.scala 30:58]
                node lo_6 = cat(lo_hi_6, UInt<7>("h013")) @[Cat.scala 30:58]
                node hi_lo_6 = cat(hi_lo_hi_6, UInt<5>("h00")) @[Cat.scala 30:58]
                node hi_hi_6 = cat(hi_hi_hi_6, hi_hi_lo_6) @[Cat.scala 30:58]
                node hi_6 = cat(hi_hi_6, hi_lo_6) @[Cat.scala 30:58]
                node _T_29 = cat(hi_6, lo_6) @[Cat.scala 30:58]
                io.instruction_o <= _T_29 @[CompressedDecoder.scala 110:28]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_30 = eq(UInt<2>("h03"), _T_11) @[Conditional.scala 37:30]
                when _T_30 : @[Conditional.scala 39:67]
                  io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 117:22]
                  node _T_31 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 118:59]
                  node _T_32 = bits(_T_31, 0, 0) @[Bitwise.scala 72:15]
                  node hi_hi_7 = mux(_T_32, UInt<15>("h07fff"), UInt<15>("h00")) @[Bitwise.scala 72:12]
                  node hi_lo_7 = bits(io.instruction_i, 6, 2) @[CompressedDecoder.scala 118:82]
                  node lo_hi_7 = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 118:105]
                  node lo_7 = cat(lo_hi_7, UInt<7>("h037")) @[Cat.scala 30:58]
                  node hi_7 = cat(hi_hi_7, hi_lo_7) @[Cat.scala 30:58]
                  node _T_33 = cat(hi_7, lo_7) @[Cat.scala 30:58]
                  io.instruction_o <= _T_33 @[CompressedDecoder.scala 118:28]
                  node _T_34 = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 120:32]
                  node _T_35 = eq(_T_34, UInt<5>("h02")) @[CompressedDecoder.scala 120:39]
                  when _T_35 : @[CompressedDecoder.scala 120:62]
                    node _T_36 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 122:61]
                    node _T_37 = bits(_T_36, 0, 0) @[Bitwise.scala 72:15]
                    node hi_hi_hi_hi_4 = mux(_T_37, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12]
                    node hi_hi_hi_lo_5 = bits(io.instruction_i, 4, 3) @[CompressedDecoder.scala 122:84]
                    node hi_hi_lo_7 = bits(io.instruction_i, 5, 5) @[CompressedDecoder.scala 122:107]
                    node hi_lo_hi_7 = bits(io.instruction_i, 2, 2) @[CompressedDecoder.scala 122:128]
                    node hi_lo_lo_3 = bits(io.instruction_i, 6, 6) @[CompressedDecoder.scala 123:51]
                    node lo_lo_5 = cat(UInt<5>("h02"), UInt<7>("h013")) @[Cat.scala 30:58]
                    node lo_hi_hi_5 = cat(UInt<4>("h00"), UInt<5>("h02")) @[Cat.scala 30:58]
                    node lo_hi_8 = cat(lo_hi_hi_5, UInt<3>("h00")) @[Cat.scala 30:58]
                    node lo_8 = cat(lo_hi_8, lo_lo_5) @[Cat.scala 30:58]
                    node hi_lo_8 = cat(hi_lo_hi_7, hi_lo_lo_3) @[Cat.scala 30:58]
                    node hi_hi_hi_7 = cat(hi_hi_hi_hi_4, hi_hi_hi_lo_5) @[Cat.scala 30:58]
                    node hi_hi_8 = cat(hi_hi_hi_7, hi_hi_lo_7) @[Cat.scala 30:58]
                    node hi_8 = cat(hi_hi_8, hi_lo_8) @[Cat.scala 30:58]
                    node _T_38 = cat(hi_8, lo_8) @[Cat.scala 30:58]
                    io.instruction_o <= _T_38 @[CompressedDecoder.scala 122:31]
                    skip @[CompressedDecoder.scala 120:62]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_39 = eq(UInt<3>("h04"), _T_11) @[Conditional.scala 37:30]
                  when _T_39 : @[Conditional.scala 39:67]
                    node _T_40 = bits(io.instruction_i, 11, 10) @[CompressedDecoder.scala 129:35]
                    node _T_41 = eq(UInt<1>("h00"), _T_40) @[Conditional.scala 37:30]
                    when _T_41 : @[Conditional.scala 40:58]
                      io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 133:26]
                      node hi_hi_hi_lo_6 = bits(io.instruction_i, 10, 10) @[CompressedDecoder.scala 134:63]
                      node hi_lo_hi_8 = bits(io.instruction_i, 6, 2) @[CompressedDecoder.scala 134:106]
                      node lo_hi_hi_hi_4 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 134:148]
                      node lo_lo_hi_5 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 135:89]
                      node lo_lo_6 = cat(lo_lo_hi_5, UInt<7>("h013")) @[Cat.scala 30:58]
                      node lo_hi_hi_6 = cat(lo_hi_hi_hi_4, UInt<3>("h05")) @[Cat.scala 30:58]
                      node lo_hi_9 = cat(lo_hi_hi_6, UInt<2>("h01")) @[Cat.scala 30:58]
                      node lo_9 = cat(lo_hi_9, lo_lo_6) @[Cat.scala 30:58]
                      node hi_lo_9 = cat(hi_lo_hi_8, UInt<2>("h01")) @[Cat.scala 30:58]
                      node hi_hi_hi_8 = cat(UInt<1>("h00"), hi_hi_hi_lo_6) @[Cat.scala 30:58]
                      node hi_hi_9 = cat(hi_hi_hi_8, UInt<5>("h00")) @[Cat.scala 30:58]
                      node hi_9 = cat(hi_hi_9, hi_lo_9) @[Cat.scala 30:58]
                      node _T_42 = cat(hi_9, lo_9) @[Cat.scala 30:58]
                      io.instruction_o <= _T_42 @[CompressedDecoder.scala 134:32]
                      skip @[Conditional.scala 40:58]
                    else : @[Conditional.scala 39:67]
                      node _T_43 = eq(UInt<1>("h01"), _T_40) @[Conditional.scala 37:30]
                      when _T_43 : @[Conditional.scala 39:67]
                        io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 140:26]
                        node hi_hi_hi_lo_7 = bits(io.instruction_i, 10, 10) @[CompressedDecoder.scala 141:63]
                        node hi_lo_hi_9 = bits(io.instruction_i, 6, 2) @[CompressedDecoder.scala 141:106]
                        node lo_hi_hi_hi_5 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 141:148]
                        node lo_lo_hi_6 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 142:89]
                        node lo_lo_7 = cat(lo_lo_hi_6, UInt<7>("h013")) @[Cat.scala 30:58]
                        node lo_hi_hi_7 = cat(lo_hi_hi_hi_5, UInt<3>("h05")) @[Cat.scala 30:58]
                        node lo_hi_10 = cat(lo_hi_hi_7, UInt<2>("h01")) @[Cat.scala 30:58]
                        node lo_10 = cat(lo_hi_10, lo_lo_7) @[Cat.scala 30:58]
                        node hi_lo_10 = cat(hi_lo_hi_9, UInt<2>("h01")) @[Cat.scala 30:58]
                        node hi_hi_hi_9 = cat(UInt<1>("h00"), hi_hi_hi_lo_7) @[Cat.scala 30:58]
                        node hi_hi_10 = cat(hi_hi_hi_9, UInt<5>("h00")) @[Cat.scala 30:58]
                        node hi_10 = cat(hi_hi_10, hi_lo_10) @[Cat.scala 30:58]
                        node _T_44 = cat(hi_10, lo_10) @[Cat.scala 30:58]
                        io.instruction_o <= _T_44 @[CompressedDecoder.scala 141:32]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_45 = eq(UInt<2>("h02"), _T_40) @[Conditional.scala 37:30]
                        when _T_45 : @[Conditional.scala 39:67]
                          io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 147:26]
                          node _T_46 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 148:62]
                          node _T_47 = bits(_T_46, 0, 0) @[Bitwise.scala 72:15]
                          node hi_hi_hi_hi_5 = mux(_T_47, UInt<6>("h03f"), UInt<6>("h00")) @[Bitwise.scala 72:12]
                          node hi_hi_hi_lo_8 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 148:85]
                          node hi_hi_lo_8 = bits(io.instruction_i, 6, 2) @[CompressedDecoder.scala 148:106]
                          node hi_lo_lo_4 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 148:148]
                          node lo_lo_hi_7 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 149:89]
                          node lo_lo_8 = cat(lo_lo_hi_7, UInt<7>("h013")) @[Cat.scala 30:58]
                          node lo_hi_11 = cat(UInt<3>("h07"), UInt<2>("h01")) @[Cat.scala 30:58]
                          node lo_11 = cat(lo_hi_11, lo_lo_8) @[Cat.scala 30:58]
                          node hi_lo_11 = cat(UInt<2>("h01"), hi_lo_lo_4) @[Cat.scala 30:58]
                          node hi_hi_hi_10 = cat(hi_hi_hi_hi_5, hi_hi_hi_lo_8) @[Cat.scala 30:58]
                          node hi_hi_11 = cat(hi_hi_hi_10, hi_hi_lo_8) @[Cat.scala 30:58]
                          node hi_11 = cat(hi_hi_11, hi_lo_11) @[Cat.scala 30:58]
                          node _T_48 = cat(hi_11, lo_11) @[Cat.scala 30:58]
                          io.instruction_o <= _T_48 @[CompressedDecoder.scala 148:32]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_49 = eq(UInt<2>("h03"), _T_40) @[Conditional.scala 37:30]
                          when _T_49 : @[Conditional.scala 39:67]
                            node _T_50 = bits(io.instruction_i, 6, 5) @[CompressedDecoder.scala 154:39]
                            node _T_51 = eq(UInt<1>("h00"), _T_50) @[Conditional.scala 37:30]
                            when _T_51 : @[Conditional.scala 40:58]
                              io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 158:30]
                              node hi_lo_hi_10 = bits(io.instruction_i, 4, 2) @[CompressedDecoder.scala 159:119]
                              node lo_hi_hi_hi_6 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 160:55]
                              node lo_lo_hi_8 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 160:117]
                              node lo_lo_9 = cat(lo_lo_hi_8, UInt<7>("h033")) @[Cat.scala 30:58]
                              node lo_hi_hi_8 = cat(lo_hi_hi_hi_6, UInt<3>("h00")) @[Cat.scala 30:58]
                              node lo_hi_12 = cat(lo_hi_hi_8, UInt<2>("h01")) @[Cat.scala 30:58]
                              node lo_12 = cat(lo_hi_12, lo_lo_9) @[Cat.scala 30:58]
                              node hi_lo_12 = cat(hi_lo_hi_10, UInt<2>("h01")) @[Cat.scala 30:58]
                              node hi_hi_hi_11 = cat(UInt<2>("h01"), UInt<5>("h00")) @[Cat.scala 30:58]
                              node hi_hi_12 = cat(hi_hi_hi_11, UInt<2>("h01")) @[Cat.scala 30:58]
                              node hi_12 = cat(hi_hi_12, hi_lo_12) @[Cat.scala 30:58]
                              node _T_52 = cat(hi_12, lo_12) @[Cat.scala 30:58]
                              io.instruction_o <= _T_52 @[CompressedDecoder.scala 159:36]
                              skip @[Conditional.scala 40:58]
                            else : @[Conditional.scala 39:67]
                              node _T_53 = eq(UInt<1>("h01"), _T_50) @[Conditional.scala 37:30]
                              when _T_53 : @[Conditional.scala 39:67]
                                io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 165:30]
                                node hi_hi_hi_hi_6 = mux(UInt<1>("h00"), UInt<7>("h07f"), UInt<7>("h00")) @[Bitwise.scala 72:12]
                                node hi_hi_lo_9 = bits(io.instruction_i, 4, 2) @[CompressedDecoder.scala 166:94]
                                node hi_lo_lo_5 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 167:55]
                                node lo_lo_hi_9 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 167:117]
                                node lo_lo_10 = cat(lo_lo_hi_9, UInt<7>("h033")) @[Cat.scala 30:58]
                                node lo_hi_13 = cat(UInt<3>("h04"), UInt<2>("h01")) @[Cat.scala 30:58]
                                node lo_13 = cat(lo_hi_13, lo_lo_10) @[Cat.scala 30:58]
                                node hi_lo_13 = cat(UInt<2>("h01"), hi_lo_lo_5) @[Cat.scala 30:58]
                                node hi_hi_hi_12 = cat(hi_hi_hi_hi_6, UInt<2>("h01")) @[Cat.scala 30:58]
                                node hi_hi_13 = cat(hi_hi_hi_12, hi_hi_lo_9) @[Cat.scala 30:58]
                                node hi_13 = cat(hi_hi_13, hi_lo_13) @[Cat.scala 30:58]
                                node _T_54 = cat(hi_13, lo_13) @[Cat.scala 30:58]
                                io.instruction_o <= _T_54 @[CompressedDecoder.scala 166:36]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_55 = eq(UInt<2>("h02"), _T_50) @[Conditional.scala 37:30]
                                when _T_55 : @[Conditional.scala 39:67]
                                  io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 172:30]
                                  node hi_hi_hi_hi_7 = mux(UInt<1>("h00"), UInt<7>("h07f"), UInt<7>("h00")) @[Bitwise.scala 72:12]
                                  node hi_hi_lo_10 = bits(io.instruction_i, 4, 2) @[CompressedDecoder.scala 173:94]
                                  node hi_lo_lo_6 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 174:55]
                                  node lo_lo_hi_10 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 174:117]
                                  node lo_lo_11 = cat(lo_lo_hi_10, UInt<7>("h033")) @[Cat.scala 30:58]
                                  node lo_hi_14 = cat(UInt<3>("h06"), UInt<2>("h01")) @[Cat.scala 30:58]
                                  node lo_14 = cat(lo_hi_14, lo_lo_11) @[Cat.scala 30:58]
                                  node hi_lo_14 = cat(UInt<2>("h01"), hi_lo_lo_6) @[Cat.scala 30:58]
                                  node hi_hi_hi_13 = cat(hi_hi_hi_hi_7, UInt<2>("h01")) @[Cat.scala 30:58]
                                  node hi_hi_14 = cat(hi_hi_hi_13, hi_hi_lo_10) @[Cat.scala 30:58]
                                  node hi_14 = cat(hi_hi_14, hi_lo_14) @[Cat.scala 30:58]
                                  node _T_56 = cat(hi_14, lo_14) @[Cat.scala 30:58]
                                  io.instruction_o <= _T_56 @[CompressedDecoder.scala 173:36]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_57 = eq(UInt<2>("h03"), _T_50) @[Conditional.scala 37:30]
                                  when _T_57 : @[Conditional.scala 39:67]
                                    io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 179:30]
                                    node hi_hi_hi_hi_8 = mux(UInt<1>("h00"), UInt<7>("h07f"), UInt<7>("h00")) @[Bitwise.scala 72:12]
                                    node hi_hi_lo_11 = bits(io.instruction_i, 4, 2) @[CompressedDecoder.scala 180:94]
                                    node hi_lo_lo_7 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 181:55]
                                    node lo_lo_hi_11 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 181:117]
                                    node lo_lo_12 = cat(lo_lo_hi_11, UInt<7>("h033")) @[Cat.scala 30:58]
                                    node lo_hi_15 = cat(UInt<3>("h07"), UInt<2>("h01")) @[Cat.scala 30:58]
                                    node lo_15 = cat(lo_hi_15, lo_lo_12) @[Cat.scala 30:58]
                                    node hi_lo_15 = cat(UInt<2>("h01"), hi_lo_lo_7) @[Cat.scala 30:58]
                                    node hi_hi_hi_14 = cat(hi_hi_hi_hi_8, UInt<2>("h01")) @[Cat.scala 30:58]
                                    node hi_hi_15 = cat(hi_hi_hi_14, hi_hi_lo_11) @[Cat.scala 30:58]
                                    node hi_15 = cat(hi_hi_15, hi_lo_15) @[Cat.scala 30:58]
                                    node _T_58 = cat(hi_15, lo_15) @[Cat.scala 30:58]
                                    io.instruction_o <= _T_58 @[CompressedDecoder.scala 180:36]
                                    skip @[Conditional.scala 39:67]
                            skip @[Conditional.scala 39:67]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_59 = eq(UInt<3>("h06"), _T_11) @[Conditional.scala 37:30]
                    when _T_59 : @[Conditional.scala 39:67]
                      io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 190:22]
                      node _T_60 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 191:58]
                      node _T_61 = bits(_T_60, 0, 0) @[Bitwise.scala 72:15]
                      node hi_hi_hi_hi_9 = mux(_T_61, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
                      node hi_hi_hi_lo_9 = bits(io.instruction_i, 6, 5) @[CompressedDecoder.scala 191:81]
                      node hi_hi_lo_12 = bits(io.instruction_i, 2, 2) @[CompressedDecoder.scala 191:104]
                      node hi_lo_hi_hi_3 = mux(UInt<1>("h00"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12]
                      node hi_lo_lo_8 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 192:47]
                      node lo_hi_hi_lo_2 = bits(io.instruction_i, 13, 13) @[CompressedDecoder.scala 192:89]
                      node lo_hi_lo_5 = bits(io.instruction_i, 11, 10) @[CompressedDecoder.scala 192:111]
                      node lo_lo_hi_hi_1 = bits(io.instruction_i, 4, 3) @[CompressedDecoder.scala 192:136]
                      node lo_lo_hi_lo_2 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 193:47]
                      node lo_lo_hi_12 = cat(lo_lo_hi_hi_1, lo_lo_hi_lo_2) @[Cat.scala 30:58]
                      node lo_lo_13 = cat(lo_lo_hi_12, UInt<7>("h063")) @[Cat.scala 30:58]
                      node lo_hi_hi_9 = cat(UInt<2>("h00"), lo_hi_hi_lo_2) @[Cat.scala 30:58]
                      node lo_hi_16 = cat(lo_hi_hi_9, lo_hi_lo_5) @[Cat.scala 30:58]
                      node lo_16 = cat(lo_hi_16, lo_lo_13) @[Cat.scala 30:58]
                      node hi_lo_hi_11 = cat(hi_lo_hi_hi_3, UInt<2>("h01")) @[Cat.scala 30:58]
                      node hi_lo_16 = cat(hi_lo_hi_11, hi_lo_lo_8) @[Cat.scala 30:58]
                      node hi_hi_hi_15 = cat(hi_hi_hi_hi_9, hi_hi_hi_lo_9) @[Cat.scala 30:58]
                      node hi_hi_16 = cat(hi_hi_hi_15, hi_hi_lo_12) @[Cat.scala 30:58]
                      node hi_16 = cat(hi_hi_16, hi_lo_16) @[Cat.scala 30:58]
                      node _T_62 = cat(hi_16, lo_16) @[Cat.scala 30:58]
                      io.instruction_o <= _T_62 @[CompressedDecoder.scala 191:28]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_63 = eq(UInt<3>("h07"), _T_11) @[Conditional.scala 37:30]
                      when _T_63 : @[Conditional.scala 39:67]
                        io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 198:22]
                        node _T_64 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 199:58]
                        node _T_65 = bits(_T_64, 0, 0) @[Bitwise.scala 72:15]
                        node hi_hi_hi_hi_10 = mux(_T_65, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
                        node hi_hi_hi_lo_10 = bits(io.instruction_i, 6, 5) @[CompressedDecoder.scala 199:81]
                        node hi_hi_lo_13 = bits(io.instruction_i, 2, 2) @[CompressedDecoder.scala 199:104]
                        node hi_lo_hi_hi_4 = mux(UInt<1>("h00"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12]
                        node hi_lo_lo_9 = bits(io.instruction_i, 9, 7) @[CompressedDecoder.scala 200:47]
                        node lo_hi_hi_lo_3 = bits(io.instruction_i, 13, 13) @[CompressedDecoder.scala 200:89]
                        node lo_hi_lo_6 = bits(io.instruction_i, 11, 10) @[CompressedDecoder.scala 200:111]
                        node lo_lo_hi_hi_2 = bits(io.instruction_i, 4, 3) @[CompressedDecoder.scala 200:136]
                        node lo_lo_hi_lo_3 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 201:47]
                        node lo_lo_hi_13 = cat(lo_lo_hi_hi_2, lo_lo_hi_lo_3) @[Cat.scala 30:58]
                        node lo_lo_14 = cat(lo_lo_hi_13, UInt<7>("h063")) @[Cat.scala 30:58]
                        node lo_hi_hi_10 = cat(UInt<2>("h00"), lo_hi_hi_lo_3) @[Cat.scala 30:58]
                        node lo_hi_17 = cat(lo_hi_hi_10, lo_hi_lo_6) @[Cat.scala 30:58]
                        node lo_17 = cat(lo_hi_17, lo_lo_14) @[Cat.scala 30:58]
                        node hi_lo_hi_12 = cat(hi_lo_hi_hi_4, UInt<2>("h01")) @[Cat.scala 30:58]
                        node hi_lo_17 = cat(hi_lo_hi_12, hi_lo_lo_9) @[Cat.scala 30:58]
                        node hi_hi_hi_16 = cat(hi_hi_hi_hi_10, hi_hi_hi_lo_10) @[Cat.scala 30:58]
                        node hi_hi_17 = cat(hi_hi_hi_16, hi_hi_lo_13) @[Cat.scala 30:58]
                        node hi_17 = cat(hi_hi_17, hi_lo_17) @[Cat.scala 30:58]
                        node _T_66 = cat(hi_17, lo_17) @[Cat.scala 30:58]
                        io.instruction_o <= _T_66 @[CompressedDecoder.scala 199:28]
                        skip @[Conditional.scala 39:67]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_67 = eq(UInt<2>("h02"), _T) @[Conditional.scala 37:30]
        when _T_67 : @[Conditional.scala 39:67]
          node _T_68 = bits(io.instruction_i, 15, 14) @[CompressedDecoder.scala 214:31]
          node _T_69 = eq(UInt<1>("h00"), _T_68) @[Conditional.scala 37:30]
          when _T_69 : @[Conditional.scala 40:58]
            io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 219:22]
            node hi_hi_hi_17 = mux(UInt<1>("h00"), UInt<7>("h07f"), UInt<7>("h00")) @[Bitwise.scala 72:12]
            node hi_hi_lo_14 = bits(io.instruction_i, 6, 2) @[CompressedDecoder.scala 220:67]
            node hi_lo_18 = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 220:90]
            node lo_hi_lo_7 = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 221:47]
            node lo_hi_18 = cat(UInt<3>("h01"), lo_hi_lo_7) @[Cat.scala 30:58]
            node lo_18 = cat(lo_hi_18, UInt<7>("h013")) @[Cat.scala 30:58]
            node hi_hi_18 = cat(hi_hi_hi_17, hi_hi_lo_14) @[Cat.scala 30:58]
            node hi_18 = cat(hi_hi_18, hi_lo_18) @[Cat.scala 30:58]
            node _T_70 = cat(hi_18, lo_18) @[Cat.scala 30:58]
            io.instruction_o <= _T_70 @[CompressedDecoder.scala 220:28]
            skip @[Conditional.scala 40:58]
          else : @[Conditional.scala 39:67]
            node _T_71 = eq(UInt<1>("h01"), _T_68) @[Conditional.scala 37:30]
            when _T_71 : @[Conditional.scala 39:67]
              io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 226:22]
              node hi_hi_hi_hi_11 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
              node hi_hi_hi_lo_11 = bits(io.instruction_i, 3, 2) @[CompressedDecoder.scala 227:67]
              node hi_hi_lo_15 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 227:90]
              node hi_lo_hi_13 = bits(io.instruction_i, 6, 4) @[CompressedDecoder.scala 227:112]
              node lo_lo_hi_14 = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 228:67]
              node lo_lo_15 = cat(lo_lo_hi_14, UInt<7>("h03")) @[Cat.scala 30:58]
              node lo_hi_19 = cat(UInt<5>("h02"), UInt<3>("h02")) @[Cat.scala 30:58]
              node lo_19 = cat(lo_hi_19, lo_lo_15) @[Cat.scala 30:58]
              node hi_lo_19 = cat(hi_lo_hi_13, UInt<2>("h00")) @[Cat.scala 30:58]
              node hi_hi_hi_18 = cat(hi_hi_hi_hi_11, hi_hi_hi_lo_11) @[Cat.scala 30:58]
              node hi_hi_19 = cat(hi_hi_hi_18, hi_hi_lo_15) @[Cat.scala 30:58]
              node hi_19 = cat(hi_hi_19, hi_lo_19) @[Cat.scala 30:58]
              node _T_72 = cat(hi_19, lo_19) @[Cat.scala 30:58]
              io.instruction_o <= _T_72 @[CompressedDecoder.scala 227:28]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_73 = eq(UInt<2>("h02"), _T_68) @[Conditional.scala 37:30]
              when _T_73 : @[Conditional.scala 39:67]
                node _T_74 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 233:32]
                node _T_75 = eq(_T_74, UInt<1>("h00")) @[CompressedDecoder.scala 233:37]
                when _T_75 : @[CompressedDecoder.scala 233:50]
                  node _T_76 = bits(io.instruction_i, 6, 2) @[CompressedDecoder.scala 235:34]
                  node _T_77 = neq(_T_76, UInt<5>("h00")) @[CompressedDecoder.scala 235:40]
                  when _T_77 : @[CompressedDecoder.scala 235:62]
                    io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 239:26]
                    node hi_hi_hi_19 = mux(UInt<1>("h00"), UInt<7>("h07f"), UInt<7>("h00")) @[Bitwise.scala 72:12]
                    node hi_hi_lo_16 = bits(io.instruction_i, 6, 2) @[CompressedDecoder.scala 240:71]
                    node hi_lo_20 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
                    node lo_hi_20 = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 240:109]
                    node lo_20 = cat(lo_hi_20, UInt<7>("h033")) @[Cat.scala 30:58]
                    node hi_hi_20 = cat(hi_hi_hi_19, hi_hi_lo_16) @[Cat.scala 30:58]
                    node hi_20 = cat(hi_hi_20, hi_lo_20) @[Cat.scala 30:58]
                    node _T_78 = cat(hi_20, lo_20) @[Cat.scala 30:58]
                    io.instruction_o <= _T_78 @[CompressedDecoder.scala 240:32]
                    skip @[CompressedDecoder.scala 235:62]
                  else : @[CompressedDecoder.scala 241:26]
                    io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 244:26]
                    node hi_hi_21 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
                    node hi_lo_21 = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 245:72]
                    node lo_hi_21 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
                    node lo_21 = cat(lo_hi_21, UInt<7>("h067")) @[Cat.scala 30:58]
                    node hi_21 = cat(hi_hi_21, hi_lo_21) @[Cat.scala 30:58]
                    node _T_79 = cat(hi_21, lo_21) @[Cat.scala 30:58]
                    io.instruction_o <= _T_79 @[CompressedDecoder.scala 245:32]
                    skip @[CompressedDecoder.scala 241:26]
                  skip @[CompressedDecoder.scala 233:50]
                else : @[CompressedDecoder.scala 247:24]
                  node _T_80 = bits(io.instruction_i, 6, 2) @[CompressedDecoder.scala 249:34]
                  node _T_81 = neq(_T_80, UInt<5>("h00")) @[CompressedDecoder.scala 249:40]
                  when _T_81 : @[CompressedDecoder.scala 249:62]
                    io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 252:26]
                    node hi_hi_hi_20 = mux(UInt<1>("h00"), UInt<7>("h07f"), UInt<7>("h00")) @[Bitwise.scala 72:12]
                    node hi_hi_lo_17 = bits(io.instruction_i, 6, 2) @[CompressedDecoder.scala 253:71]
                    node hi_lo_22 = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 253:94]
                    node lo_hi_lo_8 = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 253:138]
                    node lo_hi_22 = cat(UInt<3>("h00"), lo_hi_lo_8) @[Cat.scala 30:58]
                    node lo_22 = cat(lo_hi_22, UInt<7>("h033")) @[Cat.scala 30:58]
                    node hi_hi_22 = cat(hi_hi_hi_20, hi_hi_lo_17) @[Cat.scala 30:58]
                    node hi_22 = cat(hi_hi_22, hi_lo_22) @[Cat.scala 30:58]
                    node _T_82 = cat(hi_22, lo_22) @[Cat.scala 30:58]
                    io.instruction_o <= _T_82 @[CompressedDecoder.scala 253:32]
                    skip @[CompressedDecoder.scala 249:62]
                  else : @[CompressedDecoder.scala 254:26]
                    node _T_83 = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 256:36]
                    node _T_84 = eq(_T_83, UInt<5>("h00")) @[CompressedDecoder.scala 256:43]
                    when _T_84 : @[CompressedDecoder.scala 256:65]
                      io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 258:28]
                      io.instruction_o <= UInt<32>("h0100073") @[CompressedDecoder.scala 259:34]
                      skip @[CompressedDecoder.scala 256:65]
                    else : @[CompressedDecoder.scala 260:28]
                      io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 262:28]
                      node hi_hi_hi_21 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
                      node hi_hi_lo_18 = bits(io.instruction_i, 11, 7) @[CompressedDecoder.scala 263:74]
                      node hi_lo_23 = mux(UInt<1>("h00"), UInt<7>("h07f"), UInt<7>("h00")) @[Bitwise.scala 72:12]
                      node lo_23 = cat(UInt<1>("h01"), UInt<7>("h067")) @[Cat.scala 30:58]
                      node hi_hi_23 = cat(hi_hi_hi_21, hi_hi_lo_18) @[Cat.scala 30:58]
                      node hi_23 = cat(hi_hi_23, hi_lo_23) @[Cat.scala 30:58]
                      node _T_85 = cat(hi_23, lo_23) @[Cat.scala 30:58]
                      io.instruction_o <= _T_85 @[CompressedDecoder.scala 263:34]
                      skip @[CompressedDecoder.scala 260:28]
                    skip @[CompressedDecoder.scala 254:26]
                  skip @[CompressedDecoder.scala 247:24]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_86 = eq(UInt<2>("h03"), _T_68) @[Conditional.scala 37:30]
                when _T_86 : @[Conditional.scala 39:67]
                  io.is_comp <= UInt<1>("h01") @[CompressedDecoder.scala 271:22]
                  node hi_hi_hi_hi_12 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
                  node hi_hi_hi_lo_12 = bits(io.instruction_i, 8, 7) @[CompressedDecoder.scala 272:67]
                  node hi_hi_lo_19 = bits(io.instruction_i, 12, 12) @[CompressedDecoder.scala 272:90]
                  node hi_lo_hi_14 = bits(io.instruction_i, 6, 2) @[CompressedDecoder.scala 272:112]
                  node lo_hi_lo_9 = bits(io.instruction_i, 11, 9) @[CompressedDecoder.scala 273:47]
                  node lo_lo_16 = cat(UInt<2>("h00"), UInt<7>("h023")) @[Cat.scala 30:58]
                  node lo_hi_23 = cat(UInt<3>("h02"), lo_hi_lo_9) @[Cat.scala 30:58]
                  node lo_24 = cat(lo_hi_23, lo_lo_16) @[Cat.scala 30:58]
                  node hi_lo_24 = cat(hi_lo_hi_14, UInt<5>("h02")) @[Cat.scala 30:58]
                  node hi_hi_hi_22 = cat(hi_hi_hi_hi_12, hi_hi_hi_lo_12) @[Cat.scala 30:58]
                  node hi_hi_24 = cat(hi_hi_hi_22, hi_hi_lo_19) @[Cat.scala 30:58]
                  node hi_24 = cat(hi_hi_24, hi_lo_24) @[Cat.scala 30:58]
                  node _T_87 = cat(hi_24, lo_24) @[Cat.scala 30:58]
                  io.instruction_o <= _T_87 @[CompressedDecoder.scala 272:28]
                  skip @[Conditional.scala 39:67]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_88 = eq(UInt<2>("h03"), _T) @[Conditional.scala 37:30]
          when _T_88 : @[Conditional.scala 39:67]
            io.is_comp <= UInt<1>("h00") @[CompressedDecoder.scala 280:18]
            io.instruction_o <= io.instruction_i @[CompressedDecoder.scala 281:24]
            skip @[Conditional.scala 39:67]
    node _T_89 = eq(io.instruction_i, UInt<32>("h00")) @[CompressedDecoder.scala 285:25]
    when _T_89 : @[CompressedDecoder.scala 285:47]
      io.is_comp <= UInt<1>("h00") @[CompressedDecoder.scala 287:18]
      io.instruction_o <= io.instruction_i @[CompressedDecoder.scala 288:24]
      skip @[CompressedDecoder.scala 285:47]
    
  module Core : 
    input clock : Clock
    input reset : Reset
    output io : {pin : UInt<32>, Vpin : UInt<128>, flip stall : UInt<1>, dmemReq : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, flip dmemRsp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>}}, imemReq : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, flip imemRsp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>}}, rvfiUInt : UInt<32>[4], rvfiSInt : SInt<32>[5], rvfiBool : UInt<1>[1], rvfiRegAddr : UInt<5>[3], rvfiMode : UInt<2>, fcsr_o_data : UInt<32>}
    
    reg if_reg_pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 38:26]
    reg if_reg_ins : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 39:27]
    reg if_reg_lmul_v : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Core.scala 42:30]
    reg if_reg_evl : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Core.scala 43:27]
    reg if_reg_emul : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Core.scala 44:28]
    reg if_reg_eew : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[Core.scala 45:27]
    reg if_reg_lsuType : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Core.scala 46:31]
    reg if_reg_delay : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Core.scala 47:28]
    reg id_reg_pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 50:26]
    reg id_reg_rd1 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 51:27]
    reg id_reg_rd2 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 52:27]
    reg id_reg_imm : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 53:27]
    reg id_reg_wra : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Core.scala 54:27]
    reg id_reg_f7 : UInt<7>, clock with : (reset => (reset, UInt<7>("h00"))) @[Core.scala 55:26]
    reg id_reg_f6 : UInt<6>, clock with : (reset => (reset, UInt<6>("h00"))) @[Core.scala 56:26]
    reg id_reg_f3 : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[Core.scala 57:26]
    reg id_reg_ins : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 58:27]
    reg id_reg_ctl_aluSrc : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 59:34]
    reg id_reg_ctl_aluSrc1 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Core.scala 60:35]
    reg id_reg_ctl_memToReg : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Core.scala 61:36]
    reg id_reg_ctl_regWrite : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 62:36]
    reg id_reg_ctl_memRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 63:35]
    reg id_reg_ctl_memWrite : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 64:36]
    reg id_reg_ctl_branch : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 65:34]
    reg id_reg_ctl_aluOp : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Core.scala 66:33]
    reg id_reg_ctl_jump : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Core.scala 67:32]
    reg id_reg_is_csr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 68:30]
    reg id_reg_csr_data : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 69:32]
    reg id_reg_instruction : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 72:35]
    reg id_reg_vl_out : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Core.scala 73:30]
    reg id_reg_z_imm : SInt<11>, clock with : (reset => (reset, asSInt(UInt<11>("h00")))) @[Core.scala 74:29]
    reg id_reg_vtype_out : SInt<11>, clock with : (reset => (reset, asSInt(UInt<11>("h00")))) @[Core.scala 75:33]
    reg id_reg_vstart_out : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Core.scala 76:34]
    reg id_reg_vtype : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Core.scala 77:29]
    reg id_reg_v_addi_imm : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Core.scala 78:34]
    reg id_reg_v0_data : SInt<128>, clock with : (reset => (reset, asSInt(UInt<128>("h00")))) @[Core.scala 79:31]
    reg id_reg_v1_data : SInt<128>, clock with : (reset => (reset, asSInt(UInt<128>("h00")))) @[Core.scala 80:31]
    reg id_reg_v2_data : SInt<128>, clock with : (reset => (reset, asSInt(UInt<128>("h00")))) @[Core.scala 81:31]
    reg id_reg_vs3_data : SInt<128>, clock with : (reset => (reset, asSInt(UInt<128>("h00")))) @[Core.scala 82:32]
    reg id_reg_vs1_addr : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Core.scala 83:32]
    reg id_reg_vs2_addr : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Core.scala 84:32]
    reg id_reg_vd_addr : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Core.scala 85:31]
    reg id_reg_lmul_v : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Core.scala 86:30]
    reg id_reg_evl : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Core.scala 88:27]
    reg id_reg_emul : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Core.scala 89:28]
    reg id_reg_eew : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[Core.scala 90:27]
    reg id_reg_lsuType : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Core.scala 91:31]
    reg id_reg_ctl_RegWrite : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 95:36]
    reg id_reg_ctl_opBsel : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 98:34]
    reg id_reg_ctl_Ex_sel : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Core.scala 99:34]
    reg id_reg_ctl_nextPCsel : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Core.scala 100:37]
    reg id_reg_ctl_aluop : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Core.scala 101:33]
    reg id_reg_ctl_vset : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 102:32]
    reg id_reg_ctl_v_load : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 103:34]
    reg id_reg_ctl_v_ins : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 104:33]
    reg id_reg_ctl_v_memRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 105:37]
    reg id_reg_ctl_v_MemWrite : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 106:38]
    reg ex_reg_branch : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 113:30]
    reg ex_reg_zero : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 114:28]
    reg ex_reg_result : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 115:30]
    reg ex_reg_wd : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 116:26]
    reg ex_reg_wra : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Core.scala 117:27]
    reg ex_reg_ins : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 118:27]
    reg ex_reg_ctl_memToReg : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Core.scala 119:36]
    reg ex_reg_ctl_regWrite : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 120:36]
    reg ex_reg_ctl_memRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 121:35]
    reg ex_reg_ctl_memWrite : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 122:36]
    reg ex_reg_ctl_branch_taken : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 123:40]
    reg ex_reg_pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 124:26]
    reg ex_reg_is_csr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 125:30]
    reg ex_reg_csr_data : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 126:32]
    reg ex_reg_vec_alu_res : SInt<128>, clock with : (reset => (reset, asSInt(UInt<128>("h00")))) @[Core.scala 129:35]
    reg ex_reg_vl : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Core.scala 131:26]
    reg ex_reg_rd_out : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Core.scala 133:30]
    reg ex_reg_avl_o : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Core.scala 134:29]
    reg ex_reg_valmax_o : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Core.scala 135:32]
    reg ex_reg_vs1_addr : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Core.scala 136:32]
    reg ex_reg_vs2_addr : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Core.scala 137:32]
    reg ex_reg_vd_addr : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Core.scala 138:31]
    reg ex_reg_lmul_v : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Core.scala 139:30]
    reg ex_reg_vset : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 141:28]
    reg ex_reg_ctl_v_memRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 142:37]
    reg ex_reg_ctl_v_MemWrite : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 143:38]
    reg ex_reg_reg_write : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 144:33]
    reg ex_reg_vtype : SInt<11>, clock with : (reset => (reset, asSInt(UInt<11>("h00")))) @[Core.scala 145:29]
    reg ex_reg_evl : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Core.scala 146:27]
    reg ex_reg_emul : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Core.scala 147:28]
    reg ex_reg_eew : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[Core.scala 148:27]
    reg ex_reg_lsuType : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Core.scala 149:31]
    reg ex_reg_read_data1 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 150:34]
    reg ex_reg_vs3 : SInt<128>, clock with : (reset => (reset, asSInt(UInt<128>("h00")))) @[Core.scala 151:27]
    reg ex_reg_v_ins : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 152:29]
    reg mem_reg_rd : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 155:27]
    reg mem_reg_ins : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 156:28]
    reg mem_reg_result : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 157:31]
    reg mem_reg_branch : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 158:31]
    reg mem_reg_wra : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Core.scala 159:28]
    reg mem_reg_ctl_memToReg : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Core.scala 160:37]
    reg mem_reg_ctl_regWrite : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 161:37]
    reg mem_reg_pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 162:27]
    reg mem_reg_is_csr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 163:31]
    reg mem_reg_csr_data : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 164:33]
    reg mem_reg_vec_alu_out : SInt<128>, clock with : (reset => (reset, asSInt(UInt<128>("h00")))) @[Core.scala 167:36]
    reg mem_reg_vec_vl : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Core.scala 168:31]
    reg mem_reg_vtype : SInt<11>, clock with : (reset => (reset, asSInt(UInt<11>("h00")))) @[Core.scala 169:30]
    reg mem_reg_vec_rd_out : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Core.scala 170:35]
    reg mem_reg_vec_avl_o : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Core.scala 171:34]
    reg mem_reg_vec_valmax_o : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Core.scala 172:37]
    reg mem_reg_vec_vd_addr : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Core.scala 173:36]
    reg mem_reg_lmul_v : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Core.scala 175:31]
    reg mem_reg_vset : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 176:29]
    reg mem_reg_vec_reg_write : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 177:38]
    reg mem_reg_v_ins : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Core.scala 178:30]
    inst InstructionFetch of InstructionFetch @[Core.scala 186:18]
    InstructionFetch.clock <= clock
    InstructionFetch.reset <= reset
    inst IDecode of InstructionDecode @[Core.scala 188:23]
    IDecode.clock <= clock
    IDecode.reset <= reset
    inst Execute of Execute @[Core.scala 191:18]
    Execute.clock <= clock
    Execute.reset <= reset
    inst MEM of MemoryFetch @[Core.scala 193:19]
    MEM.clock <= clock
    MEM.reset <= reset
    io.fcsr_o_data <= IDecode.io.fscr_o_data @[Core.scala 195:18]
    inst pc of PC @[Core.scala 201:18]
    pc.clock <= clock
    pc.reset <= reset
    io.imemReq.bits.isWrite <= InstructionFetch.io.coreInstrReq.bits.isWrite @[Core.scala 203:14]
    io.imemReq.bits.activeByteLane <= InstructionFetch.io.coreInstrReq.bits.activeByteLane @[Core.scala 203:14]
    io.imemReq.bits.dataRequest <= InstructionFetch.io.coreInstrReq.bits.dataRequest @[Core.scala 203:14]
    io.imemReq.bits.addrRequest <= InstructionFetch.io.coreInstrReq.bits.addrRequest @[Core.scala 203:14]
    io.imemReq.valid <= InstructionFetch.io.coreInstrReq.valid @[Core.scala 203:14]
    InstructionFetch.io.coreInstrReq.ready <= io.imemReq.ready @[Core.scala 203:14]
    InstructionFetch.io.coreInstrResp.bits.dataResponse <= io.imemRsp.bits.dataResponse @[Core.scala 204:20]
    InstructionFetch.io.coreInstrResp.valid <= io.imemRsp.valid @[Core.scala 204:20]
    io.imemRsp.ready <= InstructionFetch.io.coreInstrResp.ready @[Core.scala 204:20]
    wire instruction : UInt<32> @[Core.scala 206:25]
    wire ral_halt_o : UInt<1>
    ral_halt_o <= UInt<1>("h00")
    wire is_comp : UInt<1>
    is_comp <= UInt<1>("h00")
    reg lmul : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[Core.scala 216:19]
    reg vtype : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 217:20]
    node _T = bits(instruction, 6, 0) @[Core.scala 218:17]
    node _T_1 = eq(_T, UInt<7>("h057")) @[Core.scala 218:22]
    node _T_2 = bits(instruction, 14, 12) @[Core.scala 218:52]
    node _T_3 = eq(_T_2, UInt<3>("h07")) @[Core.scala 218:59]
    node _T_4 = and(_T_1, _T_3) @[Core.scala 218:38]
    node _T_5 = bits(instruction, 31, 31) @[Core.scala 218:86]
    node _T_6 = eq(_T_5, UInt<1>("h00")) @[Core.scala 218:90]
    node _T_7 = bits(instruction, 31, 30) @[Core.scala 218:114]
    node _T_8 = eq(_T_7, UInt<2>("h03")) @[Core.scala 218:121]
    node _T_9 = or(_T_6, _T_8) @[Core.scala 218:100]
    node _T_10 = and(_T_4, _T_9) @[Core.scala 218:71]
    when _T_10 : @[Core.scala 218:133]
      node _T_11 = bits(instruction, 22, 20) @[Core.scala 220:22]
      lmul <= _T_11 @[Core.scala 220:8]
      node _T_12 = bits(instruction, 30, 20) @[Core.scala 221:23]
      vtype <= _T_12 @[Core.scala 221:9]
      skip @[Core.scala 218:133]
    else : @[Core.scala 223:11]
      lmul <= lmul @[Core.scala 224:8]
      vtype <= vtype @[Core.scala 225:9]
      skip @[Core.scala 223:11]
    inst vlsu of VLSU @[Core.scala 227:19]
    vlsu.clock <= clock
    vlsu.reset <= reset
    vlsu.io.instr <= instruction @[Core.scala 229:15]
    vlsu.io.vtype <= vtype @[Core.scala 230:15]
    wire vlmul_count : UInt<32>
    vlmul_count <= UInt<32>("h00")
    node _T_13 = eq(lmul, UInt<1>("h00")) @[Core.scala 236:15]
    node _T_14 = eq(vlsu.io.emul, UInt<1>("h01")) @[Core.scala 236:44]
    node _T_15 = or(_T_13, _T_14) @[Core.scala 236:27]
    node _T_16 = eq(vlsu.io.nf, UInt<1>("h01")) @[Core.scala 236:66]
    node _T_17 = or(_T_15, _T_16) @[Core.scala 236:52]
    when _T_17 : @[Core.scala 236:75]
      vlmul_count <= UInt<1>("h00") @[Core.scala 237:21]
      skip @[Core.scala 236:75]
    else : @[Core.scala 240:80]
      node _T_18 = eq(lmul, UInt<1>("h01")) @[Core.scala 240:20]
      node _T_19 = eq(vlsu.io.emul, UInt<2>("h02")) @[Core.scala 240:49]
      node _T_20 = or(_T_18, _T_19) @[Core.scala 240:32]
      node _T_21 = eq(vlsu.io.nf, UInt<2>("h02")) @[Core.scala 240:71]
      node _T_22 = or(_T_20, _T_21) @[Core.scala 240:57]
      when _T_22 : @[Core.scala 240:80]
        vlmul_count <= UInt<1>("h01") @[Core.scala 241:21]
        skip @[Core.scala 240:80]
      else : @[Core.scala 244:79]
        node _T_23 = eq(lmul, UInt<2>("h02")) @[Core.scala 244:20]
        node _T_24 = eq(vlsu.io.emul, UInt<3>("h04")) @[Core.scala 244:49]
        node _T_25 = or(_T_23, _T_24) @[Core.scala 244:32]
        node _T_26 = eq(vlsu.io.nf, UInt<3>("h04")) @[Core.scala 244:71]
        node _T_27 = or(_T_25, _T_26) @[Core.scala 244:57]
        when _T_27 : @[Core.scala 244:79]
          vlmul_count <= UInt<2>("h03") @[Core.scala 245:21]
          skip @[Core.scala 244:79]
        else : @[Core.scala 248:79]
          node _T_28 = eq(lmul, UInt<2>("h03")) @[Core.scala 248:20]
          node _T_29 = eq(vlsu.io.emul, UInt<4>("h08")) @[Core.scala 248:49]
          node _T_30 = or(_T_28, _T_29) @[Core.scala 248:32]
          node _T_31 = eq(vlsu.io.nf, UInt<4>("h08")) @[Core.scala 248:71]
          node _T_32 = or(_T_30, _T_31) @[Core.scala 248:57]
          when _T_32 : @[Core.scala 248:79]
            vlmul_count <= UInt<3>("h07") @[Core.scala 249:21]
            skip @[Core.scala 248:79]
    wire vlcount1 : UInt<32>
    vlcount1 <= UInt<32>("h00")
    node _T_33 = eq(vlsu.io.emul, UInt<1>("h01")) @[Core.scala 253:22]
    node _T_34 = bits(instruction, 6, 0) @[Core.scala 253:44]
    node _T_35 = eq(_T_34, UInt<6>("h027")) @[Core.scala 253:49]
    node _T_36 = and(_T_33, _T_35) @[Core.scala 253:30]
    when _T_36 : @[Core.scala 253:65]
      vlcount1 <= UInt<3>("h04") @[Core.scala 254:14]
      skip @[Core.scala 253:65]
    else : @[Core.scala 255:70]
      node _T_37 = eq(vlsu.io.emul, UInt<2>("h02")) @[Core.scala 255:27]
      node _T_38 = bits(instruction, 6, 0) @[Core.scala 255:49]
      node _T_39 = eq(_T_38, UInt<6>("h027")) @[Core.scala 255:54]
      node _T_40 = and(_T_37, _T_39) @[Core.scala 255:35]
      when _T_40 : @[Core.scala 255:70]
        vlcount1 <= UInt<4>("h08") @[Core.scala 256:14]
        skip @[Core.scala 255:70]
      else : @[Core.scala 257:70]
        node _T_41 = eq(vlsu.io.emul, UInt<3>("h04")) @[Core.scala 257:27]
        node _T_42 = bits(instruction, 6, 0) @[Core.scala 257:49]
        node _T_43 = eq(_T_42, UInt<6>("h027")) @[Core.scala 257:54]
        node _T_44 = and(_T_41, _T_43) @[Core.scala 257:35]
        when _T_44 : @[Core.scala 257:70]
          vlcount1 <= UInt<5>("h010") @[Core.scala 258:14]
          skip @[Core.scala 257:70]
        else : @[Core.scala 259:70]
          node _T_45 = eq(vlsu.io.emul, UInt<4>("h08")) @[Core.scala 259:27]
          node _T_46 = bits(instruction, 6, 0) @[Core.scala 259:49]
          node _T_47 = eq(_T_46, UInt<6>("h027")) @[Core.scala 259:54]
          node _T_48 = and(_T_45, _T_47) @[Core.scala 259:35]
          when _T_48 : @[Core.scala 259:70]
            vlcount1 <= UInt<6>("h020") @[Core.scala 260:14]
            skip @[Core.scala 259:70]
    wire next_pc_selector : UInt<32>
    next_pc_selector <= UInt<32>("h00")
    reg lmul_reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 264:25]
    node _T_49 = neq(lmul_reg, vlmul_count) @[Core.scala 265:19]
    node _T_50 = bits(instruction, 6, 0) @[Core.scala 265:51]
    node _T_51 = eq(_T_50, UInt<7>("h057")) @[Core.scala 265:56]
    node _T_52 = bits(instruction, 14, 12) @[Core.scala 265:86]
    node _T_53 = neq(_T_52, UInt<3>("h07")) @[Core.scala 265:93]
    node _T_54 = and(_T_51, _T_53) @[Core.scala 265:72]
    node _T_55 = bits(instruction, 6, 0) @[Core.scala 265:120]
    node _T_56 = eq(_T_55, UInt<6>("h027")) @[Core.scala 265:125]
    node _T_57 = or(_T_54, _T_56) @[Core.scala 265:106]
    node _T_58 = and(_T_49, _T_57) @[Core.scala 265:35]
    when _T_58 : @[Core.scala 265:143]
      next_pc_selector <= UInt<1>("h01") @[Core.scala 266:26]
      node _T_59 = add(lmul_reg, UInt<1>("h01")) @[Core.scala 267:30]
      node _T_60 = tail(_T_59, 1) @[Core.scala 267:30]
      lmul_reg <= _T_60 @[Core.scala 267:18]
      if_reg_lmul_v <= lmul_reg @[Core.scala 268:23]
      skip @[Core.scala 265:143]
    else : @[Core.scala 270:15]
      lmul_reg <= UInt<1>("h00") @[Core.scala 271:18]
      next_pc_selector <= UInt<1>("h00") @[Core.scala 272:26]
      if_reg_lmul_v <= lmul_reg @[Core.scala 273:23]
      skip @[Core.scala 270:15]
    reg delays : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 281:25]
    node _T_61 = neq(delays, vlcount1) @[Core.scala 282:18]
    node _T_62 = bits(instruction, 6, 0) @[Core.scala 282:45]
    node _T_63 = eq(_T_62, UInt<6>("h027")) @[Core.scala 282:50]
    node _T_64 = and(_T_61, _T_63) @[Core.scala 282:31]
    when _T_64 : @[Core.scala 282:66]
      next_pc_selector <= UInt<1>("h01") @[Core.scala 283:24]
      node _T_65 = add(delays, UInt<1>("h01")) @[Core.scala 284:23]
      node _T_66 = tail(_T_65, 1) @[Core.scala 284:23]
      delays <= _T_66 @[Core.scala 284:14]
      if_reg_delay <= delays @[Core.scala 285:20]
      skip @[Core.scala 282:66]
    else : @[Core.scala 286:16]
      delays <= UInt<1>("h00") @[Core.scala 287:14]
      next_pc_selector <= UInt<1>("h00") @[Core.scala 288:24]
      if_reg_delay <= delays @[Core.scala 289:20]
      skip @[Core.scala 286:16]
    if_reg_evl <= vlsu.io.evl @[Core.scala 292:14]
    if_reg_emul <= vlsu.io.emul @[Core.scala 293:15]
    if_reg_eew <= vlsu.io.eew @[Core.scala 294:14]
    if_reg_lsuType <= vlsu.io.lsuType @[Core.scala 295:18]
    id_reg_vl_out <= IDecode.io.vl_out @[Core.scala 304:19]
    id_reg_z_imm <= IDecode.io.v_z_imm @[Core.scala 305:18]
    id_reg_vstart_out <= IDecode.io.vstart_out @[Core.scala 306:23]
    id_reg_vtype <= IDecode.io.vtypei_out @[Core.scala 307:18]
    id_reg_v_addi_imm <= IDecode.io.v_addi_imm @[Core.scala 308:23]
    id_reg_v0_data <= IDecode.io.vs0_data @[Core.scala 309:20]
    id_reg_v1_data <= IDecode.io.vs1_data @[Core.scala 310:20]
    id_reg_v2_data <= IDecode.io.vs2_data @[Core.scala 311:20]
    id_reg_vs3_data <= IDecode.io.vs3_data @[Core.scala 312:21]
    id_reg_ctl_RegWrite <= IDecode.io.ctl_v_RegWrite @[Core.scala 313:25]
    id_reg_ctl_opBsel <= IDecode.io.ctl_v_opBsel @[Core.scala 314:23]
    id_reg_ctl_Ex_sel <= IDecode.io.ctl_v_Ex_sel @[Core.scala 315:23]
    id_reg_ctl_aluop <= IDecode.io.ctl_v_aluop @[Core.scala 316:22]
    id_reg_ctl_vset <= IDecode.io.ctl_v_vset @[Core.scala 317:21]
    id_reg_ctl_v_load <= IDecode.io.ctl_v_load @[Core.scala 318:23]
    id_reg_ctl_v_ins <= IDecode.io.ctl_v_ins @[Core.scala 319:22]
    id_reg_ctl_v_memRead <= IDecode.io.ctl_v_memRead @[Core.scala 320:26]
    id_reg_ctl_v_MemWrite <= IDecode.io.ctl_v_memWrite @[Core.scala 321:27]
    id_reg_instruction <= IDecode.io.id_instruction @[Core.scala 322:24]
    id_reg_vd_addr <= IDecode.io.vd_addr @[Core.scala 323:20]
    id_reg_vs1_addr <= IDecode.io.vs1_addr @[Core.scala 324:21]
    id_reg_vs2_addr <= IDecode.io.vs2_addr @[Core.scala 325:21]
    id_reg_lmul_v <= if_reg_lmul_v @[Core.scala 326:20]
    IDecode.io.id_lmul_vs1in_vs2in <= if_reg_lmul_v @[Core.scala 327:28]
    id_reg_evl <= if_reg_evl @[Core.scala 328:16]
    id_reg_emul <= if_reg_emul @[Core.scala 329:17]
    id_reg_eew <= if_reg_eew @[Core.scala 330:16]
    id_reg_lsuType <= if_reg_lsuType @[Core.scala 331:20]
    node _T_67 = bits(id_reg_ins, 31, 26) @[Core.scala 340:25]
    Execute.io.func6 <= _T_67 @[Core.scala 340:12]
    Execute.io.v_ctl_aluop <= id_reg_ctl_aluop @[Core.scala 341:18]
    Execute.io.v_ctl_exsel <= id_reg_ctl_Ex_sel @[Core.scala 342:18]
    Execute.io.v_ctl_regwrite <= id_reg_ctl_RegWrite @[Core.scala 343:21]
    Execute.io.v_ctl_opBsel <= id_reg_ctl_opBsel @[Core.scala 344:19]
    Execute.io.v_ctl_v_load <= id_reg_ctl_v_load @[Core.scala 345:19]
    Execute.io.v_ctl_v_ins <= id_reg_ctl_v_ins @[Core.scala 346:18]
    Execute.io.v_ctl_vset <= id_reg_ctl_vset @[Core.scala 347:17]
    ex_reg_vset <= id_reg_ctl_vset @[Core.scala 348:15]
    Execute.io.vs1_data <= id_reg_v1_data @[Core.scala 349:15]
    Execute.io.vs2_data <= id_reg_v2_data @[Core.scala 350:15]
    node _T_68 = mux(mem_reg_vset, mem_reg_vec_vl, IDecode.io.vl_out) @[Core.scala 351:43]
    node _T_69 = mux(ex_reg_vset, ex_reg_vl, _T_68) @[Core.scala 351:15]
    Execute.io.vl <= _T_69 @[Core.scala 351:9]
    Execute.io.vstart <= id_reg_vstart_out @[Core.scala 352:13]
    Execute.io.vs3_data <= id_reg_vs3_data @[Core.scala 353:15]
    node _T_70 = bits(ex_reg_vtype, 7, 7) @[Core.scala 354:42]
    node _T_71 = bits(mem_reg_vtype, 7, 7) @[Core.scala 354:78]
    node _T_72 = bits(IDecode.io.vtypei_out, 7, 7) @[Core.scala 354:96]
    node _T_73 = mux(mem_reg_vset, _T_71, _T_72) @[Core.scala 354:50]
    node _T_74 = mux(ex_reg_vset, _T_70, _T_73) @[Core.scala 354:16]
    Execute.io.vma <= _T_74 @[Core.scala 354:10]
    node _T_75 = bits(ex_reg_vtype, 6, 6) @[Core.scala 355:42]
    node _T_76 = bits(mem_reg_vtype, 6, 6) @[Core.scala 355:78]
    node _T_77 = bits(IDecode.io.vtypei_out, 6, 6) @[Core.scala 355:96]
    node _T_78 = mux(mem_reg_vset, _T_76, _T_77) @[Core.scala 355:50]
    node _T_79 = mux(ex_reg_vset, _T_75, _T_78) @[Core.scala 355:16]
    Execute.io.vta <= _T_79 @[Core.scala 355:10]
    node _T_80 = bits(id_reg_ins, 25, 25) @[Core.scala 356:22]
    Execute.io.vm <= _T_80 @[Core.scala 356:9]
    Execute.io.vs0 <= id_reg_v0_data @[Core.scala 357:10]
    node _T_81 = bits(id_reg_ins, 11, 7) @[Core.scala 358:27]
    Execute.io.vd_addr <= _T_81 @[Core.scala 358:14]
    node _T_82 = bits(ex_reg_vtype, 5, 3) @[Core.scala 359:44]
    node _T_83 = bits(mem_reg_vtype, 5, 3) @[Core.scala 359:83]
    node _T_84 = bits(IDecode.io.vtypei_out, 5, 3) @[Core.scala 359:104]
    node _T_85 = mux(mem_reg_vset, _T_83, _T_84) @[Core.scala 359:55]
    node _T_86 = mux(ex_reg_vset, _T_82, _T_85) @[Core.scala 359:18]
    Execute.io.v_sew <= _T_86 @[Core.scala 359:12]
    Execute.io.zimm <= id_reg_vtype @[Core.scala 360:11]
    Execute.io.v_addi_imm <= id_reg_v_addi_imm @[Core.scala 361:17]
    Execute.io.fu_reg_vs1 <= id_reg_vs1_addr @[Core.scala 363:17]
    Execute.io.fu_reg_vs2 <= id_reg_vs2_addr @[Core.scala 364:17]
    Execute.io.fu_reg_vs3 <= id_reg_vd_addr @[Core.scala 365:17]
    Execute.io.fu_ex_reg_vd <= ex_reg_vd_addr @[Core.scala 367:19]
    Execute.io.fu_mem_reg_vd <= mem_reg_vec_vd_addr @[Core.scala 368:20]
    Execute.io.fu_ex_reg_write <= ex_reg_reg_write @[Core.scala 369:22]
    Execute.io.fu_mem_reg_write <= mem_reg_vec_reg_write @[Core.scala 370:23]
    Execute.io.id_reg_vs3data <= IDecode.io.vs3_data @[Core.scala 371:21]
    ex_reg_vtype <= id_reg_z_imm @[Core.scala 373:16]
    ex_reg_vec_alu_res <= Execute.io.vec_alu_res @[Core.scala 374:22]
    ex_reg_vl <= Execute.io.vec_vl @[Core.scala 375:13]
    ex_reg_rd_out <= Execute.io.vec_rd_out @[Core.scala 376:17]
    ex_reg_avl_o <= Execute.io.vec_avl_o @[Core.scala 377:16]
    ex_reg_valmax_o <= Execute.io.vec_valmax_o @[Core.scala 378:19]
    ex_reg_ctl_v_memRead <= id_reg_ctl_v_memRead @[Core.scala 379:24]
    ex_reg_ctl_v_MemWrite <= id_reg_ctl_v_MemWrite @[Core.scala 380:25]
    ex_reg_reg_write <= id_reg_ctl_RegWrite @[Core.scala 382:20]
    Execute.io.fu_ex_reg_write <= ex_reg_reg_write @[Core.scala 383:22]
    Execute.io.v_MemWrite <= id_reg_ctl_v_MemWrite @[Core.scala 384:17]
    ex_reg_vd_addr <= id_reg_vd_addr @[Core.scala 385:18]
    ex_reg_lmul_v <= id_reg_lmul_v @[Core.scala 386:17]
    ex_reg_evl <= id_reg_evl @[Core.scala 388:14]
    ex_reg_emul <= id_reg_emul @[Core.scala 389:15]
    ex_reg_eew <= id_reg_eew @[Core.scala 390:14]
    ex_reg_lsuType <= id_reg_lsuType @[Core.scala 391:18]
    ex_reg_read_data1 <= id_reg_rd1 @[Core.scala 392:21]
    ex_reg_vs3 <= Execute.io.vs3_data_o @[Core.scala 393:14]
    ex_reg_v_ins <= id_reg_ctl_v_ins @[Core.scala 394:16]
    reg addrcount : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 399:24]
    wire data : SInt<32>
    data <= asSInt(UInt<32>("h00"))
    wire _WIRE : UInt<32>
    _WIRE <= UInt<32>("h00")
    MEM.io.v_addr <= UInt<1>("h00") @[Core.scala 408:15]
    MEM.io.v_writeData <= UInt<1>("h00") @[Core.scala 409:20]
    reg vlcount : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 410:22]
    node _T_87 = asUInt(ex_reg_vl) @[Core.scala 413:29]
    node _T_88 = neq(vlcount, _T_87) @[Core.scala 413:15]
    node _T_89 = bits(ex_reg_ins, 6, 0) @[Core.scala 413:49]
    node _T_90 = eq(_T_89, UInt<6>("h027")) @[Core.scala 413:55]
    node _T_91 = and(_T_88, _T_90) @[Core.scala 413:36]
    when _T_91 : @[Core.scala 413:72]
      node _T_92 = bits(Execute.io.vs3_data_o, 31, 0) @[Core.scala 416:66]
      node _T_93 = asSInt(_T_92) @[Core.scala 416:82]
      node _T_94 = bits(Execute.io.vs3_data_o, 63, 32) @[Core.scala 416:66]
      node _T_95 = asSInt(_T_94) @[Core.scala 416:82]
      node _T_96 = bits(Execute.io.vs3_data_o, 95, 64) @[Core.scala 416:66]
      node _T_97 = asSInt(_T_96) @[Core.scala 416:82]
      node _T_98 = bits(Execute.io.vs3_data_o, 127, 96) @[Core.scala 416:66]
      node _T_99 = asSInt(_T_98) @[Core.scala 416:82]
      wire _WIRE_1 : SInt<32>[4] @[Core.scala 416:31]
      _WIRE_1[0] <= _T_93 @[Core.scala 416:31]
      _WIRE_1[1] <= _T_95 @[Core.scala 416:31]
      _WIRE_1[2] <= _T_97 @[Core.scala 416:31]
      _WIRE_1[3] <= _T_99 @[Core.scala 416:31]
      node _T_100 = eq(ex_reg_lsuType, UInt<1>("h01")) @[Core.scala 424:23]
      when _T_100 : @[Core.scala 424:33]
        node _T_101 = asUInt(_WIRE_1[0]) @[Core.scala 428:50]
        MEM.io.v_writeData <= _T_101 @[Core.scala 428:24]
        node _T_102 = add(ex_reg_read_data1, addrcount) @[Core.scala 430:40]
        node _T_103 = tail(_T_102, 1) @[Core.scala 430:40]
        MEM.io.v_addr <= _T_103 @[Core.scala 430:19]
        node _T_104 = add(addrcount, UInt<3>("h04")) @[Core.scala 431:28]
        node _T_105 = tail(_T_104, 1) @[Core.scala 431:28]
        addrcount <= _T_105 @[Core.scala 431:15]
        node _T_106 = asUInt(_WIRE_1[1]) @[Core.scala 428:50]
        MEM.io.v_writeData <= _T_106 @[Core.scala 428:24]
        node _T_107 = add(ex_reg_read_data1, addrcount) @[Core.scala 430:40]
        node _T_108 = tail(_T_107, 1) @[Core.scala 430:40]
        MEM.io.v_addr <= _T_108 @[Core.scala 430:19]
        node _T_109 = add(addrcount, UInt<3>("h04")) @[Core.scala 431:28]
        node _T_110 = tail(_T_109, 1) @[Core.scala 431:28]
        addrcount <= _T_110 @[Core.scala 431:15]
        node _T_111 = asUInt(_WIRE_1[2]) @[Core.scala 428:50]
        MEM.io.v_writeData <= _T_111 @[Core.scala 428:24]
        node _T_112 = add(ex_reg_read_data1, addrcount) @[Core.scala 430:40]
        node _T_113 = tail(_T_112, 1) @[Core.scala 430:40]
        MEM.io.v_addr <= _T_113 @[Core.scala 430:19]
        node _T_114 = add(addrcount, UInt<3>("h04")) @[Core.scala 431:28]
        node _T_115 = tail(_T_114, 1) @[Core.scala 431:28]
        addrcount <= _T_115 @[Core.scala 431:15]
        node _T_116 = asUInt(_WIRE_1[3]) @[Core.scala 428:50]
        MEM.io.v_writeData <= _T_116 @[Core.scala 428:24]
        node _T_117 = add(ex_reg_read_data1, addrcount) @[Core.scala 430:40]
        node _T_118 = tail(_T_117, 1) @[Core.scala 430:40]
        MEM.io.v_addr <= _T_118 @[Core.scala 430:19]
        node _T_119 = add(addrcount, UInt<3>("h04")) @[Core.scala 431:28]
        node _T_120 = tail(_T_119, 1) @[Core.scala 431:28]
        addrcount <= _T_120 @[Core.scala 431:15]
        skip @[Core.scala 424:33]
      node _T_121 = eq(ex_reg_eew, UInt<4>("h08")) @[Core.scala 444:19]
      node _T_122 = add(vlcount, UInt<3>("h04")) @[Core.scala 444:39]
      node _T_123 = tail(_T_122, 1) @[Core.scala 444:39]
      node _T_124 = eq(ex_reg_eew, UInt<5>("h010")) @[Core.scala 445:19]
      node _T_125 = add(vlcount, UInt<2>("h02")) @[Core.scala 445:40]
      node _T_126 = tail(_T_125, 1) @[Core.scala 445:40]
      node _T_127 = eq(ex_reg_eew, UInt<6>("h020")) @[Core.scala 446:19]
      node _T_128 = add(vlcount, UInt<1>("h01")) @[Core.scala 446:40]
      node _T_129 = tail(_T_128, 1) @[Core.scala 446:40]
      node _T_130 = eq(ex_reg_eew, UInt<7>("h040")) @[Core.scala 447:19]
      node _T_131 = add(vlcount, UInt<1>("h00")) @[Core.scala 447:40]
      node _T_132 = tail(_T_131, 1) @[Core.scala 447:40]
      node _T_133 = mux(_T_130, _T_132, UInt<1>("h00")) @[Mux.scala 98:16]
      node _T_134 = mux(_T_127, _T_129, _T_133) @[Mux.scala 98:16]
      node _T_135 = mux(_T_124, _T_126, _T_134) @[Mux.scala 98:16]
      node _T_136 = mux(_T_121, _T_123, _T_135) @[Mux.scala 98:16]
      vlcount <= _T_136 @[Core.scala 441:11]
      skip @[Core.scala 413:72]
    else : @[Core.scala 453:12]
      MEM.io.v_addr <= UInt<1>("h00") @[Core.scala 455:17]
      skip @[Core.scala 453:12]
    Execute.io.vec_mem_res <= ex_reg_vec_alu_res @[Core.scala 464:18]
    mem_reg_vec_alu_out <= ex_reg_vec_alu_res @[Core.scala 465:23]
    mem_reg_vset <= ex_reg_vset @[Core.scala 466:16]
    mem_reg_vec_vl <= ex_reg_vl @[Core.scala 467:18]
    mem_reg_vtype <= ex_reg_vtype @[Core.scala 468:17]
    mem_reg_vec_rd_out <= ex_reg_rd_out @[Core.scala 469:22]
    mem_reg_vec_avl_o <= ex_reg_avl_o @[Core.scala 470:21]
    mem_reg_vec_valmax_o <= ex_reg_valmax_o @[Core.scala 471:24]
    mem_reg_vec_reg_write <= ex_reg_reg_write @[Core.scala 472:25]
    mem_reg_vec_vd_addr <= ex_reg_vd_addr @[Core.scala 473:23]
    mem_reg_lmul_v <= ex_reg_lmul_v @[Core.scala 474:18]
    Execute.io.vec_wb_res <= mem_reg_vec_alu_out @[Core.scala 481:17]
    IDecode.io.wb_RegWrite <= mem_reg_vec_reg_write @[Core.scala 482:18]
    IDecode.io.wb_addr <= mem_reg_vec_vd_addr @[Core.scala 483:14]
    IDecode.io.id_lmul_count <= mem_reg_lmul_v @[Core.scala 484:20]
    IDecode.io.write_data <= mem_reg_vec_alu_out @[Core.scala 485:17]
    IDecode.io.ctl_vset <= mem_reg_vset @[Core.scala 486:15]
    IDecode.io.vl <= mem_reg_vec_vl @[Core.scala 487:9]
    IDecode.io.vtypei <= mem_reg_vtype @[Core.scala 488:13]
    inst Realigner of Realigner @[Core.scala 496:20]
    Realigner.clock <= clock
    Realigner.reset <= reset
    node _T_137 = asUInt(pc.io.in) @[Core.scala 498:44]
    Realigner.io.ral_address_i <= _T_137 @[Core.scala 498:26]
    Realigner.io.ral_instruction_i <= InstructionFetch.io.instruction @[Core.scala 499:26]
    Realigner.io.ral_jmp <= IDecode.io.pcSrc @[Core.scala 500:26]
    InstructionFetch.io.address <= Realigner.io.ral_address_o @[Core.scala 502:26]
    ral_halt_o <= Realigner.io.ral_halt_o @[Core.scala 505:26]
    inst CompressedDecoder of CompressedDecoder @[Core.scala 510:20]
    CompressedDecoder.clock <= clock
    CompressedDecoder.reset <= reset
    CompressedDecoder.io.instruction_i <= Realigner.io.ral_instruction_o @[Core.scala 512:22]
    instruction <= CompressedDecoder.io.instruction_o @[Core.scala 513:18]
    is_comp <= CompressedDecoder.io.is_comp @[Core.scala 515:13]
    node func3 = bits(instruction, 14, 12) @[Core.scala 525:26]
    wire func7 : UInt<6> @[Core.scala 526:19]
    node _T_138 = bits(instruction, 6, 0) @[Core.scala 527:19]
    node _T_139 = eq(_T_138, UInt<6>("h033")) @[Core.scala 527:25]
    when _T_139 : @[Core.scala 527:42]
      node _T_140 = bits(instruction, 31, 25) @[Core.scala 528:25]
      func7 <= _T_140 @[Core.scala 528:11]
      skip @[Core.scala 527:42]
    else : @[Core.scala 529:14]
      func7 <= UInt<1>("h00") @[Core.scala 530:11]
      skip @[Core.scala 529:14]
    node _T_141 = eq(func7, UInt<1>("h01")) @[Core.scala 533:24]
    node _T_142 = eq(func3, UInt<3>("h04")) @[Core.scala 533:42]
    node _T_143 = eq(func3, UInt<3>("h05")) @[Core.scala 533:59]
    node _T_144 = or(_T_142, _T_143) @[Core.scala 533:50]
    node _T_145 = eq(func3, UInt<3>("h06")) @[Core.scala 533:76]
    node _T_146 = or(_T_144, _T_145) @[Core.scala 533:67]
    node _T_147 = eq(func3, UInt<3>("h07")) @[Core.scala 533:93]
    node _T_148 = or(_T_146, _T_147) @[Core.scala 533:84]
    node IF_stall = and(_T_141, _T_148) @[Core.scala 533:32]
    node _T_149 = or(io.stall, Execute.io.stall) @[Core.scala 535:24]
    node _T_150 = or(_T_149, IDecode.io.stall) @[Core.scala 535:36]
    node _T_151 = or(_T_150, IF_stall) @[Core.scala 535:48]
    InstructionFetch.io.stall <= _T_151 @[Core.scala 535:12]
    node _T_152 = or(Execute.io.stall, IDecode.io.stall) @[Core.scala 538:33]
    node _T_153 = or(_T_152, IF_stall) @[Core.scala 538:45]
    node _T_154 = not(io.imemReq.valid) @[Core.scala 538:60]
    node _T_155 = or(_T_153, _T_154) @[Core.scala 538:57]
    node _T_156 = or(_T_155, ral_halt_o) @[Core.scala 538:79]
    node _T_157 = eq(UInt<1>("h00"), UInt<1>("h01")) @[Core.scala 538:108]
    node _T_158 = or(_T_156, _T_157) @[Core.scala 538:93]
    node _T_159 = mux(_T_158, UInt<1>("h01"), UInt<1>("h00")) @[Core.scala 538:20]
    pc.io.halt <= _T_159 @[Core.scala 538:14]
    node _T_160 = eq(next_pc_selector, UInt<1>("h01")) @[Core.scala 540:33]
    node _T_161 = asSInt(IDecode.io.pcPlusOffset) @[Core.scala 540:108]
    node _T_162 = mux(is_comp, pc.io.pc2, pc.io.pc4) @[Core.scala 540:115]
    node _T_163 = mux(IDecode.io.pcSrc, _T_161, _T_162) @[Core.scala 540:75]
    node _T_164 = mux(IDecode.io.hdu_pcWrite, _T_163, pc.io.out) @[Core.scala 540:55]
    node npc = mux(_T_160, pc.io.out, _T_164) @[Core.scala 540:16]
    pc.io.in <= npc @[Core.scala 541:12]
    when IDecode.io.hdu_if_reg_write : @[Core.scala 543:29]
      node _T_165 = asUInt(pc.io.out) @[Core.scala 544:34]
      if_reg_pc <= _T_165 @[Core.scala 544:15]
      if_reg_ins <= instruction @[Core.scala 545:16]
      skip @[Core.scala 543:29]
    when IDecode.io.ifid_flush : @[Core.scala 547:23]
      if_reg_ins <= UInt<1>("h00") @[Core.scala 548:16]
      skip @[Core.scala 547:23]
    id_reg_rd1 <= IDecode.io.readData1 @[Core.scala 556:14]
    id_reg_rd2 <= IDecode.io.readData2 @[Core.scala 557:14]
    id_reg_imm <= IDecode.io.immediate @[Core.scala 558:14]
    id_reg_wra <= IDecode.io.writeRegAddress @[Core.scala 559:14]
    id_reg_f3 <= IDecode.io.func3 @[Core.scala 560:13]
    id_reg_f6 <= IDecode.io.func6 @[Core.scala 561:13]
    id_reg_f7 <= IDecode.io.func7 @[Core.scala 562:13]
    id_reg_ins <= if_reg_ins @[Core.scala 563:14]
    id_reg_pc <= if_reg_pc @[Core.scala 564:13]
    id_reg_ctl_aluSrc <= IDecode.io.ctl_aluSrc @[Core.scala 565:21]
    id_reg_ctl_memToReg <= IDecode.io.ctl_memToReg @[Core.scala 566:23]
    node _T_166 = or(IDecode.io.ctl_regWrite, IDecode.io.ctl_v_RegWrite) @[Core.scala 567:42]
    id_reg_ctl_regWrite <= _T_166 @[Core.scala 567:23]
    id_reg_ctl_memRead <= IDecode.io.ctl_memRead @[Core.scala 568:22]
    id_reg_ctl_memWrite <= IDecode.io.ctl_memWrite @[Core.scala 569:23]
    id_reg_ctl_branch <= IDecode.io.ctl_branch @[Core.scala 570:21]
    id_reg_ctl_aluOp <= IDecode.io.ctl_aluOp @[Core.scala 571:20]
    id_reg_ctl_jump <= IDecode.io.ctl_jump @[Core.scala 572:19]
    id_reg_ctl_aluSrc1 <= IDecode.io.ctl_aluSrc1 @[Core.scala 573:22]
    id_reg_is_csr <= IDecode.io.is_csr @[Core.scala 574:17]
    id_reg_csr_data <= IDecode.io.csr_o_data @[Core.scala 575:19]
    IDecode.io.id_instruction <= if_reg_ins @[Core.scala 579:21]
    IDecode.io.pcAddress <= if_reg_pc @[Core.scala 580:16]
    IDecode.io.dmem_resp_valid <= io.dmemRsp.valid @[Core.scala 581:22]
    IDecode.io.ex_ins <= id_reg_ins @[Core.scala 584:13]
    IDecode.io.ex_mem_ins <= ex_reg_ins @[Core.scala 585:17]
    IDecode.io.mem_wb_ins <= mem_reg_ins @[Core.scala 586:17]
    IDecode.io.ex_mem_result <= ex_reg_result @[Core.scala 587:20]
    IDecode.io.csr_i_misa is invalid @[Core.scala 589:20]
    IDecode.io.csr_i_mhartid is invalid @[Core.scala 590:20]
    IDecode.io.id_ex_regWr <= id_reg_ctl_regWrite @[Core.scala 591:18]
    IDecode.io.ex_mem_regWr <= ex_reg_ctl_regWrite @[Core.scala 592:19]
    Execute.io.immediate <= id_reg_imm @[Core.scala 602:16]
    Execute.io.readData1 <= id_reg_rd1 @[Core.scala 603:16]
    Execute.io.readData2 <= id_reg_rd2 @[Core.scala 604:16]
    Execute.io.pcAddress <= id_reg_pc @[Core.scala 605:16]
    Execute.io.func3 <= id_reg_f3 @[Core.scala 606:12]
    Execute.io.func7 <= id_reg_f7 @[Core.scala 607:12]
    Execute.io.ctl_aluSrc <= id_reg_ctl_aluSrc @[Core.scala 608:17]
    Execute.io.ctl_aluOp <= id_reg_ctl_aluOp @[Core.scala 609:16]
    Execute.io.ctl_aluSrc1 <= id_reg_ctl_aluSrc1 @[Core.scala 610:18]
    ex_reg_pc <= id_reg_pc @[Core.scala 613:13]
    ex_reg_wra <= id_reg_wra @[Core.scala 614:14]
    ex_reg_ins <= id_reg_ins @[Core.scala 615:14]
    ex_reg_ctl_memToReg <= id_reg_ctl_memToReg @[Core.scala 616:23]
    ex_reg_ctl_regWrite <= id_reg_ctl_regWrite @[Core.scala 617:23]
    ex_reg_is_csr <= id_reg_is_csr @[Core.scala 618:17]
    ex_reg_csr_data <= id_reg_csr_data @[Core.scala 619:19]
    IDecode.io.id_ex_mem_read <= id_reg_ctl_memRead @[Core.scala 621:21]
    IDecode.io.ex_mem_mem_read <= ex_reg_ctl_memRead @[Core.scala 622:22]
    Execute.io.id_ex_ins <= id_reg_ins @[Core.scala 623:16]
    Execute.io.ex_mem_ins <= ex_reg_ins @[Core.scala 624:17]
    Execute.io.mem_wb_ins <= mem_reg_ins @[Core.scala 625:17]
    node _T_167 = bits(id_reg_ins, 11, 7) @[Core.scala 626:28]
    IDecode.io.id_ex_rd <= _T_167 @[Core.scala 626:15]
    node _T_168 = bits(id_reg_ins, 6, 0) @[Core.scala 627:36]
    node _T_169 = eq(_T_168, UInt<7>("h063")) @[Core.scala 627:42]
    node _T_170 = mux(_T_169, UInt<1>("h01"), UInt<1>("h00")) @[Core.scala 627:25]
    IDecode.io.id_ex_branch <= _T_170 @[Core.scala 627:19]
    node _T_171 = bits(ex_reg_ins, 11, 7) @[Core.scala 628:29]
    IDecode.io.ex_mem_rd <= _T_171 @[Core.scala 628:16]
    IDecode.io.ex_result <= Execute.io.ALUresult @[Core.scala 629:16]
    IDecode.io.csr_Ex <= id_reg_is_csr @[Core.scala 630:13]
    IDecode.io.csr_Ex_data <= id_reg_csr_data @[Core.scala 631:18]
    when Execute.io.stall : @[Core.scala 636:17]
      id_reg_wra <= id_reg_wra @[Core.scala 637:16]
      id_reg_ctl_regWrite <= id_reg_ctl_regWrite @[Core.scala 638:25]
      skip @[Core.scala 636:17]
    io.dmemReq.bits.isWrite <= MEM.io.dccmReq.bits.isWrite @[Core.scala 646:14]
    io.dmemReq.bits.activeByteLane <= MEM.io.dccmReq.bits.activeByteLane @[Core.scala 646:14]
    io.dmemReq.bits.dataRequest <= MEM.io.dccmReq.bits.dataRequest @[Core.scala 646:14]
    io.dmemReq.bits.addrRequest <= MEM.io.dccmReq.bits.addrRequest @[Core.scala 646:14]
    io.dmemReq.valid <= MEM.io.dccmReq.valid @[Core.scala 646:14]
    MEM.io.dccmReq.ready <= io.dmemReq.ready @[Core.scala 646:14]
    MEM.io.dccmRsp.bits.dataResponse <= io.dmemRsp.bits.dataResponse @[Core.scala 647:18]
    MEM.io.dccmRsp.valid <= io.dmemRsp.valid @[Core.scala 647:18]
    io.dmemRsp.ready <= MEM.io.dccmRsp.ready @[Core.scala 647:18]
    mem_reg_rd <= MEM.io.readData @[Core.scala 649:16]
    mem_reg_result <= ex_reg_result @[Core.scala 650:20]
    mem_reg_ctl_regWrite <= ex_reg_ctl_regWrite @[Core.scala 652:26]
    mem_reg_ins <= ex_reg_ins @[Core.scala 653:17]
    mem_reg_pc <= ex_reg_pc @[Core.scala 654:16]
    mem_reg_wra <= ex_reg_wra @[Core.scala 655:17]
    ex_reg_ctl_memRead <= id_reg_ctl_memRead @[Core.scala 656:24]
    ex_reg_ctl_memWrite <= id_reg_ctl_memWrite @[Core.scala 657:25]
    ex_reg_wd <= Execute.io.writeData @[Core.scala 658:15]
    ex_reg_result <= Execute.io.ALUresult @[Core.scala 659:19]
    node _T_172 = eq(UInt<1>("h00"), UInt<1>("h01")) @[Core.scala 662:30]
    node _T_173 = eq(next_pc_selector, UInt<1>("h01")) @[Core.scala 662:57]
    node _T_174 = or(_T_172, _T_173) @[Core.scala 662:37]
    node _T_175 = asSInt(IDecode.io.pcPlusOffset) @[Core.scala 662:133]
    node _T_176 = mux(is_comp, pc.io.pc2, pc.io.pc4) @[Core.scala 662:140]
    node _T_177 = mux(IDecode.io.pcSrc, _T_175, _T_176) @[Core.scala 662:100]
    node _T_178 = mux(IDecode.io.hdu_pcWrite, _T_177, pc.io.out) @[Core.scala 662:80]
    node npc2 = mux(_T_174, pc.io.out, _T_178) @[Core.scala 662:17]
    pc.io.in <= npc2 @[Core.scala 663:12]
    mem_reg_wra <= ex_reg_wra @[Core.scala 664:15]
    mem_reg_ctl_memToReg <= ex_reg_ctl_memToReg @[Core.scala 665:24]
    mem_reg_is_csr <= ex_reg_is_csr @[Core.scala 666:18]
    mem_reg_csr_data <= ex_reg_csr_data @[Core.scala 667:20]
    Execute.io.ex_mem_regWrite <= ex_reg_ctl_regWrite @[Core.scala 668:22]
    MEM.io.v_ins <= ex_reg_v_ins @[Core.scala 669:15]
    MEM.io.aluResultIn <= ex_reg_result @[Core.scala 670:22]
    MEM.io.writeData <= ex_reg_wd @[Core.scala 671:20]
    node _T_179 = mux(ex_reg_v_ins, ex_reg_ctl_v_memRead, ex_reg_ctl_memRead) @[Core.scala 672:27]
    MEM.io.readEnable <= _T_179 @[Core.scala 672:21]
    node _T_180 = mux(ex_reg_v_ins, ex_reg_ctl_v_MemWrite, ex_reg_ctl_memWrite) @[Core.scala 673:28]
    MEM.io.writeEnable <= _T_180 @[Core.scala 673:22]
    node _T_181 = bits(ex_reg_ins, 14, 12) @[Core.scala 674:26]
    MEM.io.f3 <= _T_181 @[Core.scala 674:13]
    Execute.io.mem_result <= ex_reg_result @[Core.scala 675:17]
    IDecode.io.csr_Mem <= ex_reg_is_csr @[Core.scala 676:14]
    IDecode.io.csr_Mem_data <= ex_reg_csr_data @[Core.scala 677:19]
    wire wb_data : UInt<32> @[Core.scala 684:21]
    wire wb_addr : UInt<5> @[Core.scala 685:21]
    node _T_182 = eq(mem_reg_ctl_memToReg, UInt<1>("h01")) @[Core.scala 687:29]
    when _T_182 : @[Core.scala 687:38]
      wb_data <= MEM.io.readData @[Core.scala 688:13]
      wb_addr <= mem_reg_wra @[Core.scala 689:13]
      skip @[Core.scala 687:38]
    else : @[Core.scala 690:44]
      node _T_183 = eq(mem_reg_ctl_memToReg, UInt<2>("h02")) @[Core.scala 690:35]
      when _T_183 : @[Core.scala 690:44]
        node _T_184 = add(mem_reg_pc, UInt<3>("h04")) @[Core.scala 691:28]
        node _T_185 = tail(_T_184, 1) @[Core.scala 691:28]
        wb_data <= _T_185 @[Core.scala 691:15]
        wb_addr <= mem_reg_wra @[Core.scala 692:15]
        skip @[Core.scala 690:44]
      else : @[Core.scala 694:16]
        wb_data <= mem_reg_result @[Core.scala 695:15]
        wb_addr <= mem_reg_wra @[Core.scala 696:15]
        skip @[Core.scala 694:16]
    IDecode.io.mem_wb_result <= wb_data @[Core.scala 699:20]
    IDecode.io.writeData <= wb_data @[Core.scala 700:16]
    Execute.io.wb_result <= wb_data @[Core.scala 701:16]
    Execute.io.mem_wb_regWrite <= mem_reg_ctl_regWrite @[Core.scala 702:22]
    IDecode.io.writeReg <= wb_addr @[Core.scala 703:15]
    IDecode.io.ctl_writeEnable <= mem_reg_ctl_regWrite @[Core.scala 704:22]
    IDecode.io.csr_Wb <= mem_reg_is_csr @[Core.scala 705:13]
    IDecode.io.csr_Wb_data <= mem_reg_csr_data @[Core.scala 706:18]
    IDecode.io.dmem_data <= io.dmemRsp.bits.dataResponse @[Core.scala 707:16]
    io.pin <= wb_data @[Core.scala 708:10]
    node _T_186 = asUInt(IDecode.io.vs3_data) @[Core.scala 709:26]
    io.Vpin <= _T_186 @[Core.scala 709:11]
    reg REG : UInt<32>[4], clock @[Core.scala 715:23]
    reg REG_1 : UInt<5>[3], clock @[Core.scala 716:53]
    reg REG_2 : UInt<5>[3], clock @[Core.scala 716:53]
    reg REG_3 : SInt<32>[2], clock @[Core.scala 717:53]
    reg REG_4 : SInt<32>[2], clock @[Core.scala 717:53]
    reg REG_5 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Core.scala 718:31]
    reg REG_6 : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Core.scala 719:32]
    reg REG_7 : UInt<1>[4], clock @[Core.scala 720:25]
    REG_1[1] <= REG_1[0] @[Core.scala 724:31]
    REG_1[2] <= REG_1[1] @[Core.scala 724:31]
    REG_1[0] <= IDecode.io.rs_addr[0] @[Core.scala 726:25]
    io.rvfiRegAddr[1] <= REG_1[2] @[Core.scala 727:33]
    REG_3[1] <= REG_3[0] @[Core.scala 729:25]
    io.rvfiSInt[1] <= REG_3[1] @[Core.scala 730:30]
    REG_2[1] <= REG_2[0] @[Core.scala 724:31]
    REG_2[2] <= REG_2[1] @[Core.scala 724:31]
    REG_2[0] <= IDecode.io.rs_addr[1] @[Core.scala 726:25]
    io.rvfiRegAddr[2] <= REG_2[2] @[Core.scala 727:33]
    REG_4[1] <= REG_4[0] @[Core.scala 729:25]
    io.rvfiSInt[2] <= REG_4[1] @[Core.scala 730:30]
    REG[1] <= REG[0] @[Core.scala 733:23]
    REG_7[1] <= REG_7[0] @[Core.scala 734:25]
    REG[2] <= REG[1] @[Core.scala 733:23]
    REG_7[2] <= REG_7[1] @[Core.scala 734:25]
    REG[3] <= REG[2] @[Core.scala 733:23]
    REG_7[3] <= REG_7[2] @[Core.scala 734:25]
    node _T_187 = asUInt(npc) @[Core.scala 739:25]
    node _T_188 = asSInt(id_reg_rd1) @[Core.scala 741:38]
    node _T_189 = asSInt(id_reg_rd2) @[Core.scala 742:38]
    node _T_190 = asSInt(ex_reg_wd) @[Core.scala 743:33]
    node _T_191 = asSInt(wb_data) @[Core.scala 755:36]
    node _T_192 = asSInt(MEM.io.readData) @[Core.scala 756:44]
    REG[0] <= _T_187 @[Core.scala 761:19]
    REG_5 <= ex_reg_result @[Core.scala 761:19]
    REG_3[0] <= _T_188 @[Core.scala 761:19]
    REG_4[0] <= _T_189 @[Core.scala 761:19]
    REG_6 <= _T_190 @[Core.scala 761:19]
    REG_7[0] <= IDecode.io.hdu_if_reg_write @[Core.scala 761:19]
    io.rvfiUInt[0] <= mem_reg_pc @[Core.scala 761:19]
    io.rvfiUInt[1] <= REG[3] @[Core.scala 761:19]
    io.rvfiUInt[2] <= mem_reg_ins @[Core.scala 761:19]
    io.rvfiUInt[3] <= REG_5 @[Core.scala 761:19]
    io.rvfiMode <= UInt<2>("h03") @[Core.scala 761:19]
    io.rvfiRegAddr[0] <= wb_addr @[Core.scala 761:19]
    io.rvfiSInt[0] <= _T_191 @[Core.scala 761:19]
    io.rvfiSInt[3] <= _T_192 @[Core.scala 761:19]
    io.rvfiSInt[4] <= REG_6 @[Core.scala 761:19]
    io.rvfiBool[0] <= REG_7[3] @[Core.scala 761:19]
    
  extmodule sram_top : 
    input clk_i : UInt<1>
    input rst_i : UInt<1>
    input csb_i : UInt<1>
    input we_i : UInt<1>
    input wmask_i : UInt<4>
    input addr_i : UInt<13>
    input wdata_i : UInt<32>
    output rdata_o : UInt<32>
    
    defname = sram_top
    parameter IFILE_IN = ""
    
  module SRamTop : 
    input clock : Clock
    input reset : Reset
    output io : {flip req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, rsp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>}}}
    
    reg validReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[SRamTop.scala 14:27]
    io.rsp.valid <= validReg @[SRamTop.scala 15:18]
    io.req.ready <= UInt<1>("h01") @[SRamTop.scala 16:18]
    wire rdata : UInt<32> @[SRamTop.scala 18:21]
    inst sram of sram_top @[SRamTop.scala 21:22]
    sram.rdata_o is invalid
    sram.wdata_i is invalid
    sram.addr_i is invalid
    sram.wmask_i is invalid
    sram.we_i is invalid
    sram.csb_i is invalid
    sram.rst_i is invalid
    sram.clk_i is invalid
    node _T = asUInt(clock) @[SRamTop.scala 23:36]
    node _T_1 = bits(_T, 0, 0) @[SRamTop.scala 23:38]
    wire clk : UInt<1>
    clk <= _T_1
    wire rst : UInt<1> @[SRamTop.scala 24:19]
    node _T_2 = asUInt(reset) @[SRamTop.scala 25:24]
    rst <= _T_2 @[SRamTop.scala 25:9]
    sram.clk_i <= clk @[SRamTop.scala 27:19]
    sram.rst_i <= rst @[SRamTop.scala 28:19]
    sram.csb_i <= UInt<1>("h01") @[SRamTop.scala 29:19]
    sram.we_i is invalid @[SRamTop.scala 30:18]
    sram.wmask_i is invalid @[SRamTop.scala 31:21]
    sram.addr_i is invalid @[SRamTop.scala 32:20]
    sram.wdata_i is invalid @[SRamTop.scala 33:21]
    node _T_3 = eq(io.req.bits.isWrite, UInt<1>("h00")) @[SRamTop.scala 40:30]
    node _T_4 = and(io.req.valid, _T_3) @[SRamTop.scala 40:27]
    when _T_4 : @[SRamTop.scala 40:52]
      validReg <= UInt<1>("h01") @[SRamTop.scala 43:22]
      sram.csb_i <= UInt<1>("h00") @[SRamTop.scala 44:27]
      sram.we_i <= UInt<1>("h01") @[SRamTop.scala 45:26]
      sram.addr_i <= io.req.bits.addrRequest @[SRamTop.scala 46:28]
      rdata <= sram.rdata_o @[SRamTop.scala 48:19]
      skip @[SRamTop.scala 40:52]
    else : @[SRamTop.scala 49:58]
      node _T_5 = and(io.req.valid, io.req.bits.isWrite) @[SRamTop.scala 49:34]
      when _T_5 : @[SRamTop.scala 49:58]
        sram.csb_i <= UInt<1>("h00") @[SRamTop.scala 54:27]
        sram.we_i <= UInt<1>("h00") @[SRamTop.scala 55:26]
        sram.wmask_i <= io.req.bits.activeByteLane @[SRamTop.scala 56:29]
        sram.addr_i <= io.req.bits.addrRequest @[SRamTop.scala 57:28]
        sram.wdata_i <= io.req.bits.dataRequest @[SRamTop.scala 58:29]
        validReg <= UInt<1>("h01") @[SRamTop.scala 59:22]
        rdata is invalid @[SRamTop.scala 60:19]
        skip @[SRamTop.scala 49:58]
      else : @[SRamTop.scala 61:22]
        validReg <= UInt<1>("h00") @[SRamTop.scala 62:22]
        rdata is invalid @[SRamTop.scala 64:19]
        skip @[SRamTop.scala 61:22]
    io.rsp.bits.dataResponse <= sram.rdata_o @[SRamTop.scala 67:30]
    
  extmodule sram_top_1 : 
    input clk_i : UInt<1>
    input rst_i : UInt<1>
    input csb_i : UInt<1>
    input we_i : UInt<1>
    input wmask_i : UInt<4>
    input addr_i : UInt<13>
    input wdata_i : UInt<32>
    output rdata_o : UInt<32>
    
    defname = sram_top
    parameter IFILE_IN = "/home/maira/vaquita/asm.txt"
    
  module SRamTop_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, rsp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>}}}
    
    reg validReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[SRamTop.scala 14:27]
    io.rsp.valid <= validReg @[SRamTop.scala 15:18]
    io.req.ready <= UInt<1>("h01") @[SRamTop.scala 16:18]
    wire rdata : UInt<32> @[SRamTop.scala 18:21]
    inst sram of sram_top_1 @[SRamTop.scala 21:22]
    sram.rdata_o is invalid
    sram.wdata_i is invalid
    sram.addr_i is invalid
    sram.wmask_i is invalid
    sram.we_i is invalid
    sram.csb_i is invalid
    sram.rst_i is invalid
    sram.clk_i is invalid
    node _T = asUInt(clock) @[SRamTop.scala 23:36]
    node _T_1 = bits(_T, 0, 0) @[SRamTop.scala 23:38]
    wire clk : UInt<1>
    clk <= _T_1
    wire rst : UInt<1> @[SRamTop.scala 24:19]
    node _T_2 = asUInt(reset) @[SRamTop.scala 25:24]
    rst <= _T_2 @[SRamTop.scala 25:9]
    sram.clk_i <= clk @[SRamTop.scala 27:19]
    sram.rst_i <= rst @[SRamTop.scala 28:19]
    sram.csb_i <= UInt<1>("h01") @[SRamTop.scala 29:19]
    sram.we_i is invalid @[SRamTop.scala 30:18]
    sram.wmask_i is invalid @[SRamTop.scala 31:21]
    sram.addr_i is invalid @[SRamTop.scala 32:20]
    sram.wdata_i is invalid @[SRamTop.scala 33:21]
    node _T_3 = eq(io.req.bits.isWrite, UInt<1>("h00")) @[SRamTop.scala 40:30]
    node _T_4 = and(io.req.valid, _T_3) @[SRamTop.scala 40:27]
    when _T_4 : @[SRamTop.scala 40:52]
      validReg <= UInt<1>("h01") @[SRamTop.scala 43:22]
      sram.csb_i <= UInt<1>("h00") @[SRamTop.scala 44:27]
      sram.we_i <= UInt<1>("h01") @[SRamTop.scala 45:26]
      sram.addr_i <= io.req.bits.addrRequest @[SRamTop.scala 46:28]
      rdata <= sram.rdata_o @[SRamTop.scala 48:19]
      skip @[SRamTop.scala 40:52]
    else : @[SRamTop.scala 49:58]
      node _T_5 = and(io.req.valid, io.req.bits.isWrite) @[SRamTop.scala 49:34]
      when _T_5 : @[SRamTop.scala 49:58]
        sram.csb_i <= UInt<1>("h00") @[SRamTop.scala 54:27]
        sram.we_i <= UInt<1>("h00") @[SRamTop.scala 55:26]
        sram.wmask_i <= io.req.bits.activeByteLane @[SRamTop.scala 56:29]
        sram.addr_i <= io.req.bits.addrRequest @[SRamTop.scala 57:28]
        sram.wdata_i <= io.req.bits.dataRequest @[SRamTop.scala 58:29]
        validReg <= UInt<1>("h01") @[SRamTop.scala 59:22]
        rdata is invalid @[SRamTop.scala 60:19]
        skip @[SRamTop.scala 49:58]
      else : @[SRamTop.scala 61:22]
        validReg <= UInt<1>("h00") @[SRamTop.scala 62:22]
        rdata is invalid @[SRamTop.scala 64:19]
        skip @[SRamTop.scala 61:22]
    io.rsp.bits.dataResponse <= sram.rdata_o @[SRamTop.scala 67:30]
    
  module Tracer : 
    input clock : Clock
    input reset : Reset
    output io : {flip rvfiUInt : UInt<32>[4], flip rvfiSInt : SInt<32>[5], flip rvfiBool : UInt<1>[1], flip rvfiRegAddr : UInt<5>[3], flip rvfiMode : UInt<2>}
    
    reg clkCycle : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Tracer.scala 18:31]
    node _T = add(clkCycle, UInt<1>("h01")) @[Tracer.scala 19:24]
    node _T_1 = tail(_T, 1) @[Tracer.scala 19:24]
    clkCycle <= _T_1 @[Tracer.scala 19:12]
    node _T_2 = neq(io.rvfiUInt[2], UInt<1>("h00")) @[Tracer.scala 44:50]
    node _T_3 = and(io.rvfiBool[0], _T_2) @[Tracer.scala 44:28]
    when _T_3 : @[Tracer.scala 44:60]
      node _T_4 = asUInt(reset) @[Tracer.scala 45:11]
      node _T_5 = eq(_T_4, UInt<1>("h00")) @[Tracer.scala 45:11]
      when _T_5 : @[Tracer.scala 45:11]
        printf(clock, UInt<1>(1), "ClkCycle: %d, pc_rdata: %x, pc_wdata: %x, insn: %x, mode: %d, rs1_addr: %d, rs1_rdata: %x, rs2_addr: %d, rs2_rdata: %x, rd_addr: %d, rd_wdata: %x, mem_addr: %x, mem_rdata: %x, mem_wdata: %x\n", clkCycle, io.rvfiUInt[0], io.rvfiUInt[1], io.rvfiUInt[2], io.rvfiMode, io.rvfiRegAddr[1], io.rvfiSInt[1], io.rvfiRegAddr[2], io.rvfiSInt[2], io.rvfiRegAddr[0], io.rvfiSInt[0], io.rvfiUInt[3], io.rvfiSInt[3], io.rvfiSInt[4]) @[Tracer.scala 45:11]
        skip @[Tracer.scala 45:11]
      skip @[Tracer.scala 44:60]
    
  module Top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {pin : UInt<32>, v_pin : UInt<128>, fcsr : UInt<32>}
    
    inst core of Core @[Top.scala 17:26]
    core.clock <= clock
    core.reset <= reset
    core.io.stall <= UInt<1>("h00") @[Top.scala 19:17]
    inst dmem of SRamTop @[Top.scala 21:20]
    dmem.clock <= clock
    dmem.reset <= reset
    inst imem of SRamTop_1 @[Top.scala 22:20]
    imem.clock <= clock
    imem.reset <= reset
    core.io.imemRsp.bits.dataResponse <= imem.io.rsp.bits.dataResponse @[Top.scala 25:19]
    core.io.imemRsp.valid <= imem.io.rsp.valid @[Top.scala 25:19]
    imem.io.rsp.ready <= core.io.imemRsp.ready @[Top.scala 25:19]
    imem.io.req.bits.isWrite <= core.io.imemReq.bits.isWrite @[Top.scala 26:15]
    imem.io.req.bits.activeByteLane <= core.io.imemReq.bits.activeByteLane @[Top.scala 26:15]
    imem.io.req.bits.dataRequest <= core.io.imemReq.bits.dataRequest @[Top.scala 26:15]
    imem.io.req.bits.addrRequest <= core.io.imemReq.bits.addrRequest @[Top.scala 26:15]
    imem.io.req.valid <= core.io.imemReq.valid @[Top.scala 26:15]
    core.io.imemReq.ready <= imem.io.req.ready @[Top.scala 26:15]
    core.io.dmemRsp.bits.dataResponse <= dmem.io.rsp.bits.dataResponse @[Top.scala 30:19]
    core.io.dmemRsp.valid <= dmem.io.rsp.valid @[Top.scala 30:19]
    dmem.io.rsp.ready <= core.io.dmemRsp.ready @[Top.scala 30:19]
    dmem.io.req.bits.isWrite <= core.io.dmemReq.bits.isWrite @[Top.scala 31:15]
    dmem.io.req.bits.activeByteLane <= core.io.dmemReq.bits.activeByteLane @[Top.scala 31:15]
    dmem.io.req.bits.dataRequest <= core.io.dmemReq.bits.dataRequest @[Top.scala 31:15]
    dmem.io.req.bits.addrRequest <= core.io.dmemReq.bits.addrRequest @[Top.scala 31:15]
    dmem.io.req.valid <= core.io.dmemReq.valid @[Top.scala 31:15]
    core.io.dmemReq.ready <= dmem.io.req.ready @[Top.scala 31:15]
    io.pin <= core.io.pin @[Top.scala 33:10]
    io.fcsr <= core.io.fcsr_o_data @[Top.scala 34:11]
    inst Tracer of Tracer @[Top.scala 37:24]
    Tracer.clock <= clock
    Tracer.reset <= reset
    Tracer.io.rvfiUInt[0] <= core.io.rvfiUInt[0] @[Top.scala 45:19]
    Tracer.io.rvfiUInt[1] <= core.io.rvfiUInt[1] @[Top.scala 45:19]
    Tracer.io.rvfiUInt[2] <= core.io.rvfiUInt[2] @[Top.scala 45:19]
    Tracer.io.rvfiUInt[3] <= core.io.rvfiUInt[3] @[Top.scala 45:19]
    Tracer.io.rvfiSInt[0] <= core.io.rvfiSInt[0] @[Top.scala 45:19]
    Tracer.io.rvfiSInt[1] <= core.io.rvfiSInt[1] @[Top.scala 45:19]
    Tracer.io.rvfiSInt[2] <= core.io.rvfiSInt[2] @[Top.scala 45:19]
    Tracer.io.rvfiSInt[3] <= core.io.rvfiSInt[3] @[Top.scala 45:19]
    Tracer.io.rvfiSInt[4] <= core.io.rvfiSInt[4] @[Top.scala 45:19]
    Tracer.io.rvfiBool[0] <= core.io.rvfiBool[0] @[Top.scala 45:19]
    Tracer.io.rvfiRegAddr[0] <= core.io.rvfiRegAddr[0] @[Top.scala 45:19]
    Tracer.io.rvfiRegAddr[1] <= core.io.rvfiRegAddr[1] @[Top.scala 45:19]
    Tracer.io.rvfiRegAddr[2] <= core.io.rvfiRegAddr[2] @[Top.scala 45:19]
    Tracer.io.rvfiMode <= core.io.rvfiMode @[Top.scala 47:24]
    io.v_pin <= core.io.Vpin @[Top.scala 49:12]
    
