'''
REQUIREMENTS:
    32-bit Logical Address
    24-bit Physical Address
    Page(Frame) Size: 4KB
    Page Replacement Algorithm: LRU
    Assuming that the page table is stored in a separated space 
        (not in the 24-bit Physical address space)
    Only the functional behavior is simulated. No latency 
        simulation is required.
'''
