RISV-v stimulus generator testbench: 
 
   *  Design will take in an instruction and just pipe it out as a bypass
   *  Two different instances of CPUs 
 
