##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1                    | Frequency: 37.10 MHz  | Target: 4.80 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 54.55 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_1_IntClock            | Frequency: 42.43 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          208333           181377      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  41666.7          23335       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  1.08333e+006     1059768     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
Enc_1(0)_PAD  35560         Clock_1:R         
Enc_2(0)_PAD  34530         Clock_1:R         
Enc_3(0)_PAD  35940         Clock_1:R         
Enc_4(0)_PAD  33698         Clock_1:R         
Enc_5(0)_PAD  37427         Clock_1:R         
Enc_6(0)_PAD  33251         Clock_1:R         
Enc_7(0)_PAD  32913         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  25373         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  25371         CyBUS_CLK(fixed-function):R  
Tx_1(0)_PAD       32832         UART_1_IntClock:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 37.10 MHz | Target: 4.80 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:count_stored_i\/q
Path End       : \Encoder_5:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Encoder_5:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 181377p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22727
-------------------------------------   ----- 
End-of-path arrival time (ps)           22727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:count_stored_i\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:count_stored_i\/q             macrocell61      1250   1250  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/main_1          macrocell23      2296   3546  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/q               macrocell23      3350   6896  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell16   7401  14297  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell16   5130  19427  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ci         datapathcell17      0  19427  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell17   3300  22727  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ci         datapathcell18      0  22727  181377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/clock             datapathcell18      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.55 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23335p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14862
-------------------------------------   ----- 
End-of-path arrival time (ps)           14862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell1         2009   2009  23335  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell6      6652   8661  23335  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell6      3350  12011  23335  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2851  14862  23335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 42.43 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059768p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17376
-------------------------------------   ----- 
End-of-path arrival time (ps)           17376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell33     1250   1250  1059768  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell2      9158  10408  1059768  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell2      3350  13758  1059768  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3618  17376  1059768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23335p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14862
-------------------------------------   ----- 
End-of-path arrival time (ps)           14862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell1         2009   2009  23335  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell6      6652   8661  23335  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell6      3350  12011  23335  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2851  14862  23335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:count_stored_i\/q
Path End       : \Encoder_5:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Encoder_5:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 181377p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22727
-------------------------------------   ----- 
End-of-path arrival time (ps)           22727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:count_stored_i\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:count_stored_i\/q             macrocell61      1250   1250  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/main_1          macrocell23      2296   3546  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/q               macrocell23      3350   6896  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell16   7401  14297  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell16   5130  19427  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ci         datapathcell17      0  19427  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell17   3300  22727  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ci         datapathcell18      0  22727  181377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/clock             datapathcell18      0      0  RISE       1


5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059768p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17376
-------------------------------------   ----- 
End-of-path arrival time (ps)           17376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell33     1250   1250  1059768  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell2      9158  10408  1059768  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell2      3350  13758  1059768  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3618  17376  1059768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23335p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14862
-------------------------------------   ----- 
End-of-path arrival time (ps)           14862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell1         2009   2009  23335  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell6      6652   8661  23335  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell6      3350  12011  23335  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2851  14862  23335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 30362p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2009   2009  23335  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell40   5786   7795  30362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 30362p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell1       2009   2009  23335  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell45   5786   7795  30362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 30362p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell1       2009   2009  23335  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell46   5786   7795  30362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 31193p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2009   2009  23335  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell37   4954   6963  31193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 31199p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell1       2009   2009  23335  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell43   4949   6958  31199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 31199p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell1       2009   2009  23335  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell44   4949   6958  31199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:count_stored_i\/q
Path End       : \Encoder_5:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Encoder_5:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 181377p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22727
-------------------------------------   ----- 
End-of-path arrival time (ps)           22727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:count_stored_i\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:count_stored_i\/q             macrocell61      1250   1250  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/main_1          macrocell23      2296   3546  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/q               macrocell23      3350   6896  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell16   7401  14297  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell16   5130  19427  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ci         datapathcell17      0  19427  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell17   3300  22727  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ci         datapathcell18      0  22727  181377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/clock             datapathcell18      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:count_stored_i\/q
Path End       : \Encoder_3:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Encoder_3:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 182851p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21253
-------------------------------------   ----- 
End-of-path arrival time (ps)           21253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:count_stored_i\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  182851  RISE       1
\Encoder_3:CounterUDB:count_enable\/main_1          macrocell17      2299   3549  182851  RISE       1
\Encoder_3:CounterUDB:count_enable\/q               macrocell17      3350   6899  182851  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell10   5924  12823  182851  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell10   5130  17953  182851  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ci         datapathcell11      0  17953  182851  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell11   3300  21253  182851  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ci         datapathcell12      0  21253  182851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/clock             datapathcell12      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:count_stored_i\/q
Path End       : \Encoder_1:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Encoder_1:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 184347p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19756
-------------------------------------   ----- 
End-of-path arrival time (ps)           19756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:count_stored_i\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:count_stored_i\/q             macrocell49     1250   1250  184347  RISE       1
\Encoder_1:CounterUDB:count_enable\/main_1          macrocell11     2907   4157  184347  RISE       1
\Encoder_1:CounterUDB:count_enable\/q               macrocell11     3350   7507  184347  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell4   3819  11326  184347  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell4   5130  16456  184347  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ci         datapathcell5      0  16456  184347  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell5   3300  19756  184347  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/ci         datapathcell6      0  19756  184347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/clock             datapathcell6       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:count_stored_i\/q
Path End       : \Encoder_5:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \Encoder_5:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 184677p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19427
-------------------------------------   ----- 
End-of-path arrival time (ps)           19427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:count_stored_i\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:count_stored_i\/q             macrocell61      1250   1250  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/main_1          macrocell23      2296   3546  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/q               macrocell23      3350   6896  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell16   7401  14297  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell16   5130  19427  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ci         datapathcell17      0  19427  184677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_2:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Encoder_2:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 184820p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19283
-------------------------------------   ----- 
End-of-path arrival time (ps)           19283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  184820  RISE       1
\Encoder_2:CounterUDB:count_enable\/main_0          macrocell14     2336   3546  184820  RISE       1
\Encoder_2:CounterUDB:count_enable\/q               macrocell14     3350   6896  184820  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell7   3958  10853  184820  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell7   5130  15983  184820  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ci         datapathcell8      0  15983  184820  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell8   3300  19283  184820  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/ci         datapathcell9      0  19283  184820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/clock             datapathcell9       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_6:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Encoder_6:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 185145p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18958
-------------------------------------   ----- 
End-of-path arrival time (ps)           18958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell6        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell6     1210   1210  185145  RISE       1
\Encoder_6:CounterUDB:count_enable\/main_0          macrocell26      2893   4103  185145  RISE       1
\Encoder_6:CounterUDB:count_enable\/q               macrocell26      3350   7453  185145  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell19   3075  10528  185145  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell19   5130  15658  185145  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ci         datapathcell20      0  15658  185145  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell20   3300  18958  185145  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/ci         datapathcell21      0  18958  185145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/clock             datapathcell21      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_7:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Encoder_7:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 185392p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18711
-------------------------------------   ----- 
End-of-path arrival time (ps)           18711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell7        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell7     1210   1210  185392  RISE       1
\Encoder_7:CounterUDB:count_enable\/main_0          macrocell29      2336   3546  185392  RISE       1
\Encoder_7:CounterUDB:count_enable\/q               macrocell29      3350   6896  185392  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell22   3385  10281  185392  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell22   5130  15411  185392  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ci         datapathcell23      0  15411  185392  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell23   3300  18711  185392  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ci         datapathcell24      0  18711  185392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/clock             datapathcell24      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:count_stored_i\/q
Path End       : \Encoder_4:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Encoder_4:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 185407p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18696
-------------------------------------   ----- 
End-of-path arrival time (ps)           18696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:count_stored_i\/clock_0              macrocell58         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:count_stored_i\/q             macrocell58      1250   1250  185407  RISE       1
\Encoder_4:CounterUDB:count_enable\/main_1          macrocell20      2285   3535  185407  RISE       1
\Encoder_4:CounterUDB:count_enable\/q               macrocell20      3350   6885  185407  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell13   3381  10266  185407  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell13   5130  15396  185407  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ci         datapathcell14      0  15396  185407  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell14   3300  18696  185407  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/ci         datapathcell15      0  18696  185407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/clock             datapathcell15      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:count_stored_i\/q
Path End       : \Encoder_3:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \Encoder_3:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 186151p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17953
-------------------------------------   ----- 
End-of-path arrival time (ps)           17953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:count_stored_i\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  182851  RISE       1
\Encoder_3:CounterUDB:count_enable\/main_1          macrocell17      2299   3549  182851  RISE       1
\Encoder_3:CounterUDB:count_enable\/q               macrocell17      3350   6899  182851  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell10   5924  12823  182851  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell10   5130  17953  182851  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ci         datapathcell11      0  17953  186151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/clock             datapathcell11      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:count_stored_i\/q
Path End       : \Encoder_3:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \Encoder_3:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 187434p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14709
-------------------------------------   ----- 
End-of-path arrival time (ps)           14709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:count_stored_i\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  182851  RISE       1
\Encoder_3:CounterUDB:count_enable\/main_1          macrocell17      2299   3549  182851  RISE       1
\Encoder_3:CounterUDB:count_enable\/q               macrocell17      3350   6899  182851  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell12   7810  14709  187434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/clock             datapathcell12      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:count_stored_i\/q
Path End       : \Encoder_3:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \Encoder_3:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 187437p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14706
-------------------------------------   ----- 
End-of-path arrival time (ps)           14706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:count_stored_i\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  182851  RISE       1
\Encoder_3:CounterUDB:count_enable\/main_1          macrocell17      2299   3549  182851  RISE       1
\Encoder_3:CounterUDB:count_enable\/q               macrocell17      3350   6899  182851  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell11   7807  14706  187437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/clock             datapathcell11      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:count_stored_i\/q
Path End       : \Encoder_1:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \Encoder_1:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 187647p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16456
-------------------------------------   ----- 
End-of-path arrival time (ps)           16456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:count_stored_i\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:count_stored_i\/q             macrocell49     1250   1250  184347  RISE       1
\Encoder_1:CounterUDB:count_enable\/main_1          macrocell11     2907   4157  184347  RISE       1
\Encoder_1:CounterUDB:count_enable\/q               macrocell11     3350   7507  184347  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell4   3819  11326  184347  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell4   5130  16456  184347  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ci         datapathcell5      0  16456  187647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/clock             datapathcell5       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:count_stored_i\/q
Path End       : \Encoder_5:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \Encoder_5:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 187847p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14297
-------------------------------------   ----- 
End-of-path arrival time (ps)           14297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:count_stored_i\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:count_stored_i\/q             macrocell61      1250   1250  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/main_1          macrocell23      2296   3546  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/q               macrocell23      3350   6896  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell16   7401  14297  187847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_2:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \Encoder_2:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 188120p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15983
-------------------------------------   ----- 
End-of-path arrival time (ps)           15983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  184820  RISE       1
\Encoder_2:CounterUDB:count_enable\/main_0          macrocell14     2336   3546  184820  RISE       1
\Encoder_2:CounterUDB:count_enable\/q               macrocell14     3350   6896  184820  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell7   3958  10853  184820  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell7   5130  15983  184820  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ci         datapathcell8      0  15983  188120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/clock             datapathcell8       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_6:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \Encoder_6:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 188445p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15658
-------------------------------------   ----- 
End-of-path arrival time (ps)           15658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell6        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell6     1210   1210  185145  RISE       1
\Encoder_6:CounterUDB:count_enable\/main_0          macrocell26      2893   4103  185145  RISE       1
\Encoder_6:CounterUDB:count_enable\/q               macrocell26      3350   7453  185145  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell19   3075  10528  185145  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell19   5130  15658  185145  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ci         datapathcell20      0  15658  188445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/clock             datapathcell20      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_7:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \Encoder_7:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 188692p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15411
-------------------------------------   ----- 
End-of-path arrival time (ps)           15411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell7        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell7     1210   1210  185392  RISE       1
\Encoder_7:CounterUDB:count_enable\/main_0          macrocell29      2336   3546  185392  RISE       1
\Encoder_7:CounterUDB:count_enable\/q               macrocell29      3350   6896  185392  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell22   3385  10281  185392  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell22   5130  15411  185392  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ci         datapathcell23      0  15411  188692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/clock             datapathcell23      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:count_stored_i\/q
Path End       : \Encoder_4:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \Encoder_4:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 188707p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 204103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15396
-------------------------------------   ----- 
End-of-path arrival time (ps)           15396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:count_stored_i\/clock_0              macrocell58         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:count_stored_i\/q             macrocell58      1250   1250  185407  RISE       1
\Encoder_4:CounterUDB:count_enable\/main_1          macrocell20      2285   3535  185407  RISE       1
\Encoder_4:CounterUDB:count_enable\/q               macrocell20      3350   6885  185407  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell13   3381  10266  185407  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell13   5130  15396  185407  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ci         datapathcell14      0  15396  188707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/clock             datapathcell14      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:count_stored_i\/q
Path End       : \Encoder_5:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \Encoder_5:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 188708p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:count_stored_i\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:count_stored_i\/q             macrocell61      1250   1250  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/main_1          macrocell23      2296   3546  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/q               macrocell23      3350   6896  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell18   6539  13436  188708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/clock             datapathcell18      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:count_stored_i\/q
Path End       : \Encoder_5:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \Encoder_5:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 188712p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13432
-------------------------------------   ----- 
End-of-path arrival time (ps)           13432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:count_stored_i\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:count_stored_i\/q             macrocell61      1250   1250  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/main_1          macrocell23      2296   3546  181377  RISE       1
\Encoder_5:CounterUDB:count_enable\/q               macrocell23      3350   6896  181377  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell17   6536  13432  188712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:count_stored_i\/q
Path End       : \Encoder_3:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \Encoder_3:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 189321p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12823
-------------------------------------   ----- 
End-of-path arrival time (ps)           12823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:count_stored_i\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:count_stored_i\/q             macrocell55      1250   1250  182851  RISE       1
\Encoder_3:CounterUDB:count_enable\/main_1          macrocell17      2299   3549  182851  RISE       1
\Encoder_3:CounterUDB:count_enable\/q               macrocell17      3350   6899  182851  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell10   5924  12823  189321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/clock             datapathcell10      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:count_stored_i\/q
Path End       : \Encoder_1:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \Encoder_1:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 189932p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12211
-------------------------------------   ----- 
End-of-path arrival time (ps)           12211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:count_stored_i\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:count_stored_i\/q             macrocell49     1250   1250  184347  RISE       1
\Encoder_1:CounterUDB:count_enable\/main_1          macrocell11     2907   4157  184347  RISE       1
\Encoder_1:CounterUDB:count_enable\/q               macrocell11     3350   7507  184347  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell6   4704  12211  189932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/clock             datapathcell6       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_3:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \Encoder_3:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 189941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12202
-------------------------------------   ----- 
End-of-path arrival time (ps)           12202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell10   1240   1240  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell11      0   1240  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell11   1210   2450  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell12      0   2450  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell12   2270   4720  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell10   7482  12202  189941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/clock             datapathcell10      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_1:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Encoder_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 190269p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17564
-------------------------------------   ----- 
End-of-path arrival time (ps)           17564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell4   1240   1240  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell5      0   1240  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell5   1210   2450  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell6      0   2450  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell6   2270   4720  186708  RISE       1
\Encoder_1:CounterUDB:status_2\/main_0             macrocell10     5876  10596  190269  RISE       1
\Encoder_1:CounterUDB:status_2\/q                  macrocell10     3350  13946  190269  RISE       1
\Encoder_1:CounterUDB:sSTSReg:stsreg\/status_2     statusicell3    3618  17564  190269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_6:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \Encoder_6:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 190702p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11442
-------------------------------------   ----- 
End-of-path arrival time (ps)           11442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell6        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell6     1210   1210  185145  RISE       1
\Encoder_6:CounterUDB:count_enable\/main_0          macrocell26      2893   4103  185145  RISE       1
\Encoder_6:CounterUDB:count_enable\/q               macrocell26      3350   7453  185145  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell21   3989  11442  190702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/clock             datapathcell21      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:count_stored_i\/q
Path End       : \Encoder_1:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \Encoder_1:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 190814p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11329
-------------------------------------   ----- 
End-of-path arrival time (ps)           11329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:count_stored_i\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:count_stored_i\/q             macrocell49     1250   1250  184347  RISE       1
\Encoder_1:CounterUDB:count_enable\/main_1          macrocell11     2907   4157  184347  RISE       1
\Encoder_1:CounterUDB:count_enable\/q               macrocell11     3350   7507  184347  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell5   3822  11329  190814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/clock             datapathcell5       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:count_stored_i\/q
Path End       : \Encoder_1:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \Encoder_1:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 190817p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11326
-------------------------------------   ----- 
End-of-path arrival time (ps)           11326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:count_stored_i\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:count_stored_i\/q             macrocell49     1250   1250  184347  RISE       1
\Encoder_1:CounterUDB:count_enable\/main_1          macrocell11     2907   4157  184347  RISE       1
\Encoder_1:CounterUDB:count_enable\/q               macrocell11     3350   7507  184347  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell4   3819  11326  190817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_2:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \Encoder_2:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 191290p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10853
-------------------------------------   ----- 
End-of-path arrival time (ps)           10853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  184820  RISE       1
\Encoder_2:CounterUDB:count_enable\/main_0          macrocell14     2336   3546  184820  RISE       1
\Encoder_2:CounterUDB:count_enable\/q               macrocell14     3350   6896  184820  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell7   3958  10853  191290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/clock             datapathcell7       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_2:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \Encoder_2:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 191294p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  184820  RISE       1
\Encoder_2:CounterUDB:count_enable\/main_0          macrocell14     2336   3546  184820  RISE       1
\Encoder_2:CounterUDB:count_enable\/q               macrocell14     3350   6896  184820  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell8   3954  10850  191294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/clock             datapathcell8       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_6:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \Encoder_6:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 191615p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10528
-------------------------------------   ----- 
End-of-path arrival time (ps)           10528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell6        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell6     1210   1210  185145  RISE       1
\Encoder_6:CounterUDB:count_enable\/main_0          macrocell26      2893   4103  185145  RISE       1
\Encoder_6:CounterUDB:count_enable\/q               macrocell26      3350   7453  185145  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell19   3075  10528  191615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/clock             datapathcell19      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_6:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \Encoder_6:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 191618p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell6        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell6     1210   1210  185145  RISE       1
\Encoder_6:CounterUDB:count_enable\/main_0          macrocell26      2893   4103  185145  RISE       1
\Encoder_6:CounterUDB:count_enable\/q               macrocell26      3350   7453  185145  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell20   3073  10525  191618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/clock             datapathcell20      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_7:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \Encoder_7:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 191862p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10281
-------------------------------------   ----- 
End-of-path arrival time (ps)           10281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell7        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell7     1210   1210  185392  RISE       1
\Encoder_7:CounterUDB:count_enable\/main_0          macrocell29      2336   3546  185392  RISE       1
\Encoder_7:CounterUDB:count_enable\/q               macrocell29      3350   6896  185392  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell22   3385  10281  191862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/clock             datapathcell22      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_7:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \Encoder_7:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 191865p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10278
-------------------------------------   ----- 
End-of-path arrival time (ps)           10278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell7        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell7     1210   1210  185392  RISE       1
\Encoder_7:CounterUDB:count_enable\/main_0          macrocell29      2336   3546  185392  RISE       1
\Encoder_7:CounterUDB:count_enable\/q               macrocell29      3350   6896  185392  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell23   3382  10278  191865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/clock             datapathcell23      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:count_stored_i\/q
Path End       : \Encoder_4:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \Encoder_4:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 191876p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10267
-------------------------------------   ----- 
End-of-path arrival time (ps)           10267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:count_stored_i\/clock_0              macrocell58         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:count_stored_i\/q             macrocell58      1250   1250  185407  RISE       1
\Encoder_4:CounterUDB:count_enable\/main_1          macrocell20      2285   3535  185407  RISE       1
\Encoder_4:CounterUDB:count_enable\/q               macrocell20      3350   6885  185407  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell14   3382  10267  191876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/clock             datapathcell14      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:count_stored_i\/q
Path End       : \Encoder_4:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \Encoder_4:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 191877p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:count_stored_i\/clock_0              macrocell58         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:count_stored_i\/q             macrocell58      1250   1250  185407  RISE       1
\Encoder_4:CounterUDB:count_enable\/main_1          macrocell20      2285   3535  185407  RISE       1
\Encoder_4:CounterUDB:count_enable\/q               macrocell20      3350   6885  185407  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell13   3381  10266  191877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/clock             datapathcell13      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_2:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \Encoder_2:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 192044p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10099
-------------------------------------   ----- 
End-of-path arrival time (ps)           10099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell7   1240   1240  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell8      0   1240  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell8   1210   2450  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell9      0   2450  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell9   2270   4720  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell8   5379  10099  192044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/clock             datapathcell8       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_2:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \Encoder_2:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 192346p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  184820  RISE       1
\Encoder_2:CounterUDB:count_enable\/main_0          macrocell14     2336   3546  184820  RISE       1
\Encoder_2:CounterUDB:count_enable\/q               macrocell14     3350   6896  184820  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell9   2902   9797  192346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/clock             datapathcell9       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_2:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \Encoder_2:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 192559p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell7   1240   1240  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell8      0   1240  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell8   1210   2450  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell9      0   2450  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell9   2270   4720  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell7   4865   9585  192559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/clock             datapathcell7       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_1:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \Encoder_1:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 192619p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9524
-------------------------------------   ---- 
End-of-path arrival time (ps)           9524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell4   1240   1240  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell5      0   1240  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell5   1210   2450  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell6      0   2450  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell6   2270   4720  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell5   4804   9524  192619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/clock             datapathcell5       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_3:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \Encoder_3:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 192689p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9455
-------------------------------------   ---- 
End-of-path arrival time (ps)           9455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell10   1240   1240  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell11      0   1240  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell11   1210   2450  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell12      0   2450  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell12   2270   4720  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell12   4735   9455  192689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/clock             datapathcell12      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \Encoder_3:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Encoder_3:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 192924p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14909
-------------------------------------   ----- 
End-of-path arrival time (ps)           14909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell10   1370   1370  192924  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell11      0   1370  192924  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell11   1200   2570  192924  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell12      0   2570  192924  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell12   2260   4830  192924  RISE       1
\Encoder_3:CounterUDB:status_0\/main_1             macrocell15      3820   8650  192924  RISE       1
\Encoder_3:CounterUDB:status_0\/q                  macrocell15      3350  12000  192924  RISE       1
\Encoder_3:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5     2909  14909  192924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sSTSReg:stsreg\/clock                statusicell5        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:count_stored_i\/q
Path End       : \Encoder_4:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \Encoder_4:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 192942p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9202
-------------------------------------   ---- 
End-of-path arrival time (ps)           9202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:count_stored_i\/clock_0              macrocell58         0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:count_stored_i\/q             macrocell58      1250   1250  185407  RISE       1
\Encoder_4:CounterUDB:count_enable\/main_1          macrocell20      2285   3535  185407  RISE       1
\Encoder_4:CounterUDB:count_enable\/q               macrocell20      3350   6885  185407  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell15   2317   9202  192942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/clock             datapathcell15      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Encoder_7:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \Encoder_7:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 192955p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell7        0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell7     1210   1210  185392  RISE       1
\Encoder_7:CounterUDB:count_enable\/main_0          macrocell29      2336   3546  185392  RISE       1
\Encoder_7:CounterUDB:count_enable\/q               macrocell29      3350   6896  185392  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell24   2293   9188  192955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/clock             datapathcell24      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \Encoder_7:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Encoder_7:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 192964p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14870
-------------------------------------   ----- 
End-of-path arrival time (ps)           14870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/clock             datapathcell22      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell22   1370   1370  192964  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell23      0   1370  192964  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell23   1200   2570  192964  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell24      0   2570  192964  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell24   2260   4830  192964  RISE       1
\Encoder_7:CounterUDB:status_0\/main_1             macrocell27      3793   8623  192964  RISE       1
\Encoder_7:CounterUDB:status_0\/q                  macrocell27      3350  11973  192964  RISE       1
\Encoder_7:CounterUDB:sSTSReg:stsreg\/status_0     statusicell9     2897  14870  192964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sSTSReg:stsreg\/clock                statusicell9        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_6:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Encoder_6:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 193150p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14684
-------------------------------------   ----- 
End-of-path arrival time (ps)           14684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/clock             datapathcell19      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell19   1240   1240  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell20      0   1240  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell20   1210   2450  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell21      0   2450  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell21   2270   4720  187238  RISE       1
\Encoder_6:CounterUDB:status_2\/main_0             macrocell25      3714   8434  193150  RISE       1
\Encoder_6:CounterUDB:status_2\/q                  macrocell25      3350  11784  193150  RISE       1
\Encoder_6:CounterUDB:sSTSReg:stsreg\/status_2     statusicell8     2900  14684  193150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sSTSReg:stsreg\/clock                statusicell8        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_1:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \Encoder_1:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 193178p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8966
-------------------------------------   ---- 
End-of-path arrival time (ps)           8966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell4   1240   1240  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell5      0   1240  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell5   1210   2450  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell6      0   2450  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell6   2270   4720  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell4   4246   8966  193178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_7:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Encoder_7:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 193194p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14639
-------------------------------------   ----- 
End-of-path arrival time (ps)           14639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/clock             datapathcell22      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell22   1240   1240  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell23      0   1240  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell23   1210   2450  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell24      0   2450  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell24   2270   4720  187241  RISE       1
\Encoder_7:CounterUDB:status_2\/main_0             macrocell28      3670   8390  193194  RISE       1
\Encoder_7:CounterUDB:status_2\/q                  macrocell28      3350  11740  193194  RISE       1
\Encoder_7:CounterUDB:sSTSReg:stsreg\/status_2     statusicell9     2899  14639  193194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sSTSReg:stsreg\/clock                statusicell9        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_4:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \Encoder_4:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 193233p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8910
-------------------------------------   ---- 
End-of-path arrival time (ps)           8910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell13   1240   1240  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell14      0   1240  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell14   1210   2450  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell15      0   2450  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell15   2270   4720  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell14   4190   8910  193233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/clock             datapathcell14      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_4:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \Encoder_4:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 193235p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell13   1240   1240  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell14      0   1240  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell14   1210   2450  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell15      0   2450  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell15   2270   4720  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell13   4189   8909  193235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/clock             datapathcell13      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_5:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \Encoder_5:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 193294p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8849
-------------------------------------   ---- 
End-of-path arrival time (ps)           8849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell16   1240   1240  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell17      0   1240  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell17   1210   2450  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell18      0   2450  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell18   2270   4720  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell16   4129   8849  193294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_3:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \Encoder_3:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 193359p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8785
-------------------------------------   ---- 
End-of-path arrival time (ps)           8785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell10   1240   1240  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell11      0   1240  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell11   1210   2450  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell12      0   2450  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell12   2270   4720  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell11   4065   8785  193359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/clock             datapathcell11      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_3:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Encoder_3:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 193360p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14473
-------------------------------------   ----- 
End-of-path arrival time (ps)           14473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell10   1240   1240  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell11      0   1240  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell11   1210   2450  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell12      0   2450  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell12   2270   4720  183471  RISE       1
\Encoder_3:CounterUDB:status_2\/main_0             macrocell16      4083   8803  193360  RISE       1
\Encoder_3:CounterUDB:status_2\/q                  macrocell16      3350  12153  193360  RISE       1
\Encoder_3:CounterUDB:sSTSReg:stsreg\/status_2     statusicell5     2320  14473  193360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sSTSReg:stsreg\/clock                statusicell5        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Encoder_2:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Encoder_2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 193428p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14406
-------------------------------------   ----- 
End-of-path arrival time (ps)           14406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell7   1600   1600  193428  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell8      0   1600  193428  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell8   1280   2880  193428  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell9      0   2880  193428  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell9   2270   5150  193428  RISE       1
\Encoder_2:CounterUDB:status_0\/main_0             macrocell12     3049   8199  193428  RISE       1
\Encoder_2:CounterUDB:status_0\/q                  macrocell12     3350  11549  193428  RISE       1
\Encoder_2:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    2857  14406  193428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sSTSReg:stsreg\/clock                statusicell4        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_6:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \Encoder_6:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 193708p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8435
-------------------------------------   ---- 
End-of-path arrival time (ps)           8435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/clock             datapathcell19      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell19   1240   1240  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell20      0   1240  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell20   1210   2450  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell21      0   2450  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell21   2270   4720  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell19   3715   8435  193708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/clock             datapathcell19      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_6:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \Encoder_6:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 193708p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8435
-------------------------------------   ---- 
End-of-path arrival time (ps)           8435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/clock             datapathcell19      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell19   1240   1240  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell20      0   1240  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell20   1210   2450  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell21      0   2450  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell21   2270   4720  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell20   3715   8435  193708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/clock             datapathcell20      0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_7:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \Encoder_7:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 193711p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/clock             datapathcell22      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell22   1240   1240  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell23      0   1240  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell23   1210   2450  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell24      0   2450  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell24   2270   4720  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell22   3712   8432  193711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/clock             datapathcell22      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_7:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \Encoder_7:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 193711p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/clock             datapathcell22      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell22   1240   1240  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell23      0   1240  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell23   1210   2450  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell24      0   2450  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell24   2270   4720  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell23   3712   8432  193711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/clock             datapathcell23      0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_2:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \Encoder_2:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 193999p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell7   1240   1240  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell8      0   1240  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell8   1210   2450  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell9      0   2450  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell9   2270   4720  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell9   3425   8145  193999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/clock             datapathcell9       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_2:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Encoder_2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 194024p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13809
-------------------------------------   ----- 
End-of-path arrival time (ps)           13809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell7   1240   1240  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell8      0   1240  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell8   1210   2450  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell9      0   2450  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell9   2270   4720  186089  RISE       1
\Encoder_2:CounterUDB:status_2\/main_0             macrocell13     3428   8148  194024  RISE       1
\Encoder_2:CounterUDB:status_2\/q                  macrocell13     3350  11498  194024  RISE       1
\Encoder_2:CounterUDB:sSTSReg:stsreg\/status_2     statusicell4    2312  13809  194024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sSTSReg:stsreg\/clock                statusicell4        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_5:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \Encoder_5:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 194219p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell16   1240   1240  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell17      0   1240  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell17   1210   2450  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell18      0   2450  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell18   2270   4720  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell17   3205   7925  194219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_5:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \Encoder_5:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 194220p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7923
-------------------------------------   ---- 
End-of-path arrival time (ps)           7923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell16   1240   1240  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell17      0   1240  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell17   1210   2450  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell18      0   2450  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell18   2270   4720  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell18   3203   7923  194220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/clock             datapathcell18      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Encoder_6:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Encoder_6:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 194234p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13600
-------------------------------------   ----- 
End-of-path arrival time (ps)           13600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/clock             datapathcell19      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell19   1600   1600  194234  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell20      0   1600  194234  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell20   1280   2880  194234  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell21      0   2880  194234  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell21   2270   5150  194234  RISE       1
\Encoder_6:CounterUDB:status_0\/main_0             macrocell24      2788   7938  194234  RISE       1
\Encoder_6:CounterUDB:status_0\/q                  macrocell24      3350  11288  194234  RISE       1
\Encoder_6:CounterUDB:sSTSReg:stsreg\/status_0     statusicell8     2311  13600  194234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sSTSReg:stsreg\/clock                statusicell8        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_1:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Encoder_1:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 194240p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10583
-------------------------------------   ----- 
End-of-path arrival time (ps)           10583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell4   1240   1240  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell5      0   1240  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell5   1210   2450  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell6      0   2450  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell6   2270   4720  186708  RISE       1
\Encoder_1:CounterUDB:overflow_reg_i\/main_0       macrocell47     5863  10583  194240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:overflow_reg_i\/clock_0              macrocell47         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_5:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Encoder_5:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 194256p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13577
-------------------------------------   ----- 
End-of-path arrival time (ps)           13577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell16   1240   1240  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell17      0   1240  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell17   1210   2450  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell18      0   2450  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell18   2270   4720  186824  RISE       1
\Encoder_5:CounterUDB:status_2\/main_0             macrocell22      3205   7925  194256  RISE       1
\Encoder_5:CounterUDB:status_2\/q                  macrocell22      3350  11275  194256  RISE       1
\Encoder_5:CounterUDB:sSTSReg:stsreg\/status_2     statusicell7     2303  13577  194256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sSTSReg:stsreg\/clock                statusicell7        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Encoder_5:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Encoder_5:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 194257p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13576
-------------------------------------   ----- 
End-of-path arrival time (ps)           13576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell16   1600   1600  194257  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell17      0   1600  194257  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell17   1280   2880  194257  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell18      0   2880  194257  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell18   2270   5150  194257  RISE       1
\Encoder_5:CounterUDB:status_0\/main_0             macrocell21      2780   7930  194257  RISE       1
\Encoder_5:CounterUDB:status_0\/q                  macrocell21      3350  11280  194257  RISE       1
\Encoder_5:CounterUDB:sSTSReg:stsreg\/status_0     statusicell7     2296  13576  194257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sSTSReg:stsreg\/clock                statusicell7        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_4:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \Encoder_4:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 194330p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell13   1240   1240  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell14      0   1240  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell14   1210   2450  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell15      0   2450  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell15   2270   4720  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell15   3093   7813  194330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/clock             datapathcell15      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_4:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Encoder_4:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 194337p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell13   1240   1240  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell14      0   1240  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell14   1210   2450  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell15      0   2450  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell15   2270   4720  186765  RISE       1
\Encoder_4:CounterUDB:status_2\/main_0             macrocell19      3111   7831  194337  RISE       1
\Encoder_4:CounterUDB:status_2\/q                  macrocell19      3350  11181  194337  RISE       1
\Encoder_4:CounterUDB:sSTSReg:stsreg\/status_2     statusicell6     2315  13496  194337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sSTSReg:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Encoder_4:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Encoder_4:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 194394p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13440
-------------------------------------   ----- 
End-of-path arrival time (ps)           13440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell13   1600   1600  194394  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell14      0   1600  194394  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell14   1280   2880  194394  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell15      0   2880  194394  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell15   2270   5150  194394  RISE       1
\Encoder_4:CounterUDB:status_0\/main_0             macrocell18      2629   7779  194394  RISE       1
\Encoder_4:CounterUDB:status_0\/q                  macrocell18      3350  11129  194394  RISE       1
\Encoder_4:CounterUDB:sSTSReg:stsreg\/status_0     statusicell6     2311  13440  194394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sSTSReg:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Encoder_1:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Encoder_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 194539p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell4   1600   1600  194539  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell5      0   1600  194539  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell5   1280   2880  194539  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell6      0   2880  194539  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell6   2270   5150  194539  RISE       1
\Encoder_1:CounterUDB:status_0\/main_0             macrocell9      2539   7689  194539  RISE       1
\Encoder_1:CounterUDB:status_0\/q                  macrocell9      3350  11039  194539  RISE       1
\Encoder_1:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2255  13294  194539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_1:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \Encoder_1:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 194889p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell4   1240   1240  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell5      0   1240  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell5   1210   2450  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell6      0   2450  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell6   2270   4720  186708  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell6   2535   7255  194889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/clock             datapathcell6       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_6:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \Encoder_6:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 195121p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/clock             datapathcell19      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell19   1240   1240  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell20      0   1240  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell20   1210   2450  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell21      0   2450  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell21   2270   4720  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell21   2302   7022  195121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/clock             datapathcell21      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_7:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \Encoder_7:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 195121p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -6190
--------------------------------------------   ------ 
End-of-path required time (ps)                 202143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/clock             datapathcell22      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell22   1240   1240  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell23      0   1240  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell23   1210   2450  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell24      0   2450  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell24   2270   4720  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell24   2302   7022  195121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/clock             datapathcell24      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_3:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Encoder_3:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 195366p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9457
-------------------------------------   ---- 
End-of-path arrival time (ps)           9457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell10   1240   1240  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell11      0   1240  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell11   1210   2450  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell12      0   2450  183471  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell12   2270   4720  183471  RISE       1
\Encoder_3:CounterUDB:overflow_reg_i\/main_0       macrocell53      4737   9457  195366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:overflow_reg_i\/clock_0              macrocell53         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \Encoder_3:CounterUDB:prevCompare\/main_1
Capture Clock  : \Encoder_3:CounterUDB:prevCompare\/clock_0
Path slack     : 195621p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9202
-------------------------------------   ---- 
End-of-path arrival time (ps)           9202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell10   1370   1370  192924  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell11      0   1370  192924  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell11   1200   2570  192924  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell12      0   2570  192924  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell12   2260   4830  192924  RISE       1
\Encoder_3:CounterUDB:prevCompare\/main_1          macrocell54      4372   9202  195621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:prevCompare\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \Encoder_7:CounterUDB:prevCompare\/main_1
Capture Clock  : \Encoder_7:CounterUDB:prevCompare\/clock_0
Path slack     : 195647p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/clock             datapathcell22      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell22   1370   1370  192964  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell23      0   1370  192964  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell23   1200   2570  192964  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell24      0   2570  192964  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell24   2260   4830  192964  RISE       1
\Encoder_7:CounterUDB:prevCompare\/main_1          macrocell66      4347   9177  195647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:prevCompare\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_7:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Encoder_7:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 196392p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/clock             datapathcell22      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell22   1240   1240  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell23      0   1240  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell23   1210   2450  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell24      0   2450  187241  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell24   2270   4720  187241  RISE       1
\Encoder_7:CounterUDB:overflow_reg_i\/main_0       macrocell65      3711   8431  196392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:overflow_reg_i\/clock_0              macrocell65         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_6:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Encoder_6:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 196418p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8405
-------------------------------------   ---- 
End-of-path arrival time (ps)           8405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/clock             datapathcell19      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell19   1240   1240  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell20      0   1240  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell20   1210   2450  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell21      0   2450  187238  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell21   2270   4720  187238  RISE       1
\Encoder_6:CounterUDB:overflow_reg_i\/main_0       macrocell62      3685   8405  196418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:overflow_reg_i\/clock_0              macrocell62         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Encoder_7:CounterUDB:prevCompare\/main_0
Capture Clock  : \Encoder_7:CounterUDB:prevCompare\/clock_0
Path slack     : 196596p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8227
-------------------------------------   ---- 
End-of-path arrival time (ps)           8227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/clock             datapathcell22      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell22   1600   1600  193382  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell23      0   1600  193382  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell23   1280   2880  193382  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell24      0   2880  193382  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell24   2270   5150  193382  RISE       1
\Encoder_7:CounterUDB:prevCompare\/main_0          macrocell66      3077   8227  196596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:prevCompare\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Encoder_2:CounterUDB:prevCompare\/main_0
Capture Clock  : \Encoder_2:CounterUDB:prevCompare\/clock_0
Path slack     : 196613p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell7   1600   1600  193428  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell8      0   1600  193428  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell8   1280   2880  193428  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell9      0   2880  193428  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell9   2270   5150  193428  RISE       1
\Encoder_2:CounterUDB:prevCompare\/main_0          macrocell51     3061   8211  196613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:prevCompare\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Encoder_3:CounterUDB:prevCompare\/main_0
Capture Clock  : \Encoder_3:CounterUDB:prevCompare\/clock_0
Path slack     : 196622p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8201
-------------------------------------   ---- 
End-of-path arrival time (ps)           8201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell10   1600   1600  193360  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell11      0   1600  193360  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell11   1280   2880  193360  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell12      0   2880  193360  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell12   2270   5150  193360  RISE       1
\Encoder_3:CounterUDB:prevCompare\/main_0          macrocell54      3051   8201  196622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:prevCompare\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_2:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Encoder_2:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 196813p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell7   1240   1240  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell8      0   1240  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell8   1210   2450  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell9      0   2450  186089  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell9   2270   4720  186089  RISE       1
\Encoder_2:CounterUDB:overflow_reg_i\/main_0       macrocell50     3291   8011  196813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:overflow_reg_i\/clock_0              macrocell50         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Encoder_5:CounterUDB:prevCompare\/main_0
Capture Clock  : \Encoder_5:CounterUDB:prevCompare\/clock_0
Path slack     : 196885p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7938
-------------------------------------   ---- 
End-of-path arrival time (ps)           7938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell16   1600   1600  194257  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell17      0   1600  194257  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell17   1280   2880  194257  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell18      0   2880  194257  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell18   2270   5150  194257  RISE       1
\Encoder_5:CounterUDB:prevCompare\/main_0          macrocell60      2788   7938  196885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:prevCompare\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_5:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Encoder_5:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 196887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell16   1240   1240  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell17      0   1240  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell17   1210   2450  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell18      0   2450  186824  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell18   2270   4720  186824  RISE       1
\Encoder_5:CounterUDB:overflow_reg_i\/main_0       macrocell59      3216   7936  196887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:overflow_reg_i\/clock_0              macrocell59         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Encoder_6:CounterUDB:prevCompare\/main_0
Capture Clock  : \Encoder_6:CounterUDB:prevCompare\/clock_0
Path slack     : 196893p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/clock             datapathcell19      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell19   1600   1600  194234  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell20      0   1600  194234  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell20   1280   2880  194234  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell21      0   2880  194234  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell21   2270   5150  194234  RISE       1
\Encoder_6:CounterUDB:prevCompare\/main_0          macrocell63      2780   7930  196893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:prevCompare\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \Encoder_2:CounterUDB:prevCompare\/main_1
Capture Clock  : \Encoder_2:CounterUDB:prevCompare\/clock_0
Path slack     : 196925p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell7   1370   1370  193736  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell8      0   1370  193736  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell8   1200   2570  193736  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell9      0   2570  193736  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell9   2260   4830  193736  RISE       1
\Encoder_2:CounterUDB:prevCompare\/main_1          macrocell51     3069   7899  196925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:prevCompare\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Encoder_4:CounterUDB:prevCompare\/main_0
Capture Clock  : \Encoder_4:CounterUDB:prevCompare\/clock_0
Path slack     : 197053p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell13   1600   1600  194394  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell14      0   1600  194394  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell14   1280   2880  194394  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell15      0   2880  194394  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell15   2270   5150  194394  RISE       1
\Encoder_4:CounterUDB:prevCompare\/main_0          macrocell57      2620   7770  197053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:prevCompare\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Encoder_1:CounterUDB:prevCompare\/main_0
Capture Clock  : \Encoder_1:CounterUDB:prevCompare\/clock_0
Path slack     : 197142p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell4   1600   1600  194539  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell5      0   1600  194539  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell5   1280   2880  194539  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell6      0   2880  194539  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell6   2270   5150  194539  RISE       1
\Encoder_1:CounterUDB:prevCompare\/main_0          macrocell48     2531   7681  197142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:prevCompare\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Encoder_4:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Encoder_4:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 197166p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7657
-------------------------------------   ---- 
End-of-path arrival time (ps)           7657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell13   1240   1240  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell14      0   1240  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell14   1210   2450  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell15      0   2450  186765  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell15   2270   4720  186765  RISE       1
\Encoder_4:CounterUDB:overflow_reg_i\/main_0       macrocell56      2937   7657  197166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:overflow_reg_i\/clock_0              macrocell56         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \Encoder_1:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Encoder_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 197302p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10532
-------------------------------------   ----- 
End-of-path arrival time (ps)           10532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:sC24:counterdp:u0\/z0       datapathcell4    760    760  197302  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell5      0    760  197302  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/z0       datapathcell5   1210   1970  197302  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell6      0   1970  197302  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell6   2740   4710  197302  RISE       1
\Encoder_1:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    5822  10532  197302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_1:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \Encoder_1:CounterUDB:prevCompare\/main_1
Capture Clock  : \Encoder_1:CounterUDB:prevCompare\/clock_0
Path slack     : 197305p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7518
-------------------------------------   ---- 
End-of-path arrival time (ps)           7518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_1:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell4   1370   1370  194704  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell5      0   1370  194704  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell5   1200   2570  194704  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell6      0   2570  194704  RISE       1
\Encoder_1:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell6   2260   4830  194704  RISE       1
\Encoder_1:CounterUDB:prevCompare\/main_1          macrocell48     2688   7518  197305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_1:CounterUDB:prevCompare\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \Encoder_5:CounterUDB:prevCompare\/main_1
Capture Clock  : \Encoder_5:CounterUDB:prevCompare\/clock_0
Path slack     : 197381p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell16   1370   1370  194755  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell17      0   1370  194755  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell17   1200   2570  194755  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell18      0   2570  194755  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell18   2260   4830  194755  RISE       1
\Encoder_5:CounterUDB:prevCompare\/main_1          macrocell60      2613   7443  197381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:prevCompare\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \Encoder_6:CounterUDB:prevCompare\/main_1
Capture Clock  : \Encoder_6:CounterUDB:prevCompare\/clock_0
Path slack     : 197391p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/clock             datapathcell19      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell19   1370   1370  194730  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell20      0   1370  194730  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell20   1200   2570  194730  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell21      0   2570  194730  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell21   2260   4830  194730  RISE       1
\Encoder_6:CounterUDB:prevCompare\/main_1          macrocell63      2603   7433  197391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:prevCompare\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \Encoder_4:CounterUDB:prevCompare\/main_1
Capture Clock  : \Encoder_4:CounterUDB:prevCompare\/clock_0
Path slack     : 197395p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7428
-------------------------------------   ---- 
End-of-path arrival time (ps)           7428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell13   1370   1370  194733  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell14      0   1370  194733  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell14   1200   2570  194733  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell15      0   2570  194733  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell15   2260   4830  194733  RISE       1
\Encoder_4:CounterUDB:prevCompare\/main_1          macrocell57      2598   7428  197395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:prevCompare\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_4:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \Encoder_4:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Encoder_4:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 197583p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10250
-------------------------------------   ----- 
End-of-path arrival time (ps)           10250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_4:CounterUDB:sC24:counterdp:u0\/z0       datapathcell13    760    760  197583  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell14      0    760  197583  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u1\/z0       datapathcell14   1210   1970  197583  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell15      0   1970  197583  RISE       1
\Encoder_4:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell15   2740   4710  197583  RISE       1
\Encoder_4:CounterUDB:sSTSReg:stsreg\/status_1    statusicell6     5540  10250  197583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_4:CounterUDB:sSTSReg:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_3:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \Encoder_3:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Encoder_3:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 197633p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10200
-------------------------------------   ----- 
End-of-path arrival time (ps)           10200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_3:CounterUDB:sC24:counterdp:u0\/z0       datapathcell10    760    760  197633  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell11      0    760  197633  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u1\/z0       datapathcell11   1210   1970  197633  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell12      0   1970  197633  RISE       1
\Encoder_3:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell12   2740   4710  197633  RISE       1
\Encoder_3:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5     5490  10200  197633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_3:CounterUDB:sSTSReg:stsreg\/clock                statusicell5        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_7:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \Encoder_7:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Encoder_7:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 198965p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8868
-------------------------------------   ---- 
End-of-path arrival time (ps)           8868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u0\/clock             datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_7:CounterUDB:sC24:counterdp:u0\/z0       datapathcell22    760    760  198965  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell23      0    760  198965  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u1\/z0       datapathcell23   1210   1970  198965  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell24      0   1970  198965  RISE       1
\Encoder_7:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell24   2740   4710  198965  RISE       1
\Encoder_7:CounterUDB:sSTSReg:stsreg\/status_1    statusicell9     4158   8868  198965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_7:CounterUDB:sSTSReg:stsreg\/clock                statusicell9        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_6:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \Encoder_6:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Encoder_6:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 198972p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8861
-------------------------------------   ---- 
End-of-path arrival time (ps)           8861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u0\/clock             datapathcell19      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_6:CounterUDB:sC24:counterdp:u0\/z0       datapathcell19    760    760  198972  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell20      0    760  198972  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u1\/z0       datapathcell20   1210   1970  198972  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell21      0   1970  198972  RISE       1
\Encoder_6:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell21   2740   4710  198972  RISE       1
\Encoder_6:CounterUDB:sSTSReg:stsreg\/status_1    statusicell8     4151   8861  198972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_6:CounterUDB:sSTSReg:stsreg\/clock                statusicell8        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_2:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \Encoder_2:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Encoder_2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 198984p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8850
-------------------------------------   ---- 
End-of-path arrival time (ps)           8850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Encoder_2:CounterUDB:sC24:counterdp:u0\/z0       datapathcell7    760    760  198984  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell8      0    760  198984  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u1\/z0       datapathcell8   1210   1970  198984  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell9      0   1970  198984  RISE       1
\Encoder_2:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell9   2740   4710  198984  RISE       1
\Encoder_2:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    4140   8850  198984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_2:CounterUDB:sSTSReg:stsreg\/clock                statusicell4        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_5:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \Encoder_5:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Encoder_5:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 198984p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   208333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 207833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8850
-------------------------------------   ---- 
End-of-path arrival time (ps)           8850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Encoder_5:CounterUDB:sC24:counterdp:u0\/z0       datapathcell16    760    760  198984  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell17      0    760  198984  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u1\/z0       datapathcell17   1210   1970  198984  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell18      0   1970  198984  RISE       1
\Encoder_5:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell18   2740   4710  198984  RISE       1
\Encoder_5:CounterUDB:sSTSReg:stsreg\/status_1    statusicell7     4140   8850  198984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Encoder_5:CounterUDB:sSTSReg:stsreg\/clock                statusicell7        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059768p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17376
-------------------------------------   ----- 
End-of-path arrival time (ps)           17376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell33     1250   1250  1059768  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell2      9158  10408  1059768  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell2      3350  13758  1059768  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3618  17376  1059768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14769
-------------------------------------   ----- 
End-of-path arrival time (ps)           14769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell39   1250   1250  1063205  RISE       1
\UART_1:BUART:rx_counter_load\/main_2  macrocell5    7837   9087  1063205  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell5    3350  12437  1063205  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2331  14769  1063205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1065605p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11718
-------------------------------------   ----- 
End-of-path arrival time (ps)           11718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065487  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1  11528  11718  1065605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 1066361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16473
-------------------------------------   ----- 
End-of-path arrival time (ps)           16473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065487  RISE       1
\UART_1:BUART:tx_status_0\/main_2              macrocell3     10609  10799  1066361  RISE       1
\UART_1:BUART:tx_status_0\/q                   macrocell3      3350  14149  1066361  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0              statusicell1    2323  16473  1066361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067276p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10047
-------------------------------------   ----- 
End-of-path arrival time (ps)           10047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell37     1250   1250  1065300  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   8797  10047  1067276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1067577p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9746
-------------------------------------   ---- 
End-of-path arrival time (ps)           9746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell32     1250   1250  1062922  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   8496   9746  1067577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell36     1250   1250  1066371  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   8283   9533  1067791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1068615p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11209
-------------------------------------   ----- 
End-of-path arrival time (ps)           11209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1068615  RISE       1
\UART_1:BUART:txn\/main_3                macrocell31     6839  11209  1068615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell31         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1068860p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10963
-------------------------------------   ----- 
End-of-path arrival time (ps)           10963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell33   1250   1250  1059768  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell34   9713  10963  1068860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1068932p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10891
-------------------------------------   ----- 
End-of-path arrival time (ps)           10891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell40   1250   1250  1066354  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell39   9641  10891  1068932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1069055p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10768
-------------------------------------   ----- 
End-of-path arrival time (ps)           10768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell37   1250   1250  1065300  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell39   9518  10768  1069055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1069062p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell37   1250   1250  1065300  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell38   9511  10761  1069062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1069066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065487  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell33    10567  10757  1069066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1069217p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10607
-------------------------------------   ----- 
End-of-path arrival time (ps)           10607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  1066371  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell39   9357  10607  1069217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1069227p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10596
-------------------------------------   ----- 
End-of-path arrival time (ps)           10596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  1066371  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell38   9346  10596  1069227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069335p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7988
-------------------------------------   ---- 
End-of-path arrival time (ps)           7988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell41     1250   1250  1069335  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6738   7988  1069335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1069460p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell40   1250   1250  1066354  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell38   9113  10363  1069460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1069558p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell41   1250   1250  1069335  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell38   9016  10266  1069558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069768p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10055
-------------------------------------   ----- 
End-of-path arrival time (ps)           10055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell37   1250   1250  1065300  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell42   8805  10055  1069768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1070021p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell34   1250   1250  1064292  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell33   8553   9803  1070021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1070067p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9756
-------------------------------------   ---- 
End-of-path arrival time (ps)           9756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1068809  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell33     6176   9756  1070067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1070099p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  1069335  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell39   8474   9724  1070099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070286p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell36   1250   1250  1066371  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell42   8288   9538  1070286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1070338p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9485
-------------------------------------   ---- 
End-of-path arrival time (ps)           9485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1070338  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell39   7545   9485  1070338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1070341p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9482
-------------------------------------   ---- 
End-of-path arrival time (ps)           9482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1070338  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell38   7542   9482  1070341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1070550p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9273
-------------------------------------   ---- 
End-of-path arrival time (ps)           9273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1070550  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell39   7333   9273  1070550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1070560p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1070550  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell38   7323   9263  1070560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1070604p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9220
-------------------------------------   ---- 
End-of-path arrival time (ps)           9220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell39   1250   1250  1063205  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell40   7970   9220  1070604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1070604p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9220
-------------------------------------   ---- 
End-of-path arrival time (ps)           9220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell39   1250   1250  1063205  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell45   7970   9220  1070604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1070670p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9153
-------------------------------------   ---- 
End-of-path arrival time (ps)           9153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1070670  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell39   7213   9153  1070670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1070678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9145
-------------------------------------   ---- 
End-of-path arrival time (ps)           9145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1070670  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell38   7205   9145  1070678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1070881p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8942
-------------------------------------   ---- 
End-of-path arrival time (ps)           8942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell32   1250   1250  1062922  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell33   7692   8942  1070881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1070987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8836
-------------------------------------   ---- 
End-of-path arrival time (ps)           8836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell33   1250   1250  1059768  RISE       1
\UART_1:BUART:txn\/main_2    macrocell31   7586   8836  1070987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell31         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1070987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8836
-------------------------------------   ---- 
End-of-path arrival time (ps)           8836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell33   1250   1250  1059768  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell35   7586   8836  1070987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1070997p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell33   1250   1250  1059768  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell32   7576   8826  1070997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1071123p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8700
-------------------------------------   ---- 
End-of-path arrival time (ps)           8700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065487  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell32     8510   8700  1071123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1071127p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065487  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell35     8506   8696  1071127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071218p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8605
-------------------------------------   ---- 
End-of-path arrival time (ps)           8605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell40   1250   1250  1066354  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell42   7355   8605  1071218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1071289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8534
-------------------------------------   ---- 
End-of-path arrival time (ps)           8534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell34   1250   1250  1064292  RISE       1
\UART_1:BUART:txn\/main_4    macrocell31   7284   8534  1071289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell31         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1071289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8534
-------------------------------------   ---- 
End-of-path arrival time (ps)           8534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell34   1250   1250  1064292  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell35   7284   8534  1071289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 1071296p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11537
-------------------------------------   ----- 
End-of-path arrival time (ps)           11537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1071296  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell7      2290   5870  1071296  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell7      3350   9220  1071296  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    2317  11537  1071296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1071305p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell34   1250   1250  1064292  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell32   7268   8518  1071305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1071325p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8499
-------------------------------------   ---- 
End-of-path arrival time (ps)           8499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  1066371  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell37   7249   8499  1071325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1071394p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8429
-------------------------------------   ---- 
End-of-path arrival time (ps)           8429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell35   1250   1250  1071394  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell33   7179   8429  1071394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1071449p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8374
-------------------------------------   ---- 
End-of-path arrival time (ps)           8374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell39   1250   1250  1063205  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell37   7124   8374  1071449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell33     1250   1250  1059768  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4493   5743  1071581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1072011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell32   1250   1250  1062922  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell34   6562   7812  1072011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1072215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7608
-------------------------------------   ---- 
End-of-path arrival time (ps)           7608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  1066371  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell40   6358   7608  1072215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1072215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7608
-------------------------------------   ---- 
End-of-path arrival time (ps)           7608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell36   1250   1250  1066371  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell45   6358   7608  1072215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1072257p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell37   1250   1250  1065300  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell40   6317   7567  1072257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1072257p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell37   1250   1250  1065300  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell45   6317   7567  1072257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1072376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7447
-------------------------------------   ---- 
End-of-path arrival time (ps)           7447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell34   1250   1250  1064292  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell34   6197   7447  1072376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1072568p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell40   1250   1250  1066354  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell37   6006   7256  1072568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1073210p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1070670  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell37   4673   6613  1073210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1073233p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1070550  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell37   4650   6590  1073233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1073277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell35   1250   1250  1071394  RISE       1
\UART_1:BUART:txn\/main_6   macrocell31   5297   6547  1073277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell31         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1073284p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1070338  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell37   4600   6540  1073284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1073326p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell35   1250   1250  1071394  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell34   5247   6497  1073326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1073845p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5978
-------------------------------------   ---- 
End-of-path arrival time (ps)           5978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell35   1250   1250  1071394  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell32   4728   5978  1073845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1073891p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell44   1250   1250  1065810  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell45   4682   5932  1073891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1074103p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1070670  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell40   3781   5721  1074103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1074189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell40   1250   1250  1066354  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell40   4385   5635  1074189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1074189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell40   1250   1250  1066354  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell45   4385   5635  1074189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1074200p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell43   1250   1250  1065763  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell45   4374   5624  1074200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1074275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5549
-------------------------------------   ---- 
End-of-path arrival time (ps)           5549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  1069335  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell37   4299   5549  1074275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1074322p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell33   1250   1250  1059768  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell33   4252   5502  1074322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074345p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell39   1250   1250  1063205  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell42   4229   5479  1074345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1074566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065487  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell34     5068   5258  1074566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1074581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5243
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1070338  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell40   3303   5243  1074581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1074582p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell37   1250   1250  1065300  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell37   3992   5242  1074582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1074610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1070550  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell40   3273   5213  1074610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 1074688p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074688  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell43   3195   5135  1074688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 1074688p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074688  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell44   3195   5135  1074688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 1074690p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074690  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell43   3193   5133  1074690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 1074690p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074690  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell44   3193   5133  1074690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074692p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell39   1250   1250  1063205  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell38   3881   5131  1074692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1074832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell32   1250   1250  1062922  RISE       1
\UART_1:BUART:txn\/main_1    macrocell31   3742   4992  1074832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell31         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1074832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell32   1250   1250  1062922  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell35   3742   4992  1074832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1074836p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell32   1250   1250  1062922  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell32   3737   4987  1074836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 1074847p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell44   1250   1250  1065810  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell43   3726   4976  1074847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 1074847p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell44   1250   1250  1065810  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell44   3726   4976  1074847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1074859p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell44   1250   1250  1065810  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell37   3714   4964  1074859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1074969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074969  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell31     4664   4854  1074969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell31         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1074988p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074969  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell32     4645   4835  1074988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 1075099p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell43   1250   1250  1065763  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell43   3474   4724  1075099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075100p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell43   1250   1250  1065763  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell37   3474   4724  1075100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  1069335  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell40   3409   4659  1075164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1075164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  1069335  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell45   3409   4659  1075164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell39   1250   1250  1063205  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell39   3310   4560  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 1075457p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell45    1250   1250  1075457  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   6126   7376  1075457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075567p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075567  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell41   2316   4256  1075567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074688  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell41   2312   4252  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074690  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell41   2310   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell38     1250   1250  1072894  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3028   4278  1075926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1076060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3763
-------------------------------------   ---- 
End-of-path arrival time (ps)           3763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074969  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell34     3573   3763  1076060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1076256p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell31         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell31   1250   1250  1076256  RISE       1
\UART_1:BUART:txn\/main_0  macrocell31   2318   3568  1076256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell31         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1076266p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell46   1250   1250  1076266  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell40   2307   3557  1076266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell40         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

