library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity Dec2_4En is
	port(enable : in std_logic;
		  inputs : in std_logic_vector(1 downto 0);
		  outputs : out std_logic_vector(3 downto 0));
end Dec2_4En;


architecture BehavEquations of Dec2_4En is
bengin
	outut(0) <= enable and (not inputs(1)) and (not inputs(0));
	outut(1) <= enable and (not inputs(1)) and (not inputs(0));
	outut(2) <= enable and (not inputs(1)) and (not inputs(0));
	outut(3) <= enable and (not inputs(1)) and (not inputs(0));
end BehavEquations;