// Seed: 812338272
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  tri1  id_5,
    input  uwire id_6,
    input  wor   id_7,
    output tri1  id_8
    , id_13,
    input  wor   id_9,
    input  tri0  id_10,
    input  tri   id_11
);
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    output wand id_3,
    input wor id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wand id_7
);
  module_0(
      id_7, id_0, id_4, id_0, id_6, id_4, id_1, id_6, id_3, id_0, id_0, id_7
  );
endmodule
