<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/HaswellMsr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_haswell_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">HaswellMsr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PLATFORM_INFO_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_LBR_SELECT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g_c___i_r_t_l1___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKGC_IRTL1_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g_c___i_r_t_l2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKGC_IRTL2_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___n_o_m_i_n_a_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_NOMINAL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___l_e_v_e_l1___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_LEVEL1_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___l_e_v_e_l2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_LEVEL2_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___t_u_r_b_o___a_c_t_i_v_a_t_i_o_n___r_a_t_i_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_TURBO_ACTIVATION_RATIO_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_CST_CONFIG_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_HASWELL_SMM_MCA_CAP_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_TURBO_RATIO_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_GLOBAL_CTRL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_GLOBAL_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_FIXED_CTRL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_FIXED_CTR_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___c_b_o___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_CBO_CONFIG_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___s_m_m___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_SMM_FEATURE_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_RAPL_POWER_UNIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CORE_PERF_LIMIT_REASONS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___g_r_a_p_h_i_c_s___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_GRAPHICS_PERF_LIMIT_REASONS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___r_i_n_g___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_RING_PERF_LIMIT_REASONS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c8___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_C8_RESIDENCY_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c9___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_C9_RESIDENCY_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c10___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_C10_RESIDENCY_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aadbbc6cfc1babfdad1b379abcad4074a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#aadbbc6cfc1babfdad1b379abcad4074a">IS_HASWELL_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:aadbbc6cfc1babfdad1b379abcad4074a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1603985ac962e3074a84d2844257c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#add1603985ac962e3074a84d2844257c2">MSR_HASWELL_PLATFORM_INFO</a>&#160;&#160;&#160;0x000000CE</td></tr>
<tr class="separator:add1603985ac962e3074a84d2844257c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed0a4be3e7f52d8bb9374df02cba8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#aeed0a4be3e7f52d8bb9374df02cba8a5">MSR_HASWELL_IA32_PERFEVTSEL2</a>&#160;&#160;&#160;0x00000188</td></tr>
<tr class="separator:aeed0a4be3e7f52d8bb9374df02cba8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86de8dea864f4430e29c313eb58b0a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a86de8dea864f4430e29c313eb58b0a86">MSR_HASWELL_LBR_SELECT</a>&#160;&#160;&#160;0x000001C8</td></tr>
<tr class="separator:a86de8dea864f4430e29c313eb58b0a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd4cffd97aeb65de57cf4f59c79f060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a6cd4cffd97aeb65de57cf4f59c79f060">MSR_HASWELL_PKGC_IRTL1</a>&#160;&#160;&#160;0x0000060B</td></tr>
<tr class="separator:a6cd4cffd97aeb65de57cf4f59c79f060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c9f01d420be223bc365988cae9ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a54c9f01d420be223bc365988cae9ccef">MSR_HASWELL_PKGC_IRTL2</a>&#160;&#160;&#160;0x0000060C</td></tr>
<tr class="separator:a54c9f01d420be223bc365988cae9ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae51cf295eaaf4af7d6453d44b2233b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#ae51cf295eaaf4af7d6453d44b2233b0d">MSR_HASWELL_PKG_PERF_STATUS</a>&#160;&#160;&#160;0x00000613</td></tr>
<tr class="separator:ae51cf295eaaf4af7d6453d44b2233b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a975cc4b20b38fc88e8d634e657240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a39a975cc4b20b38fc88e8d634e657240">MSR_HASWELL_DRAM_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000619</td></tr>
<tr class="separator:a39a975cc4b20b38fc88e8d634e657240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae2ab9a0885e6f398dc01acea008b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#adae2ab9a0885e6f398dc01acea008b69">MSR_HASWELL_DRAM_PERF_STATUS</a>&#160;&#160;&#160;0x0000061B</td></tr>
<tr class="separator:adae2ab9a0885e6f398dc01acea008b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a0fd071d0896fb5cf2e074f271d998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a68a0fd071d0896fb5cf2e074f271d998">MSR_HASWELL_CONFIG_TDP_NOMINAL</a>&#160;&#160;&#160;0x00000648</td></tr>
<tr class="separator:a68a0fd071d0896fb5cf2e074f271d998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bdf9854dc71ea3e09967934009841b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a4bdf9854dc71ea3e09967934009841b5">MSR_HASWELL_CONFIG_TDP_LEVEL1</a>&#160;&#160;&#160;0x00000649</td></tr>
<tr class="separator:a4bdf9854dc71ea3e09967934009841b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1553fc951c5789e6bcfbb16fdf2e4a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a1553fc951c5789e6bcfbb16fdf2e4a08">MSR_HASWELL_CONFIG_TDP_LEVEL2</a>&#160;&#160;&#160;0x0000064A</td></tr>
<tr class="separator:a1553fc951c5789e6bcfbb16fdf2e4a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46215851353237e1dc0f879bb87e7cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a46215851353237e1dc0f879bb87e7cf5">MSR_HASWELL_CONFIG_TDP_CONTROL</a>&#160;&#160;&#160;0x0000064B</td></tr>
<tr class="separator:a46215851353237e1dc0f879bb87e7cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd9663aba54c664d14339e07618b9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#acdd9663aba54c664d14339e07618b9c8">MSR_HASWELL_TURBO_ACTIVATION_RATIO</a>&#160;&#160;&#160;0x0000064C</td></tr>
<tr class="separator:acdd9663aba54c664d14339e07618b9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b564e91c1132b9ea3e5897602d7335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#af4b564e91c1132b9ea3e5897602d7335">MSR_HASWELL_PKG_CST_CONFIG_CONTROL</a>&#160;&#160;&#160;0x000000E2</td></tr>
<tr class="separator:af4b564e91c1132b9ea3e5897602d7335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d25728788b054114004727a550473f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a2d25728788b054114004727a550473f9">MSR_HASWELL_SMM_MCA_CAP</a>&#160;&#160;&#160;0x0000017D</td></tr>
<tr class="separator:a2d25728788b054114004727a550473f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed4a5a6418b73bf3db09dd753da6e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a8ed4a5a6418b73bf3db09dd753da6e77">MSR_HASWELL_TURBO_RATIO_LIMIT</a>&#160;&#160;&#160;0x000001AD</td></tr>
<tr class="separator:a8ed4a5a6418b73bf3db09dd753da6e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff294b6ccbb1d4d3f2784d60a4d7ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#aaff294b6ccbb1d4d3f2784d60a4d7ba0">MSR_HASWELL_UNC_PERF_GLOBAL_CTRL</a>&#160;&#160;&#160;0x00000391</td></tr>
<tr class="separator:aaff294b6ccbb1d4d3f2784d60a4d7ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede5826adbf3e02acad8af72712492b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#aede5826adbf3e02acad8af72712492b4">MSR_HASWELL_UNC_PERF_GLOBAL_STATUS</a>&#160;&#160;&#160;0x00000392</td></tr>
<tr class="separator:aede5826adbf3e02acad8af72712492b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912ffada36003d37e126e52f9fa7a1fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a912ffada36003d37e126e52f9fa7a1fb">MSR_HASWELL_UNC_PERF_FIXED_CTRL</a>&#160;&#160;&#160;0x00000394</td></tr>
<tr class="separator:a912ffada36003d37e126e52f9fa7a1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b96aa900e16661e759925b53537689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a00b96aa900e16661e759925b53537689">MSR_HASWELL_UNC_PERF_FIXED_CTR</a>&#160;&#160;&#160;0x00000395</td></tr>
<tr class="separator:a00b96aa900e16661e759925b53537689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada32b01932a80e061bd6c868af7437fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#ada32b01932a80e061bd6c868af7437fd">MSR_HASWELL_UNC_CBO_CONFIG</a>&#160;&#160;&#160;0x00000396</td></tr>
<tr class="separator:ada32b01932a80e061bd6c868af7437fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b987fa3cf17b6dab14d2b87327ac12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a34b987fa3cf17b6dab14d2b87327ac12">MSR_HASWELL_UNC_ARB_PERFCTR0</a>&#160;&#160;&#160;0x000003B0</td></tr>
<tr class="separator:a34b987fa3cf17b6dab14d2b87327ac12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84141dfb065cfac1f97212ad74022136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a84141dfb065cfac1f97212ad74022136">MSR_HASWELL_UNC_ARB_PERFCTR1</a>&#160;&#160;&#160;0x000003B1</td></tr>
<tr class="separator:a84141dfb065cfac1f97212ad74022136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861e821906dbff99df0b72f807b524d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a861e821906dbff99df0b72f807b524d0">MSR_HASWELL_UNC_ARB_PERFEVTSEL0</a>&#160;&#160;&#160;0x000003B2</td></tr>
<tr class="separator:a861e821906dbff99df0b72f807b524d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d045dc753bcaed2ee757cdea5b4944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a92d045dc753bcaed2ee757cdea5b4944">MSR_HASWELL_UNC_ARB_PERFEVTSEL1</a>&#160;&#160;&#160;0x000003B3</td></tr>
<tr class="separator:a92d045dc753bcaed2ee757cdea5b4944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea4e89bcc0c7589e7e273d3578b709e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a1ea4e89bcc0c7589e7e273d3578b709e">MSR_HASWELL_SMM_FEATURE_CONTROL</a>&#160;&#160;&#160;0x000004E0</td></tr>
<tr class="separator:a1ea4e89bcc0c7589e7e273d3578b709e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a07c23a9ed90c47e45f443a6281a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a40a07c23a9ed90c47e45f443a6281a1f">MSR_HASWELL_SMM_DELAYED</a>&#160;&#160;&#160;0x000004E2</td></tr>
<tr class="separator:a40a07c23a9ed90c47e45f443a6281a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52adcc6d5194239b0f1c1fc032afa34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a52adcc6d5194239b0f1c1fc032afa34b">MSR_HASWELL_SMM_BLOCKED</a>&#160;&#160;&#160;0x000004E3</td></tr>
<tr class="separator:a52adcc6d5194239b0f1c1fc032afa34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45eba4ea86c8d098ff0eec8854578da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#af45eba4ea86c8d098ff0eec8854578da">MSR_HASWELL_RAPL_POWER_UNIT</a>&#160;&#160;&#160;0x00000606</td></tr>
<tr class="separator:af45eba4ea86c8d098ff0eec8854578da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa410de4a1c0fbbecd5682cb0e09cdcca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#aa410de4a1c0fbbecd5682cb0e09cdcca">MSR_HASWELL_PP0_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000639</td></tr>
<tr class="separator:aa410de4a1c0fbbecd5682cb0e09cdcca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6a861417cd953778c9b102be4ac686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#aff6a861417cd953778c9b102be4ac686">MSR_HASWELL_PP1_POWER_LIMIT</a>&#160;&#160;&#160;0x00000640</td></tr>
<tr class="separator:aff6a861417cd953778c9b102be4ac686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5c3478950fe59fa8735b986b852140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#aee5c3478950fe59fa8735b986b852140">MSR_HASWELL_PP1_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000641</td></tr>
<tr class="separator:aee5c3478950fe59fa8735b986b852140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4dc89233d454c74dd97322a992bb38a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#ad4dc89233d454c74dd97322a992bb38a">MSR_HASWELL_PP1_POLICY</a>&#160;&#160;&#160;0x00000642</td></tr>
<tr class="separator:ad4dc89233d454c74dd97322a992bb38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ae1c997f3f30888ac5cb4bc11168a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a31ae1c997f3f30888ac5cb4bc11168a4">MSR_HASWELL_CORE_PERF_LIMIT_REASONS</a>&#160;&#160;&#160;0x00000690</td></tr>
<tr class="separator:a31ae1c997f3f30888ac5cb4bc11168a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad273484d9eabaa5169a97be535acef15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#ad273484d9eabaa5169a97be535acef15">MSR_HASWELL_GRAPHICS_PERF_LIMIT_REASONS</a>&#160;&#160;&#160;0x000006B0</td></tr>
<tr class="separator:ad273484d9eabaa5169a97be535acef15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d20db2965932620031cc155a331beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a20d20db2965932620031cc155a331beb">MSR_HASWELL_RING_PERF_LIMIT_REASONS</a>&#160;&#160;&#160;0x000006B1</td></tr>
<tr class="separator:a20d20db2965932620031cc155a331beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255f4c19b49c8270a65d89b1c295649f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a255f4c19b49c8270a65d89b1c295649f">MSR_HASWELL_UNC_CBO_0_PERFEVTSEL0</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr class="separator:a255f4c19b49c8270a65d89b1c295649f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a1f6ca1ce0d094581a360260942dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a2a1f6ca1ce0d094581a360260942dc0d">MSR_HASWELL_UNC_CBO_0_PERFEVTSEL1</a>&#160;&#160;&#160;0x00000701</td></tr>
<tr class="separator:a2a1f6ca1ce0d094581a360260942dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad524f4ff761120b0607c8f49fa7048d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#ad524f4ff761120b0607c8f49fa7048d5">MSR_HASWELL_UNC_CBO_0_PERFCTR0</a>&#160;&#160;&#160;0x00000706</td></tr>
<tr class="separator:ad524f4ff761120b0607c8f49fa7048d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54433d1b701d29adf56ed45eb63e3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#ac54433d1b701d29adf56ed45eb63e3d2">MSR_HASWELL_UNC_CBO_0_PERFCTR1</a>&#160;&#160;&#160;0x00000707</td></tr>
<tr class="separator:ac54433d1b701d29adf56ed45eb63e3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e5e1c27179a2f8676bdf02c0579580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a59e5e1c27179a2f8676bdf02c0579580">MSR_HASWELL_UNC_CBO_1_PERFEVTSEL0</a>&#160;&#160;&#160;0x00000710</td></tr>
<tr class="separator:a59e5e1c27179a2f8676bdf02c0579580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2468a7a2af8eee24348047f00d22d184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a2468a7a2af8eee24348047f00d22d184">MSR_HASWELL_UNC_CBO_1_PERFEVTSEL1</a>&#160;&#160;&#160;0x00000711</td></tr>
<tr class="separator:a2468a7a2af8eee24348047f00d22d184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b9e7f2d9ae9a1cd564edf0c6a466b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#ac4b9e7f2d9ae9a1cd564edf0c6a466b1">MSR_HASWELL_UNC_CBO_1_PERFCTR0</a>&#160;&#160;&#160;0x00000716</td></tr>
<tr class="separator:ac4b9e7f2d9ae9a1cd564edf0c6a466b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ecb7ce519384dfacc98b8d28b3855d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#ae6ecb7ce519384dfacc98b8d28b3855d">MSR_HASWELL_UNC_CBO_1_PERFCTR1</a>&#160;&#160;&#160;0x00000717</td></tr>
<tr class="separator:ae6ecb7ce519384dfacc98b8d28b3855d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa2c5738b4fdf23f60f5711b0d18b058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#afa2c5738b4fdf23f60f5711b0d18b058">MSR_HASWELL_UNC_CBO_2_PERFEVTSEL0</a>&#160;&#160;&#160;0x00000720</td></tr>
<tr class="separator:afa2c5738b4fdf23f60f5711b0d18b058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af172e2e4bedf5edc42d4fe6acde352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a1af172e2e4bedf5edc42d4fe6acde352">MSR_HASWELL_UNC_CBO_2_PERFEVTSEL1</a>&#160;&#160;&#160;0x00000721</td></tr>
<tr class="separator:a1af172e2e4bedf5edc42d4fe6acde352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9fe5b2c854aad0144a90a04ea672d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#aae9fe5b2c854aad0144a90a04ea672d4">MSR_HASWELL_UNC_CBO_2_PERFCTR0</a>&#160;&#160;&#160;0x00000726</td></tr>
<tr class="separator:aae9fe5b2c854aad0144a90a04ea672d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34bed5f96f09b5570ea555c8ef5e2fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#aa34bed5f96f09b5570ea555c8ef5e2fe">MSR_HASWELL_UNC_CBO_2_PERFCTR1</a>&#160;&#160;&#160;0x00000727</td></tr>
<tr class="separator:aa34bed5f96f09b5570ea555c8ef5e2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcb80986a868190b7bfc8f6cc375d019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#adcb80986a868190b7bfc8f6cc375d019">MSR_HASWELL_UNC_CBO_3_PERFEVTSEL0</a>&#160;&#160;&#160;0x00000730</td></tr>
<tr class="separator:adcb80986a868190b7bfc8f6cc375d019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5336c8646fc28ade1bf5c44a31aed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a5a5336c8646fc28ade1bf5c44a31aed0">MSR_HASWELL_UNC_CBO_3_PERFEVTSEL1</a>&#160;&#160;&#160;0x00000731</td></tr>
<tr class="separator:a5a5336c8646fc28ade1bf5c44a31aed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5c2cdf4d8259d746120925e9e470773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#ac5c2cdf4d8259d746120925e9e470773">MSR_HASWELL_UNC_CBO_3_PERFCTR0</a>&#160;&#160;&#160;0x00000736</td></tr>
<tr class="separator:ac5c2cdf4d8259d746120925e9e470773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cb1bff146c474900e7d2bcdab78be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a33cb1bff146c474900e7d2bcdab78be9">MSR_HASWELL_UNC_CBO_3_PERFCTR1</a>&#160;&#160;&#160;0x00000737</td></tr>
<tr class="separator:a33cb1bff146c474900e7d2bcdab78be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36159582a788d37941fb24f5b617c318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a36159582a788d37941fb24f5b617c318">MSR_HASWELL_PKG_C8_RESIDENCY</a>&#160;&#160;&#160;0x00000630</td></tr>
<tr class="separator:a36159582a788d37941fb24f5b617c318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c39839d277a94c8b4c7f2cf12ea3fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a7c39839d277a94c8b4c7f2cf12ea3fdc">MSR_HASWELL_PKG_C9_RESIDENCY</a>&#160;&#160;&#160;0x00000631</td></tr>
<tr class="separator:a7c39839d277a94c8b4c7f2cf12ea3fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac654d3665130067be1f549490b9cea69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#ac654d3665130067be1f549490b9cea69">MSR_HASWELL_PKG_C10_RESIDENCY</a>&#160;&#160;&#160;0x00000632</td></tr>
<tr class="separator:ac654d3665130067be1f549490b9cea69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a735aab5b02d2703e51225b5fb39e7dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#a735aab5b02d2703e51225b5fb39e7dce">MSR_HASWELL_IA32_PERFEVTSEL0</a>&#160;&#160;&#160;0x00000186</td></tr>
<tr class="separator:a735aab5b02d2703e51225b5fb39e7dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7db31f47916219ed61df3747f07184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#aae7db31f47916219ed61df3747f07184">MSR_HASWELL_IA32_PERFEVTSEL1</a>&#160;&#160;&#160;0x00000187</td></tr>
<tr class="separator:aae7db31f47916219ed61df3747f07184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2f1eb65b1bd2e687c07f3ca6280ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_msr_8h.html#aee2f1eb65b1bd2e687c07f3ca6280ea4">MSR_HASWELL_IA32_PERFEVTSEL3</a>&#160;&#160;&#160;0x00000189</td></tr>
<tr class="separator:aee2f1eb65b1bd2e687c07f3ca6280ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for Intel processors based on the Haswell microarchitecture.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="aadbbc6cfc1babfdad1b379abcad4074a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_HASWELL_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x06 &amp;&amp; \</div>
<div class="line">   (                        \</div>
<div class="line">    DisplayModel == 0x3C || \</div>
<div class="line">    DisplayModel == 0x45 || \</div>
<div class="line">    DisplayModel == 0x46    \</div>
<div class="line">    )                       \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is Intel processors based on the Haswell microarchitecture?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a46215851353237e1dc0f879bb87e7cf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_CONFIG_TDP_CONTROL&#160;&#160;&#160;0x0000064B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. ConfigTDP Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_CONFIG_TDP_CONTROL (0x0000064B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a2a68f006cbf44b0a955e7e696df08658">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a46215851353237e1dc0f879bb87e7cf5">MSR_HASWELL_CONFIG_TDP_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a46215851353237e1dc0f879bb87e7cf5">MSR_HASWELL_CONFIG_TDP_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a2a68f006cbf44b0a955e7e696df08658">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_CONFIG_TDP_CONTROL is defined as MSR_CONFIG_TDP_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4bdf9854dc71ea3e09967934009841b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_CONFIG_TDP_LEVEL1&#160;&#160;&#160;0x00000649</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. ConfigTDP Level 1 ratio and power level (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_CONFIG_TDP_LEVEL1 (0x00000649) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___l_e_v_e_l1___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_LEVEL1_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___l_e_v_e_l1___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_LEVEL1_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___l_e_v_e_l1___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_LEVEL1_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___l_e_v_e_l1___r_e_g_i_s_t_e_r.html#a02ece2a1e347c78ca030783a2e6e02bc">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a4bdf9854dc71ea3e09967934009841b5">MSR_HASWELL_CONFIG_TDP_LEVEL1</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_CONFIG_TDP_LEVEL1 is defined as MSR_CONFIG_TDP_LEVEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1553fc951c5789e6bcfbb16fdf2e4a08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_CONFIG_TDP_LEVEL2&#160;&#160;&#160;0x0000064A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. ConfigTDP Level 2 ratio and power level (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_CONFIG_TDP_LEVEL2 (0x0000064A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___l_e_v_e_l2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_LEVEL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___l_e_v_e_l2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_LEVEL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___l_e_v_e_l2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_LEVEL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___l_e_v_e_l2___r_e_g_i_s_t_e_r.html#ada875cf099ae1e1f8ed542aeba20d227">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a1553fc951c5789e6bcfbb16fdf2e4a08">MSR_HASWELL_CONFIG_TDP_LEVEL2</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_CONFIG_TDP_LEVEL2 is defined as MSR_CONFIG_TDP_LEVEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a68a0fd071d0896fb5cf2e074f271d998"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_CONFIG_TDP_NOMINAL&#160;&#160;&#160;0x00000648</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Base TDP Ratio (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_CONFIG_TDP_NOMINAL (0x00000648) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___n_o_m_i_n_a_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_NOMINAL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___n_o_m_i_n_a_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_NOMINAL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___n_o_m_i_n_a_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CONFIG_TDP_NOMINAL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___c_o_n_f_i_g___t_d_p___n_o_m_i_n_a_l___r_e_g_i_s_t_e_r.html#afdd6e98e8b9ab816d7f23cde23fa4239">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a68a0fd071d0896fb5cf2e074f271d998">MSR_HASWELL_CONFIG_TDP_NOMINAL</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_CONFIG_TDP_NOMINAL is defined as MSR_CONFIG_TDP_NOMINAL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a31ae1c997f3f30888ac5cb4bc11168a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_CORE_PERF_LIMIT_REASONS&#160;&#160;&#160;0x00000690</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Indicator of Frequency Clipping in Processor Cores (R/W) (frequency refers to processor core frequency).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_CORE_PERF_LIMIT_REASONS (0x00000690) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CORE_PERF_LIMIT_REASONS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CORE_PERF_LIMIT_REASONS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_CORE_PERF_LIMIT_REASONS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#aceb275f12c5a289a7d8dfd43ee0b21e4">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a31ae1c997f3f30888ac5cb4bc11168a4">MSR_HASWELL_CORE_PERF_LIMIT_REASONS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a31ae1c997f3f30888ac5cb4bc11168a4">MSR_HASWELL_CORE_PERF_LIMIT_REASONS</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#aceb275f12c5a289a7d8dfd43ee0b21e4">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_CORE_PERF_LIMIT_REASONS is defined as MSR_CORE_PERF_LIMIT_REASONS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a39a975cc4b20b38fc88e8d634e657240"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_DRAM_ENERGY_STATUS&#160;&#160;&#160;0x00000619</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM Energy Status (R/O) See Section 14.9.5, "DRAM RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_DRAM_ENERGY_STATUS (0x00000619) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a39a975cc4b20b38fc88e8d634e657240">MSR_HASWELL_DRAM_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_DRAM_ENERGY_STATUS is defined as MSR_DRAM_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adae2ab9a0885e6f398dc01acea008b69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_DRAM_PERF_STATUS&#160;&#160;&#160;0x0000061B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM Performance Throttling Status (R/O) See Section 14.9.5, "DRAM
RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_DRAM_PERF_STATUS (0x0000061B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#adae2ab9a0885e6f398dc01acea008b69">MSR_HASWELL_DRAM_PERF_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_DRAM_PERF_STATUS is defined as MSR_DRAM_PERF_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad273484d9eabaa5169a97be535acef15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_GRAPHICS_PERF_LIMIT_REASONS&#160;&#160;&#160;0x000006B0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Indicator of Frequency Clipping in the Processor Graphics (R/W) (frequency refers to processor graphics frequency).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_GRAPHICS_PERF_LIMIT_REASONS (0x000006B0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___g_r_a_p_h_i_c_s___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_GRAPHICS_PERF_LIMIT_REASONS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___g_r_a_p_h_i_c_s___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_GRAPHICS_PERF_LIMIT_REASONS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___g_r_a_p_h_i_c_s___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_GRAPHICS_PERF_LIMIT_REASONS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___g_r_a_p_h_i_c_s___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a3cc84126d037a504bec78299a7497b0e">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ad273484d9eabaa5169a97be535acef15">MSR_HASWELL_GRAPHICS_PERF_LIMIT_REASONS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ad273484d9eabaa5169a97be535acef15">MSR_HASWELL_GRAPHICS_PERF_LIMIT_REASONS</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___g_r_a_p_h_i_c_s___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a3cc84126d037a504bec78299a7497b0e">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_GRAPHICS_PERF_LIMIT_REASONS is defined as MSR_GRAPHICS_PERF_LIMIT_REASONS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a735aab5b02d2703e51225b5fb39e7dce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_IA32_PERFEVTSEL0&#160;&#160;&#160;0x00000186</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Performance Event Select for Counter n (R/W) Supports all fields described inTable 2-2 and the fields below.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_IA32_PERFEVTSELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a9366b85e526a293caa3e292f5643214b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a735aab5b02d2703e51225b5fb39e7dce">MSR_HASWELL_IA32_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a735aab5b02d2703e51225b5fb39e7dce">MSR_HASWELL_IA32_PERFEVTSEL0</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a9366b85e526a293caa3e292f5643214b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_IA32_PERFEVTSEL0 is defined as IA32_PERFEVTSEL0 in SDM. MSR_HASWELL_IA32_PERFEVTSEL1 is defined as IA32_PERFEVTSEL1 in SDM. MSR_HASWELL_IA32_PERFEVTSEL3 is defined as IA32_PERFEVTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aae7db31f47916219ed61df3747f07184"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_IA32_PERFEVTSEL1&#160;&#160;&#160;0x00000187</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Performance Event Select for Counter n (R/W) Supports all fields described inTable 2-2 and the fields below.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_IA32_PERFEVTSELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a9366b85e526a293caa3e292f5643214b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a735aab5b02d2703e51225b5fb39e7dce">MSR_HASWELL_IA32_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a735aab5b02d2703e51225b5fb39e7dce">MSR_HASWELL_IA32_PERFEVTSEL0</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a9366b85e526a293caa3e292f5643214b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_IA32_PERFEVTSEL0 is defined as IA32_PERFEVTSEL0 in SDM. MSR_HASWELL_IA32_PERFEVTSEL1 is defined as IA32_PERFEVTSEL1 in SDM. MSR_HASWELL_IA32_PERFEVTSEL3 is defined as IA32_PERFEVTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aeed0a4be3e7f52d8bb9374df02cba8a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_IA32_PERFEVTSEL2&#160;&#160;&#160;0x00000188</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Performance Event Select for Counter 2 (R/W) Supports all fields described inTable 2-2 and the fields below.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_IA32_PERFEVTSEL2 (0x00000188) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#afcb5ccee0e1dc482ccb782a9b4e796d1">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aeed0a4be3e7f52d8bb9374df02cba8a5">MSR_HASWELL_IA32_PERFEVTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aeed0a4be3e7f52d8bb9374df02cba8a5">MSR_HASWELL_IA32_PERFEVTSEL2</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#afcb5ccee0e1dc482ccb782a9b4e796d1">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_IA32_PERFEVTSEL2 is defined as IA32_PERFEVTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aee2f1eb65b1bd2e687c07f3ca6280ea4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_IA32_PERFEVTSEL3&#160;&#160;&#160;0x00000189</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Performance Event Select for Counter n (R/W) Supports all fields described inTable 2-2 and the fields below.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_IA32_PERFEVTSELn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a9366b85e526a293caa3e292f5643214b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a735aab5b02d2703e51225b5fb39e7dce">MSR_HASWELL_IA32_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a735aab5b02d2703e51225b5fb39e7dce">MSR_HASWELL_IA32_PERFEVTSEL0</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#a9366b85e526a293caa3e292f5643214b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_IA32_PERFEVTSEL0 is defined as IA32_PERFEVTSEL0 in SDM. MSR_HASWELL_IA32_PERFEVTSEL1 is defined as IA32_PERFEVTSEL1 in SDM. MSR_HASWELL_IA32_PERFEVTSEL3 is defined as IA32_PERFEVTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a86de8dea864f4430e29c313eb58b0a86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_LBR_SELECT&#160;&#160;&#160;0x000001C8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record Filtering Select Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_LBR_SELECT (0x000001C8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_LBR_SELECT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_LBR_SELECT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_LBR_SELECT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html#aaae8d44b0a26abed1e6293a0210798bc">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a86de8dea864f4430e29c313eb58b0a86">MSR_HASWELL_LBR_SELECT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a86de8dea864f4430e29c313eb58b0a86">MSR_HASWELL_LBR_SELECT</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html#aaae8d44b0a26abed1e6293a0210798bc">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_LBR_SELECT is defined as MSR_LBR_SELECT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac654d3665130067be1f549490b9cea69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_PKG_C10_RESIDENCY&#160;&#160;&#160;0x00000632</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_PKG_C10_RESIDENCY (0x00000632) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c10___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_C10_RESIDENCY_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c10___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_C10_RESIDENCY_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c10___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_C10_RESIDENCY_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c10___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html#afcb2ac3093530e32c03c01d40f256896">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ac654d3665130067be1f549490b9cea69">MSR_HASWELL_PKG_C10_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ac654d3665130067be1f549490b9cea69">MSR_HASWELL_PKG_C10_RESIDENCY</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c10___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html#afcb2ac3093530e32c03c01d40f256896">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_PKG_C10_RESIDENCY is defined as MSR_PKG_C10_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a36159582a788d37941fb24f5b617c318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_PKG_C8_RESIDENCY&#160;&#160;&#160;0x00000630</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_PKG_C8_RESIDENCY (0x00000630) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c8___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_C8_RESIDENCY_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c8___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_C8_RESIDENCY_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c8___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_C8_RESIDENCY_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c8___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html#aef1232584ba8e7fda7e91c651a7531b0">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a36159582a788d37941fb24f5b617c318">MSR_HASWELL_PKG_C8_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a36159582a788d37941fb24f5b617c318">MSR_HASWELL_PKG_C8_RESIDENCY</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c8___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html#aef1232584ba8e7fda7e91c651a7531b0">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_PKG_C8_RESIDENCY is defined as MSR_PKG_C8_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7c39839d277a94c8b4c7f2cf12ea3fdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_PKG_C9_RESIDENCY&#160;&#160;&#160;0x00000631</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_PKG_C9_RESIDENCY (0x00000631) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c9___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_C9_RESIDENCY_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c9___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_C9_RESIDENCY_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c9___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_C9_RESIDENCY_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c9___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html#a1e7eb5a4a46d49a063ae6903cc6a63ad">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a7c39839d277a94c8b4c7f2cf12ea3fdc">MSR_HASWELL_PKG_C9_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a7c39839d277a94c8b4c7f2cf12ea3fdc">MSR_HASWELL_PKG_C9_RESIDENCY</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c9___r_e_s_i_d_e_n_c_y___r_e_g_i_s_t_e_r.html#a1e7eb5a4a46d49a063ae6903cc6a63ad">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_PKG_C9_RESIDENCY is defined as MSR_PKG_C9_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af4b564e91c1132b9ea3e5897602d7335"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_PKG_CST_CONFIG_CONTROL&#160;&#160;&#160;0x000000E2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. C-State Configuration Control (R/W) Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI Cstates. <code>See <a href="http://biosbits.org">http://biosbits.org</a>. &lt;<a href="http://biosbits.org">http://biosbits.org</a>&gt;</code>__.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_PKG_CST_CONFIG_CONTROL (0x000000E2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_CST_CONFIG_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_CST_CONFIG_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKG_CST_CONFIG_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#ae02ca191560111e51721d311d576a764">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#af4b564e91c1132b9ea3e5897602d7335">MSR_HASWELL_PKG_CST_CONFIG_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#af4b564e91c1132b9ea3e5897602d7335">MSR_HASWELL_PKG_CST_CONFIG_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#ae02ca191560111e51721d311d576a764">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_PKG_CST_CONFIG_CONTROL is defined as MSR_PKG_CST_CONFIG_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae51cf295eaaf4af7d6453d44b2233b0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_PKG_PERF_STATUS&#160;&#160;&#160;0x00000613</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PKG Perf Status (R/O) See Section 14.9.3, "Package RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_PKG_PERF_STATUS (0x00000613) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ae51cf295eaaf4af7d6453d44b2233b0d">MSR_HASWELL_PKG_PERF_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_PKG_PERF_STATUS is defined as MSR_PKG_PERF_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6cd4cffd97aeb65de57cf4f59c79f060"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_PKGC_IRTL1&#160;&#160;&#160;0x0000060B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Package C6/C7 Interrupt Response Limit 1 (R/W) This MSR defines the interrupt response time limit used by the processor to manage transition to package C6 or C7 state. The latency programmed in this register is for the shorter-latency sub C-states used by an MWAIT hint to C6 or C7 state. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_PKGC_IRTL1 (0x0000060B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g_c___i_r_t_l1___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKGC_IRTL1_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g_c___i_r_t_l1___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKGC_IRTL1_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g_c___i_r_t_l1___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKGC_IRTL1_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g_c___i_r_t_l1___r_e_g_i_s_t_e_r.html#a311f8aa01b7cc74e262c602631086618">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a6cd4cffd97aeb65de57cf4f59c79f060">MSR_HASWELL_PKGC_IRTL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a6cd4cffd97aeb65de57cf4f59c79f060">MSR_HASWELL_PKGC_IRTL1</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g_c___i_r_t_l1___r_e_g_i_s_t_e_r.html#a311f8aa01b7cc74e262c602631086618">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_PKGC_IRTL1 is defined as MSR_PKGC_IRTL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a54c9f01d420be223bc365988cae9ccef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_PKGC_IRTL2&#160;&#160;&#160;0x0000060C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Package C6/C7 Interrupt Response Limit 2 (R/W) This MSR defines the interrupt response time limit used by the processor to manage transition to package C6 or C7 state. The latency programmed in this register is for the longer-latency sub Cstates used by an MWAIT hint to C6 or C7 state. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_PKGC_IRTL2 (0x0000060C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g_c___i_r_t_l2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKGC_IRTL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g_c___i_r_t_l2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKGC_IRTL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g_c___i_r_t_l2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PKGC_IRTL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g_c___i_r_t_l2___r_e_g_i_s_t_e_r.html#aebae003c05c59e6dc8c2bf3c8244c7d9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a54c9f01d420be223bc365988cae9ccef">MSR_HASWELL_PKGC_IRTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a54c9f01d420be223bc365988cae9ccef">MSR_HASWELL_PKGC_IRTL2</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_k_g_c___i_r_t_l2___r_e_g_i_s_t_e_r.html#aebae003c05c59e6dc8c2bf3c8244c7d9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_PKGC_IRTL2 is defined as MSR_PKGC_IRTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="add1603985ac962e3074a84d2844257c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_PLATFORM_INFO&#160;&#160;&#160;0x000000CE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_PLATFORM_INFO (0x000000CE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PLATFORM_INFO_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PLATFORM_INFO_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_PLATFORM_INFO_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#a9dfb2e490f65d508d779811fa86bf3e9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#add1603985ac962e3074a84d2844257c2">MSR_HASWELL_PLATFORM_INFO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#add1603985ac962e3074a84d2844257c2">MSR_HASWELL_PLATFORM_INFO</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#a9dfb2e490f65d508d779811fa86bf3e9">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_PLATFORM_INFO is defined as MSR_PLATFORM_INFO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa410de4a1c0fbbecd5682cb0e09cdcca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_PP0_ENERGY_STATUS&#160;&#160;&#160;0x00000639</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PP0 Energy Status (R/O) See Section 14.9.4, "PP0/PP1 RAPL
Domains.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_PP0_ENERGY_STATUS (0x00000639) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aa410de4a1c0fbbecd5682cb0e09cdcca">MSR_HASWELL_PP0_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_PP0_ENERGY_STATUS is defined as MSR_PP0_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aee5c3478950fe59fa8735b986b852140"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_PP1_ENERGY_STATUS&#160;&#160;&#160;0x00000641</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PP1 Energy Status (R/O) See Section 14.9.4, "PP0/PP1 RAPL
Domains.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_PP1_ENERGY_STATUS (0x00000641) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aee5c3478950fe59fa8735b986b852140">MSR_HASWELL_PP1_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_PP1_ENERGY_STATUS is defined as MSR_PP1_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad4dc89233d454c74dd97322a992bb38a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_PP1_POLICY&#160;&#160;&#160;0x00000642</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PP1 Balance Policy (R/W) See Section 14.9.4, "PP0/PP1 RAPL
Domains.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_PP1_POLICY (0x00000642) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ad4dc89233d454c74dd97322a992bb38a">MSR_HASWELL_PP1_POLICY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ad4dc89233d454c74dd97322a992bb38a">MSR_HASWELL_PP1_POLICY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_PP1_POLICY is defined as MSR_PP1_POLICY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aff6a861417cd953778c9b102be4ac686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_PP1_POWER_LIMIT&#160;&#160;&#160;0x00000640</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PP1 RAPL Power Limit Control (R/W) See Section 14.9.4, "PP0/PP1
RAPL Domains.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_PP1_POWER_LIMIT (0x00000640) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aff6a861417cd953778c9b102be4ac686">MSR_HASWELL_PP1_POWER_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aff6a861417cd953778c9b102be4ac686">MSR_HASWELL_PP1_POWER_LIMIT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_PP1_POWER_LIMIT is defined as MSR_PP1_POWER_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af45eba4ea86c8d098ff0eec8854578da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_RAPL_POWER_UNIT&#160;&#160;&#160;0x00000606</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Unit Multipliers used in RAPL Interfaces (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_RAPL_POWER_UNIT (0x00000606) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_RAPL_POWER_UNIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_RAPL_POWER_UNIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_RAPL_POWER_UNIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html#af2bd4a4b741c98f3942e34fadd520daf">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#af45eba4ea86c8d098ff0eec8854578da">MSR_HASWELL_RAPL_POWER_UNIT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_RAPL_POWER_UNIT is defined as MSR_RAPL_POWER_UNIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a20d20db2965932620031cc155a331beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_RING_PERF_LIMIT_REASONS&#160;&#160;&#160;0x000006B1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Indicator of Frequency Clipping in the Ring Interconnect (R/W) (frequency refers to ring interconnect in the uncore).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_RING_PERF_LIMIT_REASONS (0x000006B1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___r_i_n_g___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_RING_PERF_LIMIT_REASONS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___r_i_n_g___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_RING_PERF_LIMIT_REASONS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___r_i_n_g___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_RING_PERF_LIMIT_REASONS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___r_i_n_g___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ace3cecf40bb6928f9f9cf77aff1382d0">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a20d20db2965932620031cc155a331beb">MSR_HASWELL_RING_PERF_LIMIT_REASONS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a20d20db2965932620031cc155a331beb">MSR_HASWELL_RING_PERF_LIMIT_REASONS</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___r_i_n_g___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ace3cecf40bb6928f9f9cf77aff1382d0">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_RING_PERF_LIMIT_REASONS is defined as MSR_RING_PERF_LIMIT_REASONS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a52adcc6d5194239b0f1c1fc032afa34b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_SMM_BLOCKED&#160;&#160;&#160;0x000004E3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. SMM Blocked (SMM-RO) Reports the blocked state of all logical processors in the package. Available only while in SMM.</p>
<p>[Bits 31:0] LOG_PROC_STATE (SMM-RO) Each bit represents a logical processor of its blocked state to service an SMI. The corresponding bit will be set if the logical processor is in one of the following states: Wait For SIPI or SENTER Sleep. The reset value of this field is 0FFFH. Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.</p>
<p>[Bits 63:32] LOG_PROC_STATE (SMM-RO) Each bit represents a logical processor of its blocked state to service an SMI. The corresponding bit will be set if the logical processor is in one of the following states: Wait For SIPI or SENTER Sleep. The reset value of this field is 0FFFH. Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_SMM_BLOCKED (0x000004E3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a52adcc6d5194239b0f1c1fc032afa34b">MSR_HASWELL_SMM_BLOCKED</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_SMM_BLOCKED is defined as MSR_SMM_BLOCKED in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a40a07c23a9ed90c47e45f443a6281a1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_SMM_DELAYED&#160;&#160;&#160;0x000004E2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. SMM Delayed (SMM-RO) Reports the interruptible state of all logical processors in the package. Available only while in SMM and MSR_SMM_MCA_CAP[LONG_FLOW_INDICATION] == 1.</p>
<p>[Bits 31:0] LOG_PROC_STATE (SMM-RO) Each bit represents a logical processor of its state in a long flow of internal operation which delays servicing an interrupt. The corresponding bit will be set at the start of long events such as: Microcode Update Load, C6, WBINVD, Ratio Change, Throttle. The bit is automatically cleared at the end of each long event. The reset value of this field is 0. Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.</p>
<p>[Bits 63:32] LOG_PROC_STATE (SMM-RO) Each bit represents a logical processor of its state in a long flow of internal operation which delays servicing an interrupt. The corresponding bit will be set at the start of long events such as: Microcode Update Load, C6, WBINVD, Ratio Change, Throttle. The bit is automatically cleared at the end of each long event. The reset value of this field is 0. Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_SMM_DELAYED (0x000004E2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a40a07c23a9ed90c47e45f443a6281a1f">MSR_HASWELL_SMM_DELAYED</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_SMM_DELAYED is defined as MSR_SMM_DELAYED in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1ea4e89bcc0c7589e7e273d3578b709e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_SMM_FEATURE_CONTROL&#160;&#160;&#160;0x000004E0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Enhanced SMM Feature Control (SMM-RW) Reports SMM capability Enhancement. Accessible only while in SMM.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_SMM_FEATURE_CONTROL (0x000004E0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___s_m_m___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_SMM_FEATURE_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___s_m_m___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_SMM_FEATURE_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___s_m_m___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_SMM_FEATURE_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___s_m_m___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a5f8224ce877426618d504a989d455394">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a1ea4e89bcc0c7589e7e273d3578b709e">MSR_HASWELL_SMM_FEATURE_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a1ea4e89bcc0c7589e7e273d3578b709e">MSR_HASWELL_SMM_FEATURE_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___s_m_m___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a5f8224ce877426618d504a989d455394">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_SMM_FEATURE_CONTROL is defined as MSR_SMM_FEATURE_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2d25728788b054114004727a550473f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_SMM_MCA_CAP&#160;&#160;&#160;0x0000017D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THREAD. Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement. Accessible only while in SMM.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_SMM_MCA_CAP (0x0000017D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_HASWELL_SMM_MCA_CAP_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_HASWELL_SMM_MCA_CAP_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_HASWELL_SMM_MCA_CAP_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html#addf9d7d4e53d09e42ae481267886f46a">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a2d25728788b054114004727a550473f9">MSR_HASWELL_SMM_MCA_CAP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a2d25728788b054114004727a550473f9">MSR_HASWELL_SMM_MCA_CAP</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html#addf9d7d4e53d09e42ae481267886f46a">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_SMM_MCA_CAP is defined as MSR_SMM_MCA_CAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acdd9663aba54c664d14339e07618b9c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_TURBO_ACTIVATION_RATIO&#160;&#160;&#160;0x0000064C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. ConfigTDP Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_TURBO_ACTIVATION_RATIO (0x0000064C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___t_u_r_b_o___a_c_t_i_v_a_t_i_o_n___r_a_t_i_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_TURBO_ACTIVATION_RATIO_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___t_u_r_b_o___a_c_t_i_v_a_t_i_o_n___r_a_t_i_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_TURBO_ACTIVATION_RATIO_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___t_u_r_b_o___a_c_t_i_v_a_t_i_o_n___r_a_t_i_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_TURBO_ACTIVATION_RATIO_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___t_u_r_b_o___a_c_t_i_v_a_t_i_o_n___r_a_t_i_o___r_e_g_i_s_t_e_r.html#acbff10f1abdad4b2eca33d9fa36d04dc">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#acdd9663aba54c664d14339e07618b9c8">MSR_HASWELL_TURBO_ACTIVATION_RATIO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#acdd9663aba54c664d14339e07618b9c8">MSR_HASWELL_TURBO_ACTIVATION_RATIO</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___t_u_r_b_o___a_c_t_i_v_a_t_i_o_n___r_a_t_i_o___r_e_g_i_s_t_e_r.html#acbff10f1abdad4b2eca33d9fa36d04dc">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_TURBO_ACTIVATION_RATIO is defined as MSR_TURBO_ACTIVATION_RATIO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8ed4a5a6418b73bf3db09dd753da6e77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_TURBO_RATIO_LIMIT&#160;&#160;&#160;0x000001AD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_TURBO_RATIO_LIMIT (0x000001AD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_TURBO_RATIO_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_TURBO_RATIO_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_TURBO_RATIO_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a794e0324ffb3143c84ceb1c7b38085d0">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a8ed4a5a6418b73bf3db09dd753da6e77">MSR_HASWELL_TURBO_RATIO_LIMIT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_TURBO_RATIO_LIMIT is defined as MSR_TURBO_RATIO_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a34b987fa3cf17b6dab14d2b87327ac12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_ARB_PERFCTR0&#160;&#160;&#160;0x000003B0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore Arb unit, performance counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_ARB_PERFCTR0 (0x000003B0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a34b987fa3cf17b6dab14d2b87327ac12">MSR_HASWELL_UNC_ARB_PERFCTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a34b987fa3cf17b6dab14d2b87327ac12">MSR_HASWELL_UNC_ARB_PERFCTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_ARB_PERFCTR0 is defined as MSR_UNC_ARB_PERFCTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a84141dfb065cfac1f97212ad74022136"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_ARB_PERFCTR1&#160;&#160;&#160;0x000003B1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore Arb unit, performance counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_ARB_PERFCTR1 (0x000003B1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a84141dfb065cfac1f97212ad74022136">MSR_HASWELL_UNC_ARB_PERFCTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a84141dfb065cfac1f97212ad74022136">MSR_HASWELL_UNC_ARB_PERFCTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_ARB_PERFCTR1 is defined as MSR_UNC_ARB_PERFCTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a861e821906dbff99df0b72f807b524d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_ARB_PERFEVTSEL0&#160;&#160;&#160;0x000003B2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore Arb unit, counter 0 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_ARB_PERFEVTSEL0 (0x000003B2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a861e821906dbff99df0b72f807b524d0">MSR_HASWELL_UNC_ARB_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a861e821906dbff99df0b72f807b524d0">MSR_HASWELL_UNC_ARB_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_ARB_PERFEVTSEL0 is defined as MSR_UNC_ARB_PERFEVTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a92d045dc753bcaed2ee757cdea5b4944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_ARB_PERFEVTSEL1&#160;&#160;&#160;0x000003B3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore Arb unit, counter 1 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_ARB_PERFEVTSEL1 (0x000003B3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a92d045dc753bcaed2ee757cdea5b4944">MSR_HASWELL_UNC_ARB_PERFEVTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a92d045dc753bcaed2ee757cdea5b4944">MSR_HASWELL_UNC_ARB_PERFEVTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_ARB_PERFEVTSEL1 is defined as MSR_UNC_ARB_PERFEVTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad524f4ff761120b0607c8f49fa7048d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_0_PERFCTR0&#160;&#160;&#160;0x00000706</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 0, performance counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_0_PERFCTR0 (0x00000706) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ad524f4ff761120b0607c8f49fa7048d5">MSR_HASWELL_UNC_CBO_0_PERFCTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ad524f4ff761120b0607c8f49fa7048d5">MSR_HASWELL_UNC_CBO_0_PERFCTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_0_PERFCTR0 is defined as MSR_UNC_CBO_0_PERFCTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac54433d1b701d29adf56ed45eb63e3d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_0_PERFCTR1&#160;&#160;&#160;0x00000707</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 0, performance counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_0_PERFCTR1 (0x00000707) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ac54433d1b701d29adf56ed45eb63e3d2">MSR_HASWELL_UNC_CBO_0_PERFCTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ac54433d1b701d29adf56ed45eb63e3d2">MSR_HASWELL_UNC_CBO_0_PERFCTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_0_PERFCTR1 is defined as MSR_UNC_CBO_0_PERFCTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a255f4c19b49c8270a65d89b1c295649f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_0_PERFEVTSEL0&#160;&#160;&#160;0x00000700</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 0, counter 0 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_0_PERFEVTSEL0 (0x00000700) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a255f4c19b49c8270a65d89b1c295649f">MSR_HASWELL_UNC_CBO_0_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a255f4c19b49c8270a65d89b1c295649f">MSR_HASWELL_UNC_CBO_0_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_0_PERFEVTSEL0 is defined as MSR_UNC_CBO_0_PERFEVTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2a1f6ca1ce0d094581a360260942dc0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_0_PERFEVTSEL1&#160;&#160;&#160;0x00000701</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 0, counter 1 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_0_PERFEVTSEL1 (0x00000701) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a2a1f6ca1ce0d094581a360260942dc0d">MSR_HASWELL_UNC_CBO_0_PERFEVTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a2a1f6ca1ce0d094581a360260942dc0d">MSR_HASWELL_UNC_CBO_0_PERFEVTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_0_PERFEVTSEL1 is defined as MSR_UNC_CBO_0_PERFEVTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac4b9e7f2d9ae9a1cd564edf0c6a466b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_1_PERFCTR0&#160;&#160;&#160;0x00000716</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 1, performance counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_1_PERFCTR0 (0x00000716) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ac4b9e7f2d9ae9a1cd564edf0c6a466b1">MSR_HASWELL_UNC_CBO_1_PERFCTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ac4b9e7f2d9ae9a1cd564edf0c6a466b1">MSR_HASWELL_UNC_CBO_1_PERFCTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_1_PERFCTR0 is defined as MSR_UNC_CBO_1_PERFCTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae6ecb7ce519384dfacc98b8d28b3855d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_1_PERFCTR1&#160;&#160;&#160;0x00000717</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 1, performance counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_1_PERFCTR1 (0x00000717) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ae6ecb7ce519384dfacc98b8d28b3855d">MSR_HASWELL_UNC_CBO_1_PERFCTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ae6ecb7ce519384dfacc98b8d28b3855d">MSR_HASWELL_UNC_CBO_1_PERFCTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_1_PERFCTR1 is defined as MSR_UNC_CBO_1_PERFCTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a59e5e1c27179a2f8676bdf02c0579580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_1_PERFEVTSEL0&#160;&#160;&#160;0x00000710</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 1, counter 0 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_1_PERFEVTSEL0 (0x00000710) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a59e5e1c27179a2f8676bdf02c0579580">MSR_HASWELL_UNC_CBO_1_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a59e5e1c27179a2f8676bdf02c0579580">MSR_HASWELL_UNC_CBO_1_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_1_PERFEVTSEL0 is defined as MSR_UNC_CBO_1_PERFEVTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2468a7a2af8eee24348047f00d22d184"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_1_PERFEVTSEL1&#160;&#160;&#160;0x00000711</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 1, counter 1 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_1_PERFEVTSEL1 (0x00000711) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a2468a7a2af8eee24348047f00d22d184">MSR_HASWELL_UNC_CBO_1_PERFEVTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a2468a7a2af8eee24348047f00d22d184">MSR_HASWELL_UNC_CBO_1_PERFEVTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_1_PERFEVTSEL1 is defined as MSR_UNC_CBO_1_PERFEVTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aae9fe5b2c854aad0144a90a04ea672d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_2_PERFCTR0&#160;&#160;&#160;0x00000726</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 2, performance counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_2_PERFCTR0 (0x00000726) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aae9fe5b2c854aad0144a90a04ea672d4">MSR_HASWELL_UNC_CBO_2_PERFCTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aae9fe5b2c854aad0144a90a04ea672d4">MSR_HASWELL_UNC_CBO_2_PERFCTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_2_PERFCTR0 is defined as MSR_UNC_CBO_2_PERFCTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa34bed5f96f09b5570ea555c8ef5e2fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_2_PERFCTR1&#160;&#160;&#160;0x00000727</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 2, performance counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_2_PERFCTR1 (0x00000727) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aa34bed5f96f09b5570ea555c8ef5e2fe">MSR_HASWELL_UNC_CBO_2_PERFCTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aa34bed5f96f09b5570ea555c8ef5e2fe">MSR_HASWELL_UNC_CBO_2_PERFCTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_2_PERFCTR1 is defined as MSR_UNC_CBO_2_PERFCTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afa2c5738b4fdf23f60f5711b0d18b058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_2_PERFEVTSEL0&#160;&#160;&#160;0x00000720</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 2, counter 0 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_2_PERFEVTSEL0 (0x00000720) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#afa2c5738b4fdf23f60f5711b0d18b058">MSR_HASWELL_UNC_CBO_2_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#afa2c5738b4fdf23f60f5711b0d18b058">MSR_HASWELL_UNC_CBO_2_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_2_PERFEVTSEL0 is defined as MSR_UNC_CBO_2_PERFEVTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1af172e2e4bedf5edc42d4fe6acde352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_2_PERFEVTSEL1&#160;&#160;&#160;0x00000721</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 2, counter 1 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_2_PERFEVTSEL1 (0x00000721) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a1af172e2e4bedf5edc42d4fe6acde352">MSR_HASWELL_UNC_CBO_2_PERFEVTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a1af172e2e4bedf5edc42d4fe6acde352">MSR_HASWELL_UNC_CBO_2_PERFEVTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_2_PERFEVTSEL1 is defined as MSR_UNC_CBO_2_PERFEVTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac5c2cdf4d8259d746120925e9e470773"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_3_PERFCTR0&#160;&#160;&#160;0x00000736</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 3, performance counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_3_PERFCTR0 (0x00000736) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ac5c2cdf4d8259d746120925e9e470773">MSR_HASWELL_UNC_CBO_3_PERFCTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ac5c2cdf4d8259d746120925e9e470773">MSR_HASWELL_UNC_CBO_3_PERFCTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_3_PERFCTR0 is defined as MSR_UNC_CBO_3_PERFCTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a33cb1bff146c474900e7d2bcdab78be9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_3_PERFCTR1&#160;&#160;&#160;0x00000737</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 3, performance counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_3_PERFCTR1 (0x00000737) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a33cb1bff146c474900e7d2bcdab78be9">MSR_HASWELL_UNC_CBO_3_PERFCTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a33cb1bff146c474900e7d2bcdab78be9">MSR_HASWELL_UNC_CBO_3_PERFCTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_3_PERFCTR1 is defined as MSR_UNC_CBO_3_PERFCTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adcb80986a868190b7bfc8f6cc375d019"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_3_PERFEVTSEL0&#160;&#160;&#160;0x00000730</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 3, counter 0 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_3_PERFEVTSEL0 (0x00000730) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#adcb80986a868190b7bfc8f6cc375d019">MSR_HASWELL_UNC_CBO_3_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#adcb80986a868190b7bfc8f6cc375d019">MSR_HASWELL_UNC_CBO_3_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_3_PERFEVTSEL0 is defined as MSR_UNC_CBO_3_PERFEVTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5a5336c8646fc28ade1bf5c44a31aed0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_3_PERFEVTSEL1&#160;&#160;&#160;0x00000731</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box 3, counter 1 event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_3_PERFEVTSEL1 (0x00000731) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a5a5336c8646fc28ade1bf5c44a31aed0">MSR_HASWELL_UNC_CBO_3_PERFEVTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a5a5336c8646fc28ade1bf5c44a31aed0">MSR_HASWELL_UNC_CBO_3_PERFEVTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_3_PERFEVTSEL1 is defined as MSR_UNC_CBO_3_PERFEVTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ada32b01932a80e061bd6c868af7437fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_CBO_CONFIG&#160;&#160;&#160;0x00000396</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-Box configuration information (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_CBO_CONFIG (0x00000396) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___c_b_o___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_CBO_CONFIG_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___c_b_o___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_CBO_CONFIG_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___c_b_o___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_CBO_CONFIG_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___c_b_o___c_o_n_f_i_g___r_e_g_i_s_t_e_r.html#abc4968028522a3a6f46f023891fabbc2">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#ada32b01932a80e061bd6c868af7437fd">MSR_HASWELL_UNC_CBO_CONFIG</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_CBO_CONFIG is defined as MSR_UNC_CBO_CONFIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a00b96aa900e16661e759925b53537689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_PERF_FIXED_CTR&#160;&#160;&#160;0x00000395</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore fixed counter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_PERF_FIXED_CTR (0x00000395) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_FIXED_CTR_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_FIXED_CTR_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_FIXED_CTR_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r___r_e_g_i_s_t_e_r.html#a62901516f8a27e7966d62fef9903399a">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a00b96aa900e16661e759925b53537689">MSR_HASWELL_UNC_PERF_FIXED_CTR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a00b96aa900e16661e759925b53537689">MSR_HASWELL_UNC_PERF_FIXED_CTR</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r___r_e_g_i_s_t_e_r.html#a62901516f8a27e7966d62fef9903399a">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_PERF_FIXED_CTR is defined as MSR_UNC_PERF_FIXED_CTR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a912ffada36003d37e126e52f9fa7a1fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_PERF_FIXED_CTRL&#160;&#160;&#160;0x00000394</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore fixed counter control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_PERF_FIXED_CTRL (0x00000394) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_FIXED_CTRL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_FIXED_CTRL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_FIXED_CTRL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r_l___r_e_g_i_s_t_e_r.html#acf7e618fc4167e00f07dde93100b32c0">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a912ffada36003d37e126e52f9fa7a1fb">MSR_HASWELL_UNC_PERF_FIXED_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#a912ffada36003d37e126e52f9fa7a1fb">MSR_HASWELL_UNC_PERF_FIXED_CTRL</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___f_i_x_e_d___c_t_r_l___r_e_g_i_s_t_e_r.html#acf7e618fc4167e00f07dde93100b32c0">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_PERF_FIXED_CTRL is defined as MSR_UNC_PERF_FIXED_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaff294b6ccbb1d4d3f2784d60a4d7ba0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_PERF_GLOBAL_CTRL&#160;&#160;&#160;0x00000391</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PMU global control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_PERF_GLOBAL_CTRL (0x00000391) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_GLOBAL_CTRL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_GLOBAL_CTRL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_GLOBAL_CTRL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html#ab7c5fe6720787df1b4a0d83513b2ac88">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aaff294b6ccbb1d4d3f2784d60a4d7ba0">MSR_HASWELL_UNC_PERF_GLOBAL_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aaff294b6ccbb1d4d3f2784d60a4d7ba0">MSR_HASWELL_UNC_PERF_GLOBAL_CTRL</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___g_l_o_b_a_l___c_t_r_l___r_e_g_i_s_t_e_r.html#ab7c5fe6720787df1b4a0d83513b2ac88">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_PERF_GLOBAL_CTRL is defined as MSR_UNC_PERF_GLOBAL_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aede5826adbf3e02acad8af72712492b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_UNC_PERF_GLOBAL_STATUS&#160;&#160;&#160;0x00000392</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PMU main status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_UNC_PERF_GLOBAL_STATUS (0x00000392) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_GLOBAL_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_GLOBAL_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_UNC_PERF_GLOBAL_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#adaf20b2b500575bcbeb2ac465d8ff03f">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aede5826adbf3e02acad8af72712492b4">MSR_HASWELL_UNC_PERF_GLOBAL_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_msr_8h.html#aede5826adbf3e02acad8af72712492b4">MSR_HASWELL_UNC_PERF_GLOBAL_STATUS</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___u_n_c___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#adaf20b2b500575bcbeb2ac465d8ff03f">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_UNC_PERF_GLOBAL_STATUS is defined as MSR_UNC_PERF_GLOBAL_STATUS in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ee16cea0340e4558b8b17c3b12ae3d0b.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_43dbc6def9233b1fec759bd8d9ab8e67.html">Include</a></li><li class="navelem"><a class="el" href="dir_175d7c7b75641d005b481f85e0215e40.html">Register</a></li><li class="navelem"><a class="el" href="dir_7c1b96f2d60b30b20dbccf2947fc7375.html">Intel</a></li><li class="navelem"><a class="el" href="dir_3e9dc6e6ed851e74a7d0264e799921c1.html">Msr</a></li><li class="navelem"><a class="el" href="_haswell_msr_8h.html">HaswellMsr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 03:51:08 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
