-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Mon Aug  7 20:59:58 2023
-- Host        : ljsch-IdeaPad-3-15IML05 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/ljsch/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_top_level_0_0/design_1_top_level_0_0_sim_netlist.vhdl
-- Design      : design_1_top_level_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_button_matrix is
  port (
    up_y : out STD_LOGIC;
    down_z : out STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    matrix_btn_col_tl : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_button_matrix : entity is "button_matrix";
end design_1_top_level_0_0_button_matrix;

architecture STRUCTURE of design_1_top_level_0_0_button_matrix is
  signal down_z_i_1_n_0 : STD_LOGIC;
  signal up_y_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of down_z_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of up_y_i_1 : label is "soft_lutpair53";
begin
down_z_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => matrix_btn_col_tl(0),
      I1 => matrix_btn_col_tl(3),
      I2 => matrix_btn_col_tl(2),
      I3 => matrix_btn_col_tl(1),
      O => down_z_i_1_n_0
    );
down_z_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => down_z_i_1_n_0,
      Q => down_z,
      R => '0'
    );
up_y_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => matrix_btn_col_tl(0),
      I1 => matrix_btn_col_tl(1),
      I2 => matrix_btn_col_tl(2),
      I3 => matrix_btn_col_tl(3),
      O => up_y_i_1_n_0
    );
up_y_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => up_y_i_1_n_0,
      Q => up_y,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_cordic_stage is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__0__1_i_4__5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__1__1_i_4__5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer1_carry : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__3/i__carry__5\ : out STD_LOGIC;
    \sY_multiplication_buffer3_carry__1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    A : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sX_multiplication_buffer_i_26__1_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sigma0_inferred__3/i__carry__5_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__3/i__carry__5_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sX_multiplication_buffer_i_40__1\ : in STD_LOGIC;
    \sX_multiplication_buffer_i_40__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sX_multiplication_buffer_i_31__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sX_multiplication_buffer_i_31__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sX_multiplication_buffer_i_13__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sX_multiplication_buffer_i_13__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer_i_17__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sX_multiplication_buffer_i_18__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sX_multiplication_buffer_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sX_multiplication_buffer_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sX_multiplication_buffer_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_cordic_stage : entity is "cordic_stage";
end design_1_top_level_0_0_cordic_stage;

architecture STRUCTURE of design_1_top_level_0_0_cordic_stage is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^shift_right0_carry__0__1_i_4__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SHIFT_RIGHT0_carry__0__1_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__1_n_1\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__1_n_2\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__1_n_3\ : STD_LOGIC;
  signal \^shift_right0_carry__1__1_i_4__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SHIFT_RIGHT0_carry__1__1_n_1\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__1_n_2\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__1_n_3\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__3_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__3_n_1\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__3_n_2\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__3_n_3\ : STD_LOGIC;
  signal sX_multiplication_buffer0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sX_multiplication_buffer00_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sX_multiplication_buffer_i_14__1_n_1\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_14__1_n_2\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_14__1_n_3\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_16__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_16__1_n_1\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_16__1_n_2\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_16__1_n_3\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_17__1_n_1\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_17__1_n_2\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_17__1_n_3\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_18__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_18__1_n_1\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_18__1_n_2\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_18__1_n_3\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_23__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_24__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_25__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_26__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_33__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_34__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_41__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_42__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_43__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_44__1_n_0\ : STD_LOGIC;
  signal \NLW_SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sX_multiplication_buffer_i_14__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \SHIFT_RIGHT0_carry__0__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \SHIFT_RIGHT0_carry__1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \SHIFT_RIGHT0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sX_multiplication_buffer_i_14__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sX_multiplication_buffer_i_16__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sX_multiplication_buffer_i_17__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sX_multiplication_buffer_i_18__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \SHIFT_RIGHT0_carry__0__1_i_4__5\(3 downto 0) <= \^shift_right0_carry__0__1_i_4__5\(3 downto 0);
  \SHIFT_RIGHT0_carry__1__1_i_4__5\(3 downto 0) <= \^shift_right0_carry__1__1_i_4__5\(3 downto 0);
\SHIFT_RIGHT0_carry__0__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SHIFT_RIGHT0_carry__3_n_0\,
      CO(3) => \SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(2) => \SHIFT_RIGHT0_carry__0__1_n_1\,
      CO(1) => \SHIFT_RIGHT0_carry__0__1_n_2\,
      CO(0) => \SHIFT_RIGHT0_carry__0__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sX_multiplication_buffer_i_31__1\(3 downto 0),
      O(3 downto 0) => \^shift_right0_carry__0__1_i_4__5\(3 downto 0),
      S(3 downto 0) => \sX_multiplication_buffer_i_31__1_0\(3 downto 0)
    );
\SHIFT_RIGHT0_carry__0__1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\(3),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0),
      O => \sigma0_inferred__3/i__carry__5_1\(3)
    );
\SHIFT_RIGHT0_carry__0__1_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\(2),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0),
      O => \sigma0_inferred__3/i__carry__5_1\(2)
    );
\SHIFT_RIGHT0_carry__0__1_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\(1),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\(2),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0),
      O => \sigma0_inferred__3/i__carry__5_1\(1)
    );
\SHIFT_RIGHT0_carry__0__1_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\(0),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\(1),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0),
      O => \sigma0_inferred__3/i__carry__5_1\(0)
    );
\SHIFT_RIGHT0_carry__1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(3) => \NLW_SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\(3),
      CO(2) => \SHIFT_RIGHT0_carry__1__1_n_1\,
      CO(1) => \SHIFT_RIGHT0_carry__1__1_n_2\,
      CO(0) => \SHIFT_RIGHT0_carry__1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \sX_multiplication_buffer_i_13__1\(2 downto 0),
      O(3 downto 0) => \^shift_right0_carry__1__1_i_4__5\(3 downto 0),
      S(3 downto 0) => \sX_multiplication_buffer_i_13__1_0\(3 downto 0)
    );
\SHIFT_RIGHT0_carry__1__1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_0\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\(3),
      O => \sY_multiplication_buffer3_carry__1\(3)
    );
\SHIFT_RIGHT0_carry__1__1_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_0\(2),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0),
      O => \sY_multiplication_buffer3_carry__1\(2)
    );
\SHIFT_RIGHT0_carry__1__1_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_0\(1),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0),
      O => \sY_multiplication_buffer3_carry__1\(1)
    );
\SHIFT_RIGHT0_carry__1__1_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_0\(0),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0),
      O => \sY_multiplication_buffer3_carry__1\(0)
    );
\SHIFT_RIGHT0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SHIFT_RIGHT0_carry__3_n_0\,
      CO(2) => \SHIFT_RIGHT0_carry__3_n_1\,
      CO(1) => \SHIFT_RIGHT0_carry__3_n_2\,
      CO(0) => \SHIFT_RIGHT0_carry__3_n_3\,
      CYINIT => \sX_multiplication_buffer_i_40__1\,
      DI(3 downto 0) => \sX_multiplication_buffer_i_40__1_0\(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\SHIFT_RIGHT0_carry__3_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0),
      O => \sigma0_inferred__3/i__carry__5\
    );
\SHIFT_RIGHT0_carry__3_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\(3),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\(0),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0),
      O => \sigma0_inferred__3/i__carry__5_0\(3)
    );
\SHIFT_RIGHT0_carry__3_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\(2),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_0\(2),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0),
      O => \sigma0_inferred__3/i__carry__5_0\(2)
    );
\SHIFT_RIGHT0_carry__3_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\(1),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_0\(1),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0),
      O => \sigma0_inferred__3/i__carry__5_0\(1)
    );
\SHIFT_RIGHT0_carry__3_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\(0),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_0\(0),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0),
      O => \sigma0_inferred__3/i__carry__5_0\(0)
    );
\sX_multiplication_buffer_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer00_in(2),
      I1 => sX_multiplication_buffer_0(0),
      I2 => sX_multiplication_buffer0(2),
      O => A(2)
    );
\sX_multiplication_buffer_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer00_in(1),
      I1 => sX_multiplication_buffer_0(0),
      I2 => sX_multiplication_buffer0(1),
      O => A(1)
    );
\sX_multiplication_buffer_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer00_in(0),
      I1 => sX_multiplication_buffer_0(0),
      I2 => sX_multiplication_buffer0(0),
      O => A(0)
    );
\sX_multiplication_buffer_i_14__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sX_multiplication_buffer_i_16__1_n_0\,
      CO(3) => \NLW_sX_multiplication_buffer_i_14__1_CO_UNCONNECTED\(3),
      CO(2) => \sX_multiplication_buffer_i_14__1_n_1\,
      CO(1) => \sX_multiplication_buffer_i_14__1_n_2\,
      CO(0) => \sX_multiplication_buffer_i_14__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^shift_right0_carry__1__1_i_4__5\(1 downto 0),
      DI(0) => \^shift_right0_carry__0__1_i_4__5\(3),
      O(3 downto 0) => \sX_multiplication_buffer_i_26__1_0\(7 downto 4),
      S(3) => \sX_multiplication_buffer_i_23__1_n_0\,
      S(2) => \sX_multiplication_buffer_i_24__1_n_0\,
      S(1) => \sX_multiplication_buffer_i_25__1_n_0\,
      S(0) => \sX_multiplication_buffer_i_26__1_n_0\
    );
\sX_multiplication_buffer_i_16__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sX_multiplication_buffer_i_18__1_n_0\,
      CO(3) => \sX_multiplication_buffer_i_16__1_n_0\,
      CO(2) => \sX_multiplication_buffer_i_16__1_n_1\,
      CO(1) => \sX_multiplication_buffer_i_16__1_n_2\,
      CO(0) => \sX_multiplication_buffer_i_16__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^shift_right0_carry__0__1_i_4__5\(2 downto 1),
      DI(1) => sX_multiplication_buffer(3),
      DI(0) => sX_multiplication_buffer_1(0),
      O(3 downto 0) => \sX_multiplication_buffer_i_26__1_0\(3 downto 0),
      S(3) => \sX_multiplication_buffer_i_33__1_n_0\,
      S(2) => \sX_multiplication_buffer_i_34__1_n_0\,
      S(1 downto 0) => sX_multiplication_buffer_2(1 downto 0)
    );
\sX_multiplication_buffer_i_17__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \sX_multiplication_buffer_i_17__1_n_1\,
      CO(1) => \sX_multiplication_buffer_i_17__1_n_2\,
      CO(0) => \sX_multiplication_buffer_i_17__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o\(3 downto 0),
      O(3 downto 0) => sX_multiplication_buffer00_in(3 downto 0),
      S(3 downto 0) => sX_multiplication_buffer_3(3 downto 0)
    );
\sX_multiplication_buffer_i_18__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sX_multiplication_buffer_i_18__1_n_0\,
      CO(2) => \sX_multiplication_buffer_i_18__1_n_1\,
      CO(1) => \sX_multiplication_buffer_i_18__1_n_2\,
      CO(0) => \sX_multiplication_buffer_i_18__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^o\(3 downto 0),
      O(3 downto 0) => sX_multiplication_buffer0(3 downto 0),
      S(3) => \sX_multiplication_buffer_i_41__1_n_0\,
      S(2) => \sX_multiplication_buffer_i_42__1_n_0\,
      S(1) => \sX_multiplication_buffer_i_43__1_n_0\,
      S(0) => \sX_multiplication_buffer_i_44__1_n_0\
    );
\sX_multiplication_buffer_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1__1_i_4__5\(3),
      I1 => \^shift_right0_carry__1__1_i_4__5\(2),
      O => \sX_multiplication_buffer_i_23__1_n_0\
    );
\sX_multiplication_buffer_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1__1_i_4__5\(1),
      I1 => \^shift_right0_carry__1__1_i_4__5\(2),
      O => \sX_multiplication_buffer_i_24__1_n_0\
    );
\sX_multiplication_buffer_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1__1_i_4__5\(0),
      I1 => \^shift_right0_carry__1__1_i_4__5\(1),
      O => \sX_multiplication_buffer_i_25__1_n_0\
    );
\sX_multiplication_buffer_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__0__1_i_4__5\(3),
      I1 => \^shift_right0_carry__1__1_i_4__5\(0),
      O => \sX_multiplication_buffer_i_26__1_n_0\
    );
\sX_multiplication_buffer_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__0__1_i_4__5\(2),
      I1 => \^shift_right0_carry__0__1_i_4__5\(3),
      O => \sX_multiplication_buffer_i_33__1_n_0\
    );
\sX_multiplication_buffer_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__0__1_i_4__5\(1),
      I1 => \^shift_right0_carry__0__1_i_4__5\(2),
      O => \sX_multiplication_buffer_i_34__1_n_0\
    );
\sX_multiplication_buffer_i_41__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(3),
      I1 => sX_multiplication_buffer(2),
      O => \sX_multiplication_buffer_i_41__1_n_0\
    );
\sX_multiplication_buffer_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(2),
      I1 => sX_multiplication_buffer(1),
      O => \sX_multiplication_buffer_i_42__1_n_0\
    );
\sX_multiplication_buffer_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(1),
      I1 => sX_multiplication_buffer(0),
      O => \sX_multiplication_buffer_i_43__1_n_0\
    );
\sX_multiplication_buffer_i_44__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => \sX_multiplication_buffer_i_18__1_0\(0),
      O => \sX_multiplication_buffer_i_44__1_n_0\
    );
\sX_multiplication_buffer_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer00_in(3),
      I1 => sX_multiplication_buffer_0(0),
      I2 => sX_multiplication_buffer0(3),
      O => A(3)
    );
\sY_multiplication_buffer_i_27__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shift_right0_carry__1__1_i_4__5\(3),
      O => DI(0)
    );
\sY_multiplication_buffer_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1__1_i_4__5\(2),
      I1 => \sY_multiplication_buffer_i_17__1\(3),
      O => sY_multiplication_buffer1_carry(3)
    );
\sY_multiplication_buffer_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1__1_i_4__5\(1),
      I1 => \sY_multiplication_buffer_i_17__1\(2),
      O => sY_multiplication_buffer1_carry(2)
    );
\sY_multiplication_buffer_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1__1_i_4__5\(0),
      I1 => \sY_multiplication_buffer_i_17__1\(1),
      O => sY_multiplication_buffer1_carry(1)
    );
\sY_multiplication_buffer_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__0__1_i_4__5\(3),
      I1 => \sY_multiplication_buffer_i_17__1\(0),
      O => sY_multiplication_buffer1_carry(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_cordic_stage_10 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__0_i_4__5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__1_i_4__4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer1_carry : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__3/i__carry__5\ : out STD_LOGIC;
    \sY_multiplication_buffer3_carry__1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    A : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer_i_26_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sigma0_inferred__3/i__carry__5_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__3/i__carry__5_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer_i_40 : in STD_LOGIC;
    sX_multiplication_buffer_i_40_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer_i_31 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer_i_31_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer_i_13 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sX_multiplication_buffer_i_13_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer_i_17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer_i_18_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sX_multiplication_buffer_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sX_multiplication_buffer_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sX_multiplication_buffer_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_cordic_stage_10 : entity is "cordic_stage";
end design_1_top_level_0_0_cordic_stage_10;

architecture STRUCTURE of design_1_top_level_0_0_cordic_stage_10 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^shift_right0_carry__0_i_4__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SHIFT_RIGHT0_carry__0_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0_n_1\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0_n_2\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0_n_3\ : STD_LOGIC;
  signal \^shift_right0_carry__1_i_4__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SHIFT_RIGHT0_carry__1_n_1\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1_n_2\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1_n_3\ : STD_LOGIC;
  signal SHIFT_RIGHT0_carry_n_0 : STD_LOGIC;
  signal SHIFT_RIGHT0_carry_n_1 : STD_LOGIC;
  signal SHIFT_RIGHT0_carry_n_2 : STD_LOGIC;
  signal SHIFT_RIGHT0_carry_n_3 : STD_LOGIC;
  signal sX_multiplication_buffer0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sX_multiplication_buffer00_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sX_multiplication_buffer_i_14_n_1 : STD_LOGIC;
  signal sX_multiplication_buffer_i_14_n_2 : STD_LOGIC;
  signal sX_multiplication_buffer_i_14_n_3 : STD_LOGIC;
  signal sX_multiplication_buffer_i_16_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_16_n_1 : STD_LOGIC;
  signal sX_multiplication_buffer_i_16_n_2 : STD_LOGIC;
  signal sX_multiplication_buffer_i_16_n_3 : STD_LOGIC;
  signal sX_multiplication_buffer_i_17_n_1 : STD_LOGIC;
  signal sX_multiplication_buffer_i_17_n_2 : STD_LOGIC;
  signal sX_multiplication_buffer_i_17_n_3 : STD_LOGIC;
  signal sX_multiplication_buffer_i_18_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_18_n_1 : STD_LOGIC;
  signal sX_multiplication_buffer_i_18_n_2 : STD_LOGIC;
  signal sX_multiplication_buffer_i_18_n_3 : STD_LOGIC;
  signal sX_multiplication_buffer_i_23_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_24_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_25_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_26_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_33_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_34_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_41_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_42_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_43_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_44_n_0 : STD_LOGIC;
  signal \NLW_SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sX_multiplication_buffer_i_14_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of SHIFT_RIGHT0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \SHIFT_RIGHT0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \SHIFT_RIGHT0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sX_multiplication_buffer_i_14 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sX_multiplication_buffer_i_16 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sX_multiplication_buffer_i_17 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sX_multiplication_buffer_i_18 : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \SHIFT_RIGHT0_carry__0_i_4__5\(3 downto 0) <= \^shift_right0_carry__0_i_4__5\(3 downto 0);
  \SHIFT_RIGHT0_carry__1_i_4__4\(3 downto 0) <= \^shift_right0_carry__1_i_4__4\(3 downto 0);
SHIFT_RIGHT0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => SHIFT_RIGHT0_carry_n_0,
      CO(2) => SHIFT_RIGHT0_carry_n_1,
      CO(1) => SHIFT_RIGHT0_carry_n_2,
      CO(0) => SHIFT_RIGHT0_carry_n_3,
      CYINIT => sX_multiplication_buffer_i_40,
      DI(3 downto 0) => sX_multiplication_buffer_i_40_0(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\SHIFT_RIGHT0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => SHIFT_RIGHT0_carry_n_0,
      CO(3) => \SHIFT_RIGHT0_carry__0_n_0\,
      CO(2) => \SHIFT_RIGHT0_carry__0_n_1\,
      CO(1) => \SHIFT_RIGHT0_carry__0_n_2\,
      CO(0) => \SHIFT_RIGHT0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sX_multiplication_buffer_i_31(3 downto 0),
      O(3 downto 0) => \^shift_right0_carry__0_i_4__5\(3 downto 0),
      S(3 downto 0) => sX_multiplication_buffer_i_31_0(3 downto 0)
    );
\SHIFT_RIGHT0_carry__0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0\(3),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0),
      O => \sigma0_inferred__3/i__carry__5_1\(3)
    );
\SHIFT_RIGHT0_carry__0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0\(2),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0),
      O => \sigma0_inferred__3/i__carry__5_1\(2)
    );
\SHIFT_RIGHT0_carry__0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0\(1),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\(2),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0),
      O => \sigma0_inferred__3/i__carry__5_1\(1)
    );
\SHIFT_RIGHT0_carry__0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0\(0),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\(1),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0),
      O => \sigma0_inferred__3/i__carry__5_1\(0)
    );
\SHIFT_RIGHT0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SHIFT_RIGHT0_carry__0_n_0\,
      CO(3) => \NLW_SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \SHIFT_RIGHT0_carry__1_n_1\,
      CO(1) => \SHIFT_RIGHT0_carry__1_n_2\,
      CO(0) => \SHIFT_RIGHT0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sX_multiplication_buffer_i_13(2 downto 0),
      O(3 downto 0) => \^shift_right0_carry__1_i_4__4\(3 downto 0),
      S(3 downto 0) => sX_multiplication_buffer_i_13_0(3 downto 0)
    );
\SHIFT_RIGHT0_carry__1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_0\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\(3),
      O => \sY_multiplication_buffer3_carry__1\(3)
    );
\SHIFT_RIGHT0_carry__1_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_0\(2),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0),
      O => \sY_multiplication_buffer3_carry__1\(2)
    );
\SHIFT_RIGHT0_carry__1_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_0\(1),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0),
      O => \sY_multiplication_buffer3_carry__1\(1)
    );
\SHIFT_RIGHT0_carry__1_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_0\(0),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0),
      O => \sY_multiplication_buffer3_carry__1\(0)
    );
\SHIFT_RIGHT0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0),
      O => \sigma0_inferred__3/i__carry__5\
    );
\SHIFT_RIGHT0_carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\(3),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\(0),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0),
      O => \sigma0_inferred__3/i__carry__5_0\(3)
    );
\SHIFT_RIGHT0_carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\(2),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_0\(2),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0),
      O => \sigma0_inferred__3/i__carry__5_0\(2)
    );
\SHIFT_RIGHT0_carry_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\(1),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_0\(1),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0),
      O => \sigma0_inferred__3/i__carry__5_0\(1)
    );
\SHIFT_RIGHT0_carry_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\(0),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_0\(0),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0),
      O => \sigma0_inferred__3/i__carry__5_0\(0)
    );
sX_multiplication_buffer_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer00_in(2),
      I1 => sX_multiplication_buffer_0(0),
      I2 => sX_multiplication_buffer0(2),
      O => A(2)
    );
sX_multiplication_buffer_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer00_in(1),
      I1 => sX_multiplication_buffer_0(0),
      I2 => sX_multiplication_buffer0(1),
      O => A(1)
    );
sX_multiplication_buffer_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer00_in(0),
      I1 => sX_multiplication_buffer_0(0),
      I2 => sX_multiplication_buffer0(0),
      O => A(0)
    );
sX_multiplication_buffer_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => sX_multiplication_buffer_i_16_n_0,
      CO(3) => NLW_sX_multiplication_buffer_i_14_CO_UNCONNECTED(3),
      CO(2) => sX_multiplication_buffer_i_14_n_1,
      CO(1) => sX_multiplication_buffer_i_14_n_2,
      CO(0) => sX_multiplication_buffer_i_14_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^shift_right0_carry__1_i_4__4\(1 downto 0),
      DI(0) => \^shift_right0_carry__0_i_4__5\(3),
      O(3 downto 0) => sX_multiplication_buffer_i_26_0(7 downto 4),
      S(3) => sX_multiplication_buffer_i_23_n_0,
      S(2) => sX_multiplication_buffer_i_24_n_0,
      S(1) => sX_multiplication_buffer_i_25_n_0,
      S(0) => sX_multiplication_buffer_i_26_n_0
    );
sX_multiplication_buffer_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => sX_multiplication_buffer_i_18_n_0,
      CO(3) => sX_multiplication_buffer_i_16_n_0,
      CO(2) => sX_multiplication_buffer_i_16_n_1,
      CO(1) => sX_multiplication_buffer_i_16_n_2,
      CO(0) => sX_multiplication_buffer_i_16_n_3,
      CYINIT => '0',
      DI(3 downto 2) => \^shift_right0_carry__0_i_4__5\(2 downto 1),
      DI(1) => sX_multiplication_buffer(3),
      DI(0) => sX_multiplication_buffer_1(0),
      O(3 downto 0) => sX_multiplication_buffer_i_26_0(3 downto 0),
      S(3) => sX_multiplication_buffer_i_33_n_0,
      S(2) => sX_multiplication_buffer_i_34_n_0,
      S(1 downto 0) => sX_multiplication_buffer_2(1 downto 0)
    );
sX_multiplication_buffer_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => sX_multiplication_buffer_i_17_n_1,
      CO(1) => sX_multiplication_buffer_i_17_n_2,
      CO(0) => sX_multiplication_buffer_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^o\(3 downto 0),
      O(3 downto 0) => sX_multiplication_buffer00_in(3 downto 0),
      S(3 downto 0) => sX_multiplication_buffer_3(3 downto 0)
    );
sX_multiplication_buffer_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sX_multiplication_buffer_i_18_n_0,
      CO(2) => sX_multiplication_buffer_i_18_n_1,
      CO(1) => sX_multiplication_buffer_i_18_n_2,
      CO(0) => sX_multiplication_buffer_i_18_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \^o\(3 downto 0),
      O(3 downto 0) => sX_multiplication_buffer0(3 downto 0),
      S(3) => sX_multiplication_buffer_i_41_n_0,
      S(2) => sX_multiplication_buffer_i_42_n_0,
      S(1) => sX_multiplication_buffer_i_43_n_0,
      S(0) => sX_multiplication_buffer_i_44_n_0
    );
sX_multiplication_buffer_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1_i_4__4\(3),
      I1 => \^shift_right0_carry__1_i_4__4\(2),
      O => sX_multiplication_buffer_i_23_n_0
    );
sX_multiplication_buffer_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1_i_4__4\(1),
      I1 => \^shift_right0_carry__1_i_4__4\(2),
      O => sX_multiplication_buffer_i_24_n_0
    );
sX_multiplication_buffer_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1_i_4__4\(0),
      I1 => \^shift_right0_carry__1_i_4__4\(1),
      O => sX_multiplication_buffer_i_25_n_0
    );
sX_multiplication_buffer_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__0_i_4__5\(3),
      I1 => \^shift_right0_carry__1_i_4__4\(0),
      O => sX_multiplication_buffer_i_26_n_0
    );
sX_multiplication_buffer_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__0_i_4__5\(2),
      I1 => \^shift_right0_carry__0_i_4__5\(3),
      O => sX_multiplication_buffer_i_33_n_0
    );
sX_multiplication_buffer_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__0_i_4__5\(1),
      I1 => \^shift_right0_carry__0_i_4__5\(2),
      O => sX_multiplication_buffer_i_34_n_0
    );
sX_multiplication_buffer_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(3),
      I1 => sX_multiplication_buffer(2),
      O => sX_multiplication_buffer_i_41_n_0
    );
sX_multiplication_buffer_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(2),
      I1 => sX_multiplication_buffer(1),
      O => sX_multiplication_buffer_i_42_n_0
    );
sX_multiplication_buffer_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(1),
      I1 => sX_multiplication_buffer(0),
      O => sX_multiplication_buffer_i_43_n_0
    );
sX_multiplication_buffer_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => sX_multiplication_buffer_i_18_0(0),
      O => sX_multiplication_buffer_i_44_n_0
    );
sX_multiplication_buffer_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer00_in(3),
      I1 => sX_multiplication_buffer_0(0),
      I2 => sX_multiplication_buffer0(3),
      O => A(3)
    );
sY_multiplication_buffer_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shift_right0_carry__1_i_4__4\(3),
      O => DI(0)
    );
sY_multiplication_buffer_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1_i_4__4\(2),
      I1 => sY_multiplication_buffer_i_17(3),
      O => sY_multiplication_buffer1_carry(3)
    );
sY_multiplication_buffer_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1_i_4__4\(1),
      I1 => sY_multiplication_buffer_i_17(2),
      O => sY_multiplication_buffer1_carry(2)
    );
sY_multiplication_buffer_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1_i_4__4\(0),
      I1 => sY_multiplication_buffer_i_17(1),
      O => sY_multiplication_buffer1_carry(1)
    );
sY_multiplication_buffer_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__0_i_4__5\(3),
      I1 => sY_multiplication_buffer_i_17(0),
      O => sY_multiplication_buffer1_carry(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_cordic_stage_9 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__0__0_i_4__5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__1__0_i_4__4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer1_carry : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__3/i__carry__5\ : out STD_LOGIC;
    \sY_multiplication_buffer3_carry__1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    A : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sX_multiplication_buffer_i_26__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sigma0_inferred__3/i__carry__5_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__3/i__carry__5_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sX_multiplication_buffer_i_40__0\ : in STD_LOGIC;
    \sX_multiplication_buffer_i_40__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sX_multiplication_buffer_i_31__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sX_multiplication_buffer_i_31__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sX_multiplication_buffer_i_13__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sX_multiplication_buffer_i_13__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer_i_17__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sX_multiplication_buffer_i_18__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sX_multiplication_buffer_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sX_multiplication_buffer_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sX_multiplication_buffer_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_cordic_stage_9 : entity is "cordic_stage";
end design_1_top_level_0_0_cordic_stage_9;

architecture STRUCTURE of design_1_top_level_0_0_cordic_stage_9 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^shift_right0_carry__0__0_i_4__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SHIFT_RIGHT0_carry__0__0_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__0_n_1\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__0_n_2\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__0_n_3\ : STD_LOGIC;
  signal \^shift_right0_carry__1__0_i_4__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SHIFT_RIGHT0_carry__1__0_n_1\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__0_n_2\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__0_n_3\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__2_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__2_n_1\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__2_n_2\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__2_n_3\ : STD_LOGIC;
  signal sX_multiplication_buffer0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sX_multiplication_buffer00_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sX_multiplication_buffer_i_14__0_n_1\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_14__0_n_2\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_14__0_n_3\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_16__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_16__0_n_1\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_16__0_n_2\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_16__0_n_3\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_17__0_n_1\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_17__0_n_2\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_17__0_n_3\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_18__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_18__0_n_1\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_18__0_n_2\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_18__0_n_3\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_23__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_24__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_25__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_26__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_33__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_34__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_41__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_42__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_43__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_44__0_n_0\ : STD_LOGIC;
  signal \NLW_SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sX_multiplication_buffer_i_14__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \SHIFT_RIGHT0_carry__0__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \SHIFT_RIGHT0_carry__1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \SHIFT_RIGHT0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sX_multiplication_buffer_i_14__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sX_multiplication_buffer_i_16__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sX_multiplication_buffer_i_17__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sX_multiplication_buffer_i_18__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  \SHIFT_RIGHT0_carry__0__0_i_4__5\(3 downto 0) <= \^shift_right0_carry__0__0_i_4__5\(3 downto 0);
  \SHIFT_RIGHT0_carry__1__0_i_4__4\(3 downto 0) <= \^shift_right0_carry__1__0_i_4__4\(3 downto 0);
\SHIFT_RIGHT0_carry__0__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \SHIFT_RIGHT0_carry__2_n_0\,
      CO(3) => \SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(2) => \SHIFT_RIGHT0_carry__0__0_n_1\,
      CO(1) => \SHIFT_RIGHT0_carry__0__0_n_2\,
      CO(0) => \SHIFT_RIGHT0_carry__0__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sX_multiplication_buffer_i_31__0\(3 downto 0),
      O(3 downto 0) => \^shift_right0_carry__0__0_i_4__5\(3 downto 0),
      S(3 downto 0) => \sX_multiplication_buffer_i_31__0_0\(3 downto 0)
    );
\SHIFT_RIGHT0_carry__0__0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\(3),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0),
      O => \sigma0_inferred__3/i__carry__5_1\(3)
    );
\SHIFT_RIGHT0_carry__0__0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\(2),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0),
      O => \sigma0_inferred__3/i__carry__5_1\(2)
    );
\SHIFT_RIGHT0_carry__0__0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\(1),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\(2),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0),
      O => \sigma0_inferred__3/i__carry__5_1\(1)
    );
\SHIFT_RIGHT0_carry__0__0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\(0),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\(1),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0),
      O => \sigma0_inferred__3/i__carry__5_1\(0)
    );
\SHIFT_RIGHT0_carry__1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(3) => \NLW_SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\(3),
      CO(2) => \SHIFT_RIGHT0_carry__1__0_n_1\,
      CO(1) => \SHIFT_RIGHT0_carry__1__0_n_2\,
      CO(0) => \SHIFT_RIGHT0_carry__1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \sX_multiplication_buffer_i_13__0\(2 downto 0),
      O(3 downto 0) => \^shift_right0_carry__1__0_i_4__4\(3 downto 0),
      S(3 downto 0) => \sX_multiplication_buffer_i_13__0_0\(3 downto 0)
    );
\SHIFT_RIGHT0_carry__1__0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_0\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\(3),
      O => \sY_multiplication_buffer3_carry__1\(3)
    );
\SHIFT_RIGHT0_carry__1__0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_0\(2),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0),
      O => \sY_multiplication_buffer3_carry__1\(2)
    );
\SHIFT_RIGHT0_carry__1__0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_0\(1),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0),
      O => \sY_multiplication_buffer3_carry__1\(1)
    );
\SHIFT_RIGHT0_carry__1__0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_0\(0),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\(3),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0),
      O => \sY_multiplication_buffer3_carry__1\(0)
    );
\SHIFT_RIGHT0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SHIFT_RIGHT0_carry__2_n_0\,
      CO(2) => \SHIFT_RIGHT0_carry__2_n_1\,
      CO(1) => \SHIFT_RIGHT0_carry__2_n_2\,
      CO(0) => \SHIFT_RIGHT0_carry__2_n_3\,
      CYINIT => \sX_multiplication_buffer_i_40__0\,
      DI(3 downto 0) => \sX_multiplication_buffer_i_40__0_0\(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\SHIFT_RIGHT0_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0),
      O => \sigma0_inferred__3/i__carry__5\
    );
\SHIFT_RIGHT0_carry__2_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\(3),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\(0),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0),
      O => \sigma0_inferred__3/i__carry__5_0\(3)
    );
\SHIFT_RIGHT0_carry__2_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\(2),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_0\(2),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0),
      O => \sigma0_inferred__3/i__carry__5_0\(2)
    );
\SHIFT_RIGHT0_carry__2_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\(1),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_0\(1),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0),
      O => \sigma0_inferred__3/i__carry__5_0\(1)
    );
\SHIFT_RIGHT0_carry__2_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\(0),
      I1 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_0\(0),
      I2 => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0),
      O => \sigma0_inferred__3/i__carry__5_0\(0)
    );
\sX_multiplication_buffer_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer00_in(2),
      I1 => sX_multiplication_buffer_0(0),
      I2 => sX_multiplication_buffer0(2),
      O => A(2)
    );
\sX_multiplication_buffer_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer00_in(1),
      I1 => sX_multiplication_buffer_0(0),
      I2 => sX_multiplication_buffer0(1),
      O => A(1)
    );
\sX_multiplication_buffer_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer00_in(0),
      I1 => sX_multiplication_buffer_0(0),
      I2 => sX_multiplication_buffer0(0),
      O => A(0)
    );
\sX_multiplication_buffer_i_14__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sX_multiplication_buffer_i_16__0_n_0\,
      CO(3) => \NLW_sX_multiplication_buffer_i_14__0_CO_UNCONNECTED\(3),
      CO(2) => \sX_multiplication_buffer_i_14__0_n_1\,
      CO(1) => \sX_multiplication_buffer_i_14__0_n_2\,
      CO(0) => \sX_multiplication_buffer_i_14__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^shift_right0_carry__1__0_i_4__4\(1 downto 0),
      DI(0) => \^shift_right0_carry__0__0_i_4__5\(3),
      O(3 downto 0) => \sX_multiplication_buffer_i_26__0_0\(7 downto 4),
      S(3) => \sX_multiplication_buffer_i_23__0_n_0\,
      S(2) => \sX_multiplication_buffer_i_24__0_n_0\,
      S(1) => \sX_multiplication_buffer_i_25__0_n_0\,
      S(0) => \sX_multiplication_buffer_i_26__0_n_0\
    );
\sX_multiplication_buffer_i_16__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sX_multiplication_buffer_i_18__0_n_0\,
      CO(3) => \sX_multiplication_buffer_i_16__0_n_0\,
      CO(2) => \sX_multiplication_buffer_i_16__0_n_1\,
      CO(1) => \sX_multiplication_buffer_i_16__0_n_2\,
      CO(0) => \sX_multiplication_buffer_i_16__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^shift_right0_carry__0__0_i_4__5\(2 downto 1),
      DI(1) => sX_multiplication_buffer(3),
      DI(0) => sX_multiplication_buffer_1(0),
      O(3 downto 0) => \sX_multiplication_buffer_i_26__0_0\(3 downto 0),
      S(3) => \sX_multiplication_buffer_i_33__0_n_0\,
      S(2) => \sX_multiplication_buffer_i_34__0_n_0\,
      S(1 downto 0) => sX_multiplication_buffer_2(1 downto 0)
    );
\sX_multiplication_buffer_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \sX_multiplication_buffer_i_17__0_n_1\,
      CO(1) => \sX_multiplication_buffer_i_17__0_n_2\,
      CO(0) => \sX_multiplication_buffer_i_17__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o\(3 downto 0),
      O(3 downto 0) => sX_multiplication_buffer00_in(3 downto 0),
      S(3 downto 0) => sX_multiplication_buffer_3(3 downto 0)
    );
\sX_multiplication_buffer_i_18__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sX_multiplication_buffer_i_18__0_n_0\,
      CO(2) => \sX_multiplication_buffer_i_18__0_n_1\,
      CO(1) => \sX_multiplication_buffer_i_18__0_n_2\,
      CO(0) => \sX_multiplication_buffer_i_18__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^o\(3 downto 0),
      O(3 downto 0) => sX_multiplication_buffer0(3 downto 0),
      S(3) => \sX_multiplication_buffer_i_41__0_n_0\,
      S(2) => \sX_multiplication_buffer_i_42__0_n_0\,
      S(1) => \sX_multiplication_buffer_i_43__0_n_0\,
      S(0) => \sX_multiplication_buffer_i_44__0_n_0\
    );
\sX_multiplication_buffer_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1__0_i_4__4\(3),
      I1 => \^shift_right0_carry__1__0_i_4__4\(2),
      O => \sX_multiplication_buffer_i_23__0_n_0\
    );
\sX_multiplication_buffer_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1__0_i_4__4\(1),
      I1 => \^shift_right0_carry__1__0_i_4__4\(2),
      O => \sX_multiplication_buffer_i_24__0_n_0\
    );
\sX_multiplication_buffer_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1__0_i_4__4\(0),
      I1 => \^shift_right0_carry__1__0_i_4__4\(1),
      O => \sX_multiplication_buffer_i_25__0_n_0\
    );
\sX_multiplication_buffer_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__0__0_i_4__5\(3),
      I1 => \^shift_right0_carry__1__0_i_4__4\(0),
      O => \sX_multiplication_buffer_i_26__0_n_0\
    );
\sX_multiplication_buffer_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__0__0_i_4__5\(2),
      I1 => \^shift_right0_carry__0__0_i_4__5\(3),
      O => \sX_multiplication_buffer_i_33__0_n_0\
    );
\sX_multiplication_buffer_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__0__0_i_4__5\(1),
      I1 => \^shift_right0_carry__0__0_i_4__5\(2),
      O => \sX_multiplication_buffer_i_34__0_n_0\
    );
\sX_multiplication_buffer_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(3),
      I1 => sX_multiplication_buffer(2),
      O => \sX_multiplication_buffer_i_41__0_n_0\
    );
\sX_multiplication_buffer_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(2),
      I1 => sX_multiplication_buffer(1),
      O => \sX_multiplication_buffer_i_42__0_n_0\
    );
\sX_multiplication_buffer_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(1),
      I1 => sX_multiplication_buffer(0),
      O => \sX_multiplication_buffer_i_43__0_n_0\
    );
\sX_multiplication_buffer_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => \sX_multiplication_buffer_i_18__0_0\(0),
      O => \sX_multiplication_buffer_i_44__0_n_0\
    );
\sX_multiplication_buffer_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer00_in(3),
      I1 => sX_multiplication_buffer_0(0),
      I2 => sX_multiplication_buffer0(3),
      O => A(3)
    );
\sY_multiplication_buffer_i_27__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shift_right0_carry__1__0_i_4__4\(3),
      O => DI(0)
    );
\sY_multiplication_buffer_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1__0_i_4__4\(2),
      I1 => \sY_multiplication_buffer_i_17__0\(3),
      O => sY_multiplication_buffer1_carry(3)
    );
\sY_multiplication_buffer_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1__0_i_4__4\(1),
      I1 => \sY_multiplication_buffer_i_17__0\(2),
      O => sY_multiplication_buffer1_carry(2)
    );
\sY_multiplication_buffer_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__1__0_i_4__4\(0),
      I1 => \sY_multiplication_buffer_i_17__0\(1),
      O => sY_multiplication_buffer1_carry(1)
    );
\sY_multiplication_buffer_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shift_right0_carry__0__0_i_4__5\(3),
      I1 => \sY_multiplication_buffer_i_17__0\(0),
      O => sY_multiplication_buffer1_carry(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_debounce is
  port (
    angle_step_next : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \FSM_sequential_state_reg_reg[1]_0\ : out STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    angle_step_next00_in : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \angle_step_current_reg[3]\ : in STD_LOGIC;
    \angle_step_current_reg[4]\ : in STD_LOGIC;
    \angle_step_current_reg[2]\ : in STD_LOGIC;
    \angle_step_current_reg[1]\ : in STD_LOGIC;
    \angle_step_current_reg[0]\ : in STD_LOGIC;
    \angle_step_current_reg[0]_0\ : in STD_LOGIC;
    \angle_step_current_reg[0]_1\ : in STD_LOGIC;
    \angle_step_current_reg[0]_2\ : in STD_LOGIC;
    \angle_step_current_reg[3]_0\ : in STD_LOGIC;
    \angle_step_current_reg[3]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_debounce : entity is "debounce";
end design_1_top_level_0_0_debounce;

architecture STRUCTURE of design_1_top_level_0_0_debounce is
  signal \FSM_sequential_state_reg[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_5__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_6__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_7__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_8__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \angle_step_current[30]_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal \minusOp_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_carry__2_n_4\ : STD_LOGIC;
  signal \minusOp_carry__2_n_5\ : STD_LOGIC;
  signal \minusOp_carry__2_n_6\ : STD_LOGIC;
  signal \minusOp_carry__2_n_7\ : STD_LOGIC;
  signal \minusOp_carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_carry__3_n_4\ : STD_LOGIC;
  signal \minusOp_carry__3_n_5\ : STD_LOGIC;
  signal \minusOp_carry__3_n_6\ : STD_LOGIC;
  signal \minusOp_carry__3_n_7\ : STD_LOGIC;
  signal \minusOp_carry__4_i_1__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_n_7\ : STD_LOGIC;
  signal \minusOp_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__6_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \q_reg[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_5__6_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_6__6_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_7__6_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_8__6_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_9__6_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_4__6_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_5__6_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_6__6_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_7__6_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_8__6_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_9__6_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_2__6_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_3__6_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_4__6_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_5__6_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_6__6_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_7__6_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_8__6_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_9__6_n_0\ : STD_LOGIC;
  signal \q_reg[20]_i_2__6_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_5__6_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_6__6_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_7__6_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_8__6_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_9__6_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_5__6_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_6__6_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_7__6_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_8__6_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_9__6_n_0\ : STD_LOGIC;
  signal q_reg_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \q_reg_reg[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__6_n_1\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__6_n_2\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__6_n_4\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__6_n_6\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__6_n_7\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \q_reg_reg[20]_i_1__6_n_7\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal state_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q_reg_reg[20]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_reg_reg[20]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[0]_i_1__6\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_1__6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_8__6\ : label is "soft_lutpair37";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[0]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[1]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute SOFT_HLUTNM of \angle_step_current[12]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \angle_step_current[14]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \angle_step_current[16]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \angle_step_current[29]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \angle_step_current[30]_i_3\ : label is "soft_lutpair38";
begin
\FSM_sequential_state_reg[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I1 => state_reg(0),
      I2 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \FSM_sequential_state_reg[0]_i_1__6_n_0\
    );
\FSM_sequential_state_reg[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I1 => state_reg(0),
      I2 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \FSM_sequential_state_reg[1]_i_1__6_n_0\
    );
\FSM_sequential_state_reg[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_3__6_n_0\,
      I1 => \FSM_sequential_state_reg[1]_i_4__6_n_0\,
      I2 => \FSM_sequential_state_reg[1]_i_5__6_n_0\,
      I3 => \FSM_sequential_state_reg[1]_i_6__6_n_0\,
      I4 => \FSM_sequential_state_reg[1]_i_7__6_n_0\,
      I5 => \FSM_sequential_state_reg[1]_i_8__6_n_0\,
      O => \FSM_sequential_state_reg[1]_i_2__6_n_0\
    );
\FSM_sequential_state_reg[1]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \minusOp_carry__3_n_7\,
      I1 => \minusOp_carry__3_n_6\,
      I2 => \minusOp_carry__2_n_7\,
      O => \FSM_sequential_state_reg[1]_i_3__6_n_0\
    );
\FSM_sequential_state_reg[1]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => minusOp_carry_n_7,
      I2 => \minusOp_carry__1_n_5\,
      I3 => \minusOp_carry__0_n_7\,
      O => \FSM_sequential_state_reg[1]_i_4__6_n_0\
    );
\FSM_sequential_state_reg[1]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \minusOp_carry__2_n_6\,
      I1 => \minusOp_carry__0_n_4\,
      I2 => \minusOp_carry__0_n_6\,
      I3 => minusOp_carry_n_4,
      O => \FSM_sequential_state_reg[1]_i_5__6_n_0\
    );
\FSM_sequential_state_reg[1]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \minusOp_carry__3_n_5\,
      I1 => \minusOp_carry__2_n_5\,
      I2 => \minusOp_carry__4_n_7\,
      I3 => \minusOp_carry__2_n_4\,
      O => \FSM_sequential_state_reg[1]_i_6__6_n_0\
    );
\FSM_sequential_state_reg[1]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \minusOp_carry__3_n_4\,
      I1 => \minusOp_carry__0_n_5\,
      I2 => \minusOp_carry__1_n_7\,
      I3 => \minusOp_carry__1_n_4\,
      I4 => minusOp_carry_n_5,
      I5 => \minusOp_carry__1_n_6\,
      O => \FSM_sequential_state_reg[1]_i_7__6_n_0\
    );
\FSM_sequential_state_reg[1]_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \FSM_sequential_state_reg[1]_i_8__6_n_0\
    );
\FSM_sequential_state_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[0]_i_1__6_n_0\,
      Q => state_reg(0),
      R => '0'
    );
\FSM_sequential_state_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[1]_i_1__6_n_0\,
      Q => \FSM_sequential_state_reg_reg_n_0_[1]\,
      R => '0'
    );
\angle_step_current[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(9),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(9)
    );
\angle_step_current[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(10),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(10)
    );
\angle_step_current[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(11),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(11)
    );
\angle_step_current[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(12),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(12)
    );
\angle_step_current[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(13),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(13)
    );
\angle_step_current[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(14),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(14)
    );
\angle_step_current[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(15),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(15)
    );
\angle_step_current[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(16),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(16)
    );
\angle_step_current[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(17),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(17)
    );
\angle_step_current[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(18),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(18)
    );
\angle_step_current[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000080"
    )
        port map (
      I0 => state_reg(0),
      I1 => angle_step_next00_in(0),
      I2 => \angle_step_current_reg[3]\,
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I5 => \angle_step_current_reg[1]\,
      O => angle_step_next(0)
    );
\angle_step_current[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(19),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(19)
    );
\angle_step_current[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(20),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(20)
    );
\angle_step_current[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(21),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(21)
    );
\angle_step_current[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(22),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(22)
    );
\angle_step_current[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(23),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(23)
    );
\angle_step_current[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(24),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(24)
    );
\angle_step_current[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(25),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(25)
    );
\angle_step_current[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(26),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(26)
    );
\angle_step_current[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(27),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(27)
    );
\angle_step_current[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(28),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(28)
    );
\angle_step_current[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000080"
    )
        port map (
      I0 => state_reg(0),
      I1 => angle_step_next00_in(1),
      I2 => \angle_step_current_reg[3]\,
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I5 => \angle_step_current_reg[2]\,
      O => angle_step_next(1)
    );
\angle_step_current[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111011FF11101110"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I1 => \angle_step_current[30]_i_3_n_0\,
      I2 => \angle_step_current_reg[0]\,
      I3 => \angle_step_current_reg[0]_0\,
      I4 => \angle_step_current_reg[0]_1\,
      I5 => \angle_step_current_reg[0]_2\,
      O => \FSM_sequential_state_reg_reg[1]_0\
    );
\angle_step_current[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(29),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(29)
    );
\angle_step_current[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I1 => state_reg(0),
      O => \angle_step_current[30]_i_3_n_0\
    );
\angle_step_current[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFBFFFB0008"
    )
        port map (
      I0 => angle_step_next00_in(2),
      I1 => \angle_step_current_reg[3]\,
      I2 => \angle_step_current[30]_i_3_n_0\,
      I3 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I4 => \angle_step_current_reg[3]_0\,
      I5 => \angle_step_current_reg[3]_1\,
      O => angle_step_next(2)
    );
\angle_step_current[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000080"
    )
        port map (
      I0 => state_reg(0),
      I1 => angle_step_next00_in(3),
      I2 => \angle_step_current_reg[3]\,
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I5 => \angle_step_current_reg[4]\,
      O => angle_step_next(3)
    );
\angle_step_current[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(4),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(4)
    );
\angle_step_current[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(5),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(5)
    );
\angle_step_current[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(6),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(6)
    );
\angle_step_current[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(7),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(7)
    );
\angle_step_current[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => angle_step_next00_in(8),
      I1 => \FSM_sequential_state_reg[1]_i_2__6_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => \angle_step_current_reg[3]\,
      O => angle_step_next(8)
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => q_reg_reg(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => \minusOp_carry_i_1__6_n_0\,
      S(2) => \minusOp_carry_i_2__6_n_0\,
      S(1) => \minusOp_carry_i_3__6_n_0\,
      S(0) => \minusOp_carry_i_4__6_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \minusOp_carry__0_i_1__6_n_0\,
      S(2) => \minusOp_carry__0_i_2__6_n_0\,
      S(1) => \minusOp_carry__0_i_3__6_n_0\,
      S(0) => \minusOp_carry__0_i_4__6_n_0\
    );
\minusOp_carry__0_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(7),
      O => \minusOp_carry__0_i_1__6_n_0\
    );
\minusOp_carry__0_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(6),
      O => \minusOp_carry__0_i_2__6_n_0\
    );
\minusOp_carry__0_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(5),
      O => \minusOp_carry__0_i_3__6_n_0\
    );
\minusOp_carry__0_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(4),
      O => \minusOp_carry__0_i_4__6_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \minusOp_carry__1_n_0\,
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(11 downto 8),
      O(3) => \minusOp_carry__1_n_4\,
      O(2) => \minusOp_carry__1_n_5\,
      O(1) => \minusOp_carry__1_n_6\,
      O(0) => \minusOp_carry__1_n_7\,
      S(3) => \minusOp_carry__1_i_1__6_n_0\,
      S(2) => \minusOp_carry__1_i_2__6_n_0\,
      S(1) => \minusOp_carry__1_i_3__6_n_0\,
      S(0) => \minusOp_carry__1_i_4__6_n_0\
    );
\minusOp_carry__1_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(11),
      O => \minusOp_carry__1_i_1__6_n_0\
    );
\minusOp_carry__1_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(10),
      O => \minusOp_carry__1_i_2__6_n_0\
    );
\minusOp_carry__1_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(9),
      O => \minusOp_carry__1_i_3__6_n_0\
    );
\minusOp_carry__1_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(8),
      O => \minusOp_carry__1_i_4__6_n_0\
    );
\minusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__1_n_0\,
      CO(3) => \minusOp_carry__2_n_0\,
      CO(2) => \minusOp_carry__2_n_1\,
      CO(1) => \minusOp_carry__2_n_2\,
      CO(0) => \minusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(15 downto 12),
      O(3) => \minusOp_carry__2_n_4\,
      O(2) => \minusOp_carry__2_n_5\,
      O(1) => \minusOp_carry__2_n_6\,
      O(0) => \minusOp_carry__2_n_7\,
      S(3) => \minusOp_carry__2_i_1__6_n_0\,
      S(2) => \minusOp_carry__2_i_2__6_n_0\,
      S(1) => \minusOp_carry__2_i_3__6_n_0\,
      S(0) => \minusOp_carry__2_i_4__6_n_0\
    );
\minusOp_carry__2_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(15),
      O => \minusOp_carry__2_i_1__6_n_0\
    );
\minusOp_carry__2_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(14),
      O => \minusOp_carry__2_i_2__6_n_0\
    );
\minusOp_carry__2_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(13),
      O => \minusOp_carry__2_i_3__6_n_0\
    );
\minusOp_carry__2_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(12),
      O => \minusOp_carry__2_i_4__6_n_0\
    );
\minusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__2_n_0\,
      CO(3) => \minusOp_carry__3_n_0\,
      CO(2) => \minusOp_carry__3_n_1\,
      CO(1) => \minusOp_carry__3_n_2\,
      CO(0) => \minusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(19 downto 16),
      O(3) => \minusOp_carry__3_n_4\,
      O(2) => \minusOp_carry__3_n_5\,
      O(1) => \minusOp_carry__3_n_6\,
      O(0) => \minusOp_carry__3_n_7\,
      S(3) => \minusOp_carry__3_i_1__6_n_0\,
      S(2) => \minusOp_carry__3_i_2__6_n_0\,
      S(1) => \minusOp_carry__3_i_3__6_n_0\,
      S(0) => \minusOp_carry__3_i_4__6_n_0\
    );
\minusOp_carry__3_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(19),
      O => \minusOp_carry__3_i_1__6_n_0\
    );
\minusOp_carry__3_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(18),
      O => \minusOp_carry__3_i_2__6_n_0\
    );
\minusOp_carry__3_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(17),
      O => \minusOp_carry__3_i_3__6_n_0\
    );
\minusOp_carry__3_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(16),
      O => \minusOp_carry__3_i_4__6_n_0\
    );
\minusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__3_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \minusOp_carry__4_i_1__6_n_0\
    );
\minusOp_carry__4_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(20),
      O => \minusOp_carry__4_i_1__6_n_0\
    );
\minusOp_carry_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(3),
      O => \minusOp_carry_i_1__6_n_0\
    );
\minusOp_carry_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(2),
      O => \minusOp_carry_i_2__6_n_0\
    );
\minusOp_carry_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(1),
      O => \minusOp_carry_i_3__6_n_0\
    );
\minusOp_carry_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => q_reg_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => state_reg(0),
      O => \minusOp_carry_i_4__6_n_0\
    );
\q_reg[0]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_2__6_n_0\
    );
\q_reg[0]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_3__6_n_0\
    );
\q_reg[0]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_4__6_n_0\
    );
\q_reg[0]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_5__6_n_0\
    );
\q_reg[0]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(3),
      O => \q_reg[0]_i_6__6_n_0\
    );
\q_reg[0]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(2),
      O => \q_reg[0]_i_7__6_n_0\
    );
\q_reg[0]_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(1),
      O => \q_reg[0]_i_8__6_n_0\
    );
\q_reg[0]_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(0),
      O => \q_reg[0]_i_9__6_n_0\
    );
\q_reg[12]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_2__6_n_0\
    );
\q_reg[12]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_3__6_n_0\
    );
\q_reg[12]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_4__6_n_0\
    );
\q_reg[12]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_5__6_n_0\
    );
\q_reg[12]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(15),
      O => \q_reg[12]_i_6__6_n_0\
    );
\q_reg[12]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(14),
      O => \q_reg[12]_i_7__6_n_0\
    );
\q_reg[12]_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(13),
      O => \q_reg[12]_i_8__6_n_0\
    );
\q_reg[12]_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(12),
      O => \q_reg[12]_i_9__6_n_0\
    );
\q_reg[16]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_2__6_n_0\
    );
\q_reg[16]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_3__6_n_0\
    );
\q_reg[16]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_4__6_n_0\
    );
\q_reg[16]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_5__6_n_0\
    );
\q_reg[16]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(19),
      O => \q_reg[16]_i_6__6_n_0\
    );
\q_reg[16]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(18),
      O => \q_reg[16]_i_7__6_n_0\
    );
\q_reg[16]_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(17),
      O => \q_reg[16]_i_8__6_n_0\
    );
\q_reg[16]_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(16),
      O => \q_reg[16]_i_9__6_n_0\
    );
\q_reg[20]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(20),
      O => \q_reg[20]_i_2__6_n_0\
    );
\q_reg[4]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_2__6_n_0\
    );
\q_reg[4]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_3__6_n_0\
    );
\q_reg[4]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_4__6_n_0\
    );
\q_reg[4]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_5__6_n_0\
    );
\q_reg[4]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(7),
      O => \q_reg[4]_i_6__6_n_0\
    );
\q_reg[4]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(6),
      O => \q_reg[4]_i_7__6_n_0\
    );
\q_reg[4]_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(5),
      O => \q_reg[4]_i_8__6_n_0\
    );
\q_reg[4]_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(4),
      O => \q_reg[4]_i_9__6_n_0\
    );
\q_reg[8]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_2__6_n_0\
    );
\q_reg[8]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_3__6_n_0\
    );
\q_reg[8]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_4__6_n_0\
    );
\q_reg[8]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_5__6_n_0\
    );
\q_reg[8]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(11),
      O => \q_reg[8]_i_6__6_n_0\
    );
\q_reg[8]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(10),
      O => \q_reg[8]_i_7__6_n_0\
    );
\q_reg[8]_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(9),
      O => \q_reg[8]_i_8__6_n_0\
    );
\q_reg[8]_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(8),
      O => \q_reg[8]_i_9__6_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__6_n_7\,
      Q => q_reg_reg(0),
      R => '0'
    );
\q_reg_reg[0]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_reg_reg[0]_i_1__6_n_0\,
      CO(2) => \q_reg_reg[0]_i_1__6_n_1\,
      CO(1) => \q_reg_reg[0]_i_1__6_n_2\,
      CO(0) => \q_reg_reg[0]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[0]_i_2__6_n_0\,
      DI(2) => \q_reg[0]_i_3__6_n_0\,
      DI(1) => \q_reg[0]_i_4__6_n_0\,
      DI(0) => \q_reg[0]_i_5__6_n_0\,
      O(3) => \q_reg_reg[0]_i_1__6_n_4\,
      O(2) => \q_reg_reg[0]_i_1__6_n_5\,
      O(1) => \q_reg_reg[0]_i_1__6_n_6\,
      O(0) => \q_reg_reg[0]_i_1__6_n_7\,
      S(3) => \q_reg[0]_i_6__6_n_0\,
      S(2) => \q_reg[0]_i_7__6_n_0\,
      S(1) => \q_reg[0]_i_8__6_n_0\,
      S(0) => \q_reg[0]_i_9__6_n_0\
    );
\q_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__6_n_5\,
      Q => q_reg_reg(10),
      R => '0'
    );
\q_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__6_n_4\,
      Q => q_reg_reg(11),
      R => '0'
    );
\q_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__6_n_7\,
      Q => q_reg_reg(12),
      R => '0'
    );
\q_reg_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[8]_i_1__6_n_0\,
      CO(3) => \q_reg_reg[12]_i_1__6_n_0\,
      CO(2) => \q_reg_reg[12]_i_1__6_n_1\,
      CO(1) => \q_reg_reg[12]_i_1__6_n_2\,
      CO(0) => \q_reg_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[12]_i_2__6_n_0\,
      DI(2) => \q_reg[12]_i_3__6_n_0\,
      DI(1) => \q_reg[12]_i_4__6_n_0\,
      DI(0) => \q_reg[12]_i_5__6_n_0\,
      O(3) => \q_reg_reg[12]_i_1__6_n_4\,
      O(2) => \q_reg_reg[12]_i_1__6_n_5\,
      O(1) => \q_reg_reg[12]_i_1__6_n_6\,
      O(0) => \q_reg_reg[12]_i_1__6_n_7\,
      S(3) => \q_reg[12]_i_6__6_n_0\,
      S(2) => \q_reg[12]_i_7__6_n_0\,
      S(1) => \q_reg[12]_i_8__6_n_0\,
      S(0) => \q_reg[12]_i_9__6_n_0\
    );
\q_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__6_n_6\,
      Q => q_reg_reg(13),
      R => '0'
    );
\q_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__6_n_5\,
      Q => q_reg_reg(14),
      R => '0'
    );
\q_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__6_n_4\,
      Q => q_reg_reg(15),
      R => '0'
    );
\q_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__6_n_7\,
      Q => q_reg_reg(16),
      R => '0'
    );
\q_reg_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[12]_i_1__6_n_0\,
      CO(3) => \q_reg_reg[16]_i_1__6_n_0\,
      CO(2) => \q_reg_reg[16]_i_1__6_n_1\,
      CO(1) => \q_reg_reg[16]_i_1__6_n_2\,
      CO(0) => \q_reg_reg[16]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[16]_i_2__6_n_0\,
      DI(2) => \q_reg[16]_i_3__6_n_0\,
      DI(1) => \q_reg[16]_i_4__6_n_0\,
      DI(0) => \q_reg[16]_i_5__6_n_0\,
      O(3) => \q_reg_reg[16]_i_1__6_n_4\,
      O(2) => \q_reg_reg[16]_i_1__6_n_5\,
      O(1) => \q_reg_reg[16]_i_1__6_n_6\,
      O(0) => \q_reg_reg[16]_i_1__6_n_7\,
      S(3) => \q_reg[16]_i_6__6_n_0\,
      S(2) => \q_reg[16]_i_7__6_n_0\,
      S(1) => \q_reg[16]_i_8__6_n_0\,
      S(0) => \q_reg[16]_i_9__6_n_0\
    );
\q_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__6_n_6\,
      Q => q_reg_reg(17),
      R => '0'
    );
\q_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__6_n_5\,
      Q => q_reg_reg(18),
      R => '0'
    );
\q_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__6_n_4\,
      Q => q_reg_reg(19),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__6_n_6\,
      Q => q_reg_reg(1),
      R => '0'
    );
\q_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[20]_i_1__6_n_7\,
      Q => q_reg_reg(20),
      R => '0'
    );
\q_reg_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[16]_i_1__6_n_0\,
      CO(3 downto 0) => \NLW_q_reg_reg[20]_i_1__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q_reg_reg[20]_i_1__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \q_reg_reg[20]_i_1__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \q_reg[20]_i_2__6_n_0\
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__6_n_5\,
      Q => q_reg_reg(2),
      R => '0'
    );
\q_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__6_n_4\,
      Q => q_reg_reg(3),
      R => '0'
    );
\q_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__6_n_7\,
      Q => q_reg_reg(4),
      R => '0'
    );
\q_reg_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[0]_i_1__6_n_0\,
      CO(3) => \q_reg_reg[4]_i_1__6_n_0\,
      CO(2) => \q_reg_reg[4]_i_1__6_n_1\,
      CO(1) => \q_reg_reg[4]_i_1__6_n_2\,
      CO(0) => \q_reg_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[4]_i_2__6_n_0\,
      DI(2) => \q_reg[4]_i_3__6_n_0\,
      DI(1) => \q_reg[4]_i_4__6_n_0\,
      DI(0) => \q_reg[4]_i_5__6_n_0\,
      O(3) => \q_reg_reg[4]_i_1__6_n_4\,
      O(2) => \q_reg_reg[4]_i_1__6_n_5\,
      O(1) => \q_reg_reg[4]_i_1__6_n_6\,
      O(0) => \q_reg_reg[4]_i_1__6_n_7\,
      S(3) => \q_reg[4]_i_6__6_n_0\,
      S(2) => \q_reg[4]_i_7__6_n_0\,
      S(1) => \q_reg[4]_i_8__6_n_0\,
      S(0) => \q_reg[4]_i_9__6_n_0\
    );
\q_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__6_n_6\,
      Q => q_reg_reg(5),
      R => '0'
    );
\q_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__6_n_5\,
      Q => q_reg_reg(6),
      R => '0'
    );
\q_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__6_n_4\,
      Q => q_reg_reg(7),
      R => '0'
    );
\q_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__6_n_7\,
      Q => q_reg_reg(8),
      R => '0'
    );
\q_reg_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[4]_i_1__6_n_0\,
      CO(3) => \q_reg_reg[8]_i_1__6_n_0\,
      CO(2) => \q_reg_reg[8]_i_1__6_n_1\,
      CO(1) => \q_reg_reg[8]_i_1__6_n_2\,
      CO(0) => \q_reg_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[8]_i_2__6_n_0\,
      DI(2) => \q_reg[8]_i_3__6_n_0\,
      DI(1) => \q_reg[8]_i_4__6_n_0\,
      DI(0) => \q_reg[8]_i_5__6_n_0\,
      O(3) => \q_reg_reg[8]_i_1__6_n_4\,
      O(2) => \q_reg_reg[8]_i_1__6_n_5\,
      O(1) => \q_reg_reg[8]_i_1__6_n_6\,
      O(0) => \q_reg_reg[8]_i_1__6_n_7\,
      S(3) => \q_reg[8]_i_6__6_n_0\,
      S(2) => \q_reg[8]_i_7__6_n_0\,
      S(1) => \q_reg[8]_i_8__6_n_0\,
      S(0) => \q_reg[8]_i_9__6_n_0\
    );
\q_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__6_n_6\,
      Q => q_reg_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_debounce_0 is
  port (
    \FSM_sequential_state_reg_reg[0]_0\ : out STD_LOGIC;
    \angle_step_current_reg[2]\ : out STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    \angle_step_current_reg[0]\ : in STD_LOGIC;
    \angle_step_current_reg[0]_0\ : in STD_LOGIC;
    \angle_step_current_reg[0]_1\ : in STD_LOGIC;
    \angle_step_current_reg[0]_2\ : in STD_LOGIC;
    \angle_step_current_reg[0]_3\ : in STD_LOGIC;
    \angle_step_current[30]_i_6_0\ : in STD_LOGIC;
    \angle_step_current[30]_i_6_1\ : in STD_LOGIC;
    \angle_step_current[30]_i_6_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_debounce_0 : entity is "debounce";
end design_1_top_level_0_0_debounce_0;

architecture STRUCTURE of design_1_top_level_0_0_debounce_0 is
  signal \FSM_sequential_state_reg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_5__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_6__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_7__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_8__5_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg_reg[0]_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \angle_step_current[30]_i_14_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal \minusOp_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_carry__2_n_4\ : STD_LOGIC;
  signal \minusOp_carry__2_n_5\ : STD_LOGIC;
  signal \minusOp_carry__2_n_6\ : STD_LOGIC;
  signal \minusOp_carry__2_n_7\ : STD_LOGIC;
  signal \minusOp_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_carry__3_n_4\ : STD_LOGIC;
  signal \minusOp_carry__3_n_5\ : STD_LOGIC;
  signal \minusOp_carry__3_n_6\ : STD_LOGIC;
  signal \minusOp_carry__3_n_7\ : STD_LOGIC;
  signal \minusOp_carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_n_7\ : STD_LOGIC;
  signal \minusOp_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__5_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \q_reg[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_6__5_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_7__5_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_8__5_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_9__5_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_6__5_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_7__5_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_8__5_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_9__5_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_3__5_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_4__5_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_5__5_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_6__5_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_7__5_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_8__5_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_9__5_n_0\ : STD_LOGIC;
  signal \q_reg[20]_i_2__5_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_6__5_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_7__5_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_8__5_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_9__5_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_5__5_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_6__5_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_7__5_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_8__5_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_9__5_n_0\ : STD_LOGIC;
  signal q_reg_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \q_reg_reg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__5_n_4\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__5_n_6\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__5_n_7\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \q_reg_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal state_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q_reg_reg[20]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_reg_reg[20]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[0]_i_1__5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_1__5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_8__5\ : label is "soft_lutpair39";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[0]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[1]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute SOFT_HLUTNM of \angle_step_current[30]_i_14\ : label is "soft_lutpair39";
begin
  \FSM_sequential_state_reg_reg[0]_0\ <= \^fsm_sequential_state_reg_reg[0]_0\;
\FSM_sequential_state_reg[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => \^fsm_sequential_state_reg_reg[0]_0\,
      O => \FSM_sequential_state_reg[0]_i_1__5_n_0\
    );
\FSM_sequential_state_reg[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EC"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => \^fsm_sequential_state_reg_reg[0]_0\,
      O => \FSM_sequential_state_reg[1]_i_1__5_n_0\
    );
\FSM_sequential_state_reg[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_3__5_n_0\,
      I1 => \FSM_sequential_state_reg[1]_i_4__5_n_0\,
      I2 => \FSM_sequential_state_reg[1]_i_5__5_n_0\,
      I3 => \FSM_sequential_state_reg[1]_i_6__5_n_0\,
      I4 => \FSM_sequential_state_reg[1]_i_7__5_n_0\,
      I5 => \FSM_sequential_state_reg[1]_i_8__5_n_0\,
      O => \^fsm_sequential_state_reg_reg[0]_0\
    );
\FSM_sequential_state_reg[1]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \minusOp_carry__3_n_7\,
      I1 => \minusOp_carry__3_n_6\,
      I2 => \minusOp_carry__2_n_7\,
      O => \FSM_sequential_state_reg[1]_i_3__5_n_0\
    );
\FSM_sequential_state_reg[1]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => minusOp_carry_n_7,
      I2 => \minusOp_carry__1_n_5\,
      I3 => \minusOp_carry__0_n_7\,
      O => \FSM_sequential_state_reg[1]_i_4__5_n_0\
    );
\FSM_sequential_state_reg[1]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \minusOp_carry__2_n_6\,
      I1 => \minusOp_carry__0_n_4\,
      I2 => \minusOp_carry__0_n_6\,
      I3 => minusOp_carry_n_4,
      O => \FSM_sequential_state_reg[1]_i_5__5_n_0\
    );
\FSM_sequential_state_reg[1]_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \minusOp_carry__3_n_5\,
      I1 => \minusOp_carry__2_n_5\,
      I2 => \minusOp_carry__4_n_7\,
      I3 => \minusOp_carry__2_n_4\,
      O => \FSM_sequential_state_reg[1]_i_6__5_n_0\
    );
\FSM_sequential_state_reg[1]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \minusOp_carry__3_n_4\,
      I1 => \minusOp_carry__0_n_5\,
      I2 => \minusOp_carry__1_n_7\,
      I3 => \minusOp_carry__1_n_4\,
      I4 => minusOp_carry_n_5,
      I5 => \minusOp_carry__1_n_6\,
      O => \FSM_sequential_state_reg[1]_i_7__5_n_0\
    );
\FSM_sequential_state_reg[1]_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \FSM_sequential_state_reg[1]_i_8__5_n_0\
    );
\FSM_sequential_state_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[0]_i_1__5_n_0\,
      Q => state_reg(0),
      R => '0'
    );
\FSM_sequential_state_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[1]_i_1__5_n_0\,
      Q => \FSM_sequential_state_reg_reg_n_0_[1]\,
      R => '0'
    );
\angle_step_current[30]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \angle_step_current[30]_i_6_0\,
      I1 => \angle_step_current[30]_i_6_1\,
      I2 => \angle_step_current[30]_i_6_2\,
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => state_reg(0),
      O => \angle_step_current[30]_i_14_n_0\
    );
\angle_step_current[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \angle_step_current_reg[0]\,
      I1 => \angle_step_current[30]_i_14_n_0\,
      I2 => \angle_step_current_reg[0]_0\,
      I3 => \angle_step_current_reg[0]_1\,
      I4 => \angle_step_current_reg[0]_2\,
      I5 => \angle_step_current_reg[0]_3\,
      O => \angle_step_current_reg[2]\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => q_reg_reg(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => \minusOp_carry_i_1__5_n_0\,
      S(2) => \minusOp_carry_i_2__5_n_0\,
      S(1) => \minusOp_carry_i_3__5_n_0\,
      S(0) => \minusOp_carry_i_4__5_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \minusOp_carry__0_i_1__5_n_0\,
      S(2) => \minusOp_carry__0_i_2__5_n_0\,
      S(1) => \minusOp_carry__0_i_3__5_n_0\,
      S(0) => \minusOp_carry__0_i_4__5_n_0\
    );
\minusOp_carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(7),
      O => \minusOp_carry__0_i_1__5_n_0\
    );
\minusOp_carry__0_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(6),
      O => \minusOp_carry__0_i_2__5_n_0\
    );
\minusOp_carry__0_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(5),
      O => \minusOp_carry__0_i_3__5_n_0\
    );
\minusOp_carry__0_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(4),
      O => \minusOp_carry__0_i_4__5_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \minusOp_carry__1_n_0\,
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(11 downto 8),
      O(3) => \minusOp_carry__1_n_4\,
      O(2) => \minusOp_carry__1_n_5\,
      O(1) => \minusOp_carry__1_n_6\,
      O(0) => \minusOp_carry__1_n_7\,
      S(3) => \minusOp_carry__1_i_1__5_n_0\,
      S(2) => \minusOp_carry__1_i_2__5_n_0\,
      S(1) => \minusOp_carry__1_i_3__5_n_0\,
      S(0) => \minusOp_carry__1_i_4__5_n_0\
    );
\minusOp_carry__1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(11),
      O => \minusOp_carry__1_i_1__5_n_0\
    );
\minusOp_carry__1_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(10),
      O => \minusOp_carry__1_i_2__5_n_0\
    );
\minusOp_carry__1_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(9),
      O => \minusOp_carry__1_i_3__5_n_0\
    );
\minusOp_carry__1_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(8),
      O => \minusOp_carry__1_i_4__5_n_0\
    );
\minusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__1_n_0\,
      CO(3) => \minusOp_carry__2_n_0\,
      CO(2) => \minusOp_carry__2_n_1\,
      CO(1) => \minusOp_carry__2_n_2\,
      CO(0) => \minusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(15 downto 12),
      O(3) => \minusOp_carry__2_n_4\,
      O(2) => \minusOp_carry__2_n_5\,
      O(1) => \minusOp_carry__2_n_6\,
      O(0) => \minusOp_carry__2_n_7\,
      S(3) => \minusOp_carry__2_i_1__5_n_0\,
      S(2) => \minusOp_carry__2_i_2__5_n_0\,
      S(1) => \minusOp_carry__2_i_3__5_n_0\,
      S(0) => \minusOp_carry__2_i_4__5_n_0\
    );
\minusOp_carry__2_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(15),
      O => \minusOp_carry__2_i_1__5_n_0\
    );
\minusOp_carry__2_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(14),
      O => \minusOp_carry__2_i_2__5_n_0\
    );
\minusOp_carry__2_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(13),
      O => \minusOp_carry__2_i_3__5_n_0\
    );
\minusOp_carry__2_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(12),
      O => \minusOp_carry__2_i_4__5_n_0\
    );
\minusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__2_n_0\,
      CO(3) => \minusOp_carry__3_n_0\,
      CO(2) => \minusOp_carry__3_n_1\,
      CO(1) => \minusOp_carry__3_n_2\,
      CO(0) => \minusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(19 downto 16),
      O(3) => \minusOp_carry__3_n_4\,
      O(2) => \minusOp_carry__3_n_5\,
      O(1) => \minusOp_carry__3_n_6\,
      O(0) => \minusOp_carry__3_n_7\,
      S(3) => \minusOp_carry__3_i_1__5_n_0\,
      S(2) => \minusOp_carry__3_i_2__5_n_0\,
      S(1) => \minusOp_carry__3_i_3__5_n_0\,
      S(0) => \minusOp_carry__3_i_4__5_n_0\
    );
\minusOp_carry__3_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(19),
      O => \minusOp_carry__3_i_1__5_n_0\
    );
\minusOp_carry__3_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(18),
      O => \minusOp_carry__3_i_2__5_n_0\
    );
\minusOp_carry__3_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(17),
      O => \minusOp_carry__3_i_3__5_n_0\
    );
\minusOp_carry__3_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(16),
      O => \minusOp_carry__3_i_4__5_n_0\
    );
\minusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__3_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \minusOp_carry__4_i_1__5_n_0\
    );
\minusOp_carry__4_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(20),
      O => \minusOp_carry__4_i_1__5_n_0\
    );
\minusOp_carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(3),
      O => \minusOp_carry_i_1__5_n_0\
    );
\minusOp_carry_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(2),
      O => \minusOp_carry_i_2__5_n_0\
    );
\minusOp_carry_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(1),
      O => \minusOp_carry_i_3__5_n_0\
    );
\minusOp_carry_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => q_reg_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => state_reg(0),
      O => \minusOp_carry_i_4__5_n_0\
    );
\q_reg[0]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_2__5_n_0\
    );
\q_reg[0]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_3__5_n_0\
    );
\q_reg[0]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_4__5_n_0\
    );
\q_reg[0]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_5__5_n_0\
    );
\q_reg[0]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(3),
      O => \q_reg[0]_i_6__5_n_0\
    );
\q_reg[0]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(2),
      O => \q_reg[0]_i_7__5_n_0\
    );
\q_reg[0]_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(1),
      O => \q_reg[0]_i_8__5_n_0\
    );
\q_reg[0]_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(0),
      O => \q_reg[0]_i_9__5_n_0\
    );
\q_reg[12]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_2__5_n_0\
    );
\q_reg[12]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_3__5_n_0\
    );
\q_reg[12]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_4__5_n_0\
    );
\q_reg[12]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_5__5_n_0\
    );
\q_reg[12]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(15),
      O => \q_reg[12]_i_6__5_n_0\
    );
\q_reg[12]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(14),
      O => \q_reg[12]_i_7__5_n_0\
    );
\q_reg[12]_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(13),
      O => \q_reg[12]_i_8__5_n_0\
    );
\q_reg[12]_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(12),
      O => \q_reg[12]_i_9__5_n_0\
    );
\q_reg[16]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_2__5_n_0\
    );
\q_reg[16]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_3__5_n_0\
    );
\q_reg[16]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_4__5_n_0\
    );
\q_reg[16]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_5__5_n_0\
    );
\q_reg[16]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(19),
      O => \q_reg[16]_i_6__5_n_0\
    );
\q_reg[16]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(18),
      O => \q_reg[16]_i_7__5_n_0\
    );
\q_reg[16]_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(17),
      O => \q_reg[16]_i_8__5_n_0\
    );
\q_reg[16]_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(16),
      O => \q_reg[16]_i_9__5_n_0\
    );
\q_reg[20]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(20),
      O => \q_reg[20]_i_2__5_n_0\
    );
\q_reg[4]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_2__5_n_0\
    );
\q_reg[4]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_3__5_n_0\
    );
\q_reg[4]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_4__5_n_0\
    );
\q_reg[4]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_5__5_n_0\
    );
\q_reg[4]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(7),
      O => \q_reg[4]_i_6__5_n_0\
    );
\q_reg[4]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(6),
      O => \q_reg[4]_i_7__5_n_0\
    );
\q_reg[4]_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(5),
      O => \q_reg[4]_i_8__5_n_0\
    );
\q_reg[4]_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(4),
      O => \q_reg[4]_i_9__5_n_0\
    );
\q_reg[8]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_2__5_n_0\
    );
\q_reg[8]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_3__5_n_0\
    );
\q_reg[8]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_4__5_n_0\
    );
\q_reg[8]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_5__5_n_0\
    );
\q_reg[8]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(11),
      O => \q_reg[8]_i_6__5_n_0\
    );
\q_reg[8]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(10),
      O => \q_reg[8]_i_7__5_n_0\
    );
\q_reg[8]_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(9),
      O => \q_reg[8]_i_8__5_n_0\
    );
\q_reg[8]_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(8),
      O => \q_reg[8]_i_9__5_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__5_n_7\,
      Q => q_reg_reg(0),
      R => '0'
    );
\q_reg_reg[0]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_reg_reg[0]_i_1__5_n_0\,
      CO(2) => \q_reg_reg[0]_i_1__5_n_1\,
      CO(1) => \q_reg_reg[0]_i_1__5_n_2\,
      CO(0) => \q_reg_reg[0]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[0]_i_2__5_n_0\,
      DI(2) => \q_reg[0]_i_3__5_n_0\,
      DI(1) => \q_reg[0]_i_4__5_n_0\,
      DI(0) => \q_reg[0]_i_5__5_n_0\,
      O(3) => \q_reg_reg[0]_i_1__5_n_4\,
      O(2) => \q_reg_reg[0]_i_1__5_n_5\,
      O(1) => \q_reg_reg[0]_i_1__5_n_6\,
      O(0) => \q_reg_reg[0]_i_1__5_n_7\,
      S(3) => \q_reg[0]_i_6__5_n_0\,
      S(2) => \q_reg[0]_i_7__5_n_0\,
      S(1) => \q_reg[0]_i_8__5_n_0\,
      S(0) => \q_reg[0]_i_9__5_n_0\
    );
\q_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__5_n_5\,
      Q => q_reg_reg(10),
      R => '0'
    );
\q_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__5_n_4\,
      Q => q_reg_reg(11),
      R => '0'
    );
\q_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__5_n_7\,
      Q => q_reg_reg(12),
      R => '0'
    );
\q_reg_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[8]_i_1__5_n_0\,
      CO(3) => \q_reg_reg[12]_i_1__5_n_0\,
      CO(2) => \q_reg_reg[12]_i_1__5_n_1\,
      CO(1) => \q_reg_reg[12]_i_1__5_n_2\,
      CO(0) => \q_reg_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[12]_i_2__5_n_0\,
      DI(2) => \q_reg[12]_i_3__5_n_0\,
      DI(1) => \q_reg[12]_i_4__5_n_0\,
      DI(0) => \q_reg[12]_i_5__5_n_0\,
      O(3) => \q_reg_reg[12]_i_1__5_n_4\,
      O(2) => \q_reg_reg[12]_i_1__5_n_5\,
      O(1) => \q_reg_reg[12]_i_1__5_n_6\,
      O(0) => \q_reg_reg[12]_i_1__5_n_7\,
      S(3) => \q_reg[12]_i_6__5_n_0\,
      S(2) => \q_reg[12]_i_7__5_n_0\,
      S(1) => \q_reg[12]_i_8__5_n_0\,
      S(0) => \q_reg[12]_i_9__5_n_0\
    );
\q_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__5_n_6\,
      Q => q_reg_reg(13),
      R => '0'
    );
\q_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__5_n_5\,
      Q => q_reg_reg(14),
      R => '0'
    );
\q_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__5_n_4\,
      Q => q_reg_reg(15),
      R => '0'
    );
\q_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__5_n_7\,
      Q => q_reg_reg(16),
      R => '0'
    );
\q_reg_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[12]_i_1__5_n_0\,
      CO(3) => \q_reg_reg[16]_i_1__5_n_0\,
      CO(2) => \q_reg_reg[16]_i_1__5_n_1\,
      CO(1) => \q_reg_reg[16]_i_1__5_n_2\,
      CO(0) => \q_reg_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[16]_i_2__5_n_0\,
      DI(2) => \q_reg[16]_i_3__5_n_0\,
      DI(1) => \q_reg[16]_i_4__5_n_0\,
      DI(0) => \q_reg[16]_i_5__5_n_0\,
      O(3) => \q_reg_reg[16]_i_1__5_n_4\,
      O(2) => \q_reg_reg[16]_i_1__5_n_5\,
      O(1) => \q_reg_reg[16]_i_1__5_n_6\,
      O(0) => \q_reg_reg[16]_i_1__5_n_7\,
      S(3) => \q_reg[16]_i_6__5_n_0\,
      S(2) => \q_reg[16]_i_7__5_n_0\,
      S(1) => \q_reg[16]_i_8__5_n_0\,
      S(0) => \q_reg[16]_i_9__5_n_0\
    );
\q_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__5_n_6\,
      Q => q_reg_reg(17),
      R => '0'
    );
\q_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__5_n_5\,
      Q => q_reg_reg(18),
      R => '0'
    );
\q_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__5_n_4\,
      Q => q_reg_reg(19),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__5_n_6\,
      Q => q_reg_reg(1),
      R => '0'
    );
\q_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[20]_i_1__5_n_7\,
      Q => q_reg_reg(20),
      R => '0'
    );
\q_reg_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[16]_i_1__5_n_0\,
      CO(3 downto 0) => \NLW_q_reg_reg[20]_i_1__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q_reg_reg[20]_i_1__5_O_UNCONNECTED\(3 downto 1),
      O(0) => \q_reg_reg[20]_i_1__5_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \q_reg[20]_i_2__5_n_0\
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__5_n_5\,
      Q => q_reg_reg(2),
      R => '0'
    );
\q_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__5_n_4\,
      Q => q_reg_reg(3),
      R => '0'
    );
\q_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__5_n_7\,
      Q => q_reg_reg(4),
      R => '0'
    );
\q_reg_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[0]_i_1__5_n_0\,
      CO(3) => \q_reg_reg[4]_i_1__5_n_0\,
      CO(2) => \q_reg_reg[4]_i_1__5_n_1\,
      CO(1) => \q_reg_reg[4]_i_1__5_n_2\,
      CO(0) => \q_reg_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[4]_i_2__5_n_0\,
      DI(2) => \q_reg[4]_i_3__5_n_0\,
      DI(1) => \q_reg[4]_i_4__5_n_0\,
      DI(0) => \q_reg[4]_i_5__5_n_0\,
      O(3) => \q_reg_reg[4]_i_1__5_n_4\,
      O(2) => \q_reg_reg[4]_i_1__5_n_5\,
      O(1) => \q_reg_reg[4]_i_1__5_n_6\,
      O(0) => \q_reg_reg[4]_i_1__5_n_7\,
      S(3) => \q_reg[4]_i_6__5_n_0\,
      S(2) => \q_reg[4]_i_7__5_n_0\,
      S(1) => \q_reg[4]_i_8__5_n_0\,
      S(0) => \q_reg[4]_i_9__5_n_0\
    );
\q_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__5_n_6\,
      Q => q_reg_reg(5),
      R => '0'
    );
\q_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__5_n_5\,
      Q => q_reg_reg(6),
      R => '0'
    );
\q_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__5_n_4\,
      Q => q_reg_reg(7),
      R => '0'
    );
\q_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__5_n_7\,
      Q => q_reg_reg(8),
      R => '0'
    );
\q_reg_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[4]_i_1__5_n_0\,
      CO(3) => \q_reg_reg[8]_i_1__5_n_0\,
      CO(2) => \q_reg_reg[8]_i_1__5_n_1\,
      CO(1) => \q_reg_reg[8]_i_1__5_n_2\,
      CO(0) => \q_reg_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[8]_i_2__5_n_0\,
      DI(2) => \q_reg[8]_i_3__5_n_0\,
      DI(1) => \q_reg[8]_i_4__5_n_0\,
      DI(0) => \q_reg[8]_i_5__5_n_0\,
      O(3) => \q_reg_reg[8]_i_1__5_n_4\,
      O(2) => \q_reg_reg[8]_i_1__5_n_5\,
      O(1) => \q_reg_reg[8]_i_1__5_n_6\,
      O(0) => \q_reg_reg[8]_i_1__5_n_7\,
      S(3) => \q_reg[8]_i_6__5_n_0\,
      S(2) => \q_reg[8]_i_7__5_n_0\,
      S(1) => \q_reg[8]_i_8__5_n_0\,
      S(0) => \q_reg[8]_i_9__5_n_0\
    );
\q_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__5_n_6\,
      Q => q_reg_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_debounce_1 is
  port (
    state_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg_reg[1]_0\ : out STD_LOGIC;
    angle_x_next : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_sequential_state_reg_reg[0]_0\ : out STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    \angle_x_current_reg[3]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    minusOp1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \angle_x_current_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    minusOp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \angle_x_current_reg[4]\ : in STD_LOGIC;
    \angle_x_current_reg[5]\ : in STD_LOGIC;
    \angle_x_current_reg[6]\ : in STD_LOGIC;
    \angle_x_current_reg[7]\ : in STD_LOGIC;
    \angle_x_current_reg[8]\ : in STD_LOGIC;
    \angle_x_current_reg[9]\ : in STD_LOGIC;
    \angle_x_current_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_debounce_1 : entity is "debounce";
end design_1_top_level_0_0_debounce_1;

architecture STRUCTURE of design_1_top_level_0_0_debounce_1 is
  signal \FSM_sequential_state_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_8__2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg_reg[1]_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_6_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal \minusOp_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_carry__2_n_4\ : STD_LOGIC;
  signal \minusOp_carry__2_n_5\ : STD_LOGIC;
  signal \minusOp_carry__2_n_6\ : STD_LOGIC;
  signal \minusOp_carry__2_n_7\ : STD_LOGIC;
  signal \minusOp_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_carry__3_n_4\ : STD_LOGIC;
  signal \minusOp_carry__3_n_5\ : STD_LOGIC;
  signal \minusOp_carry__3_n_6\ : STD_LOGIC;
  signal \minusOp_carry__3_n_7\ : STD_LOGIC;
  signal \minusOp_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_n_7\ : STD_LOGIC;
  signal \minusOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__2_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \q_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_6__2_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_7__2_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_8__2_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_9__2_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_6__2_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_7__2_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_8__2_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_9__2_n_0\ : STD_LOGIC;
  signal \q_reg[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_6__2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_7__2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_8__2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_9__2_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_8__2_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_9__2_n_0\ : STD_LOGIC;
  signal q_reg_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \q_reg_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \q_reg_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \^state_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q_reg_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_reg_reg[20]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[0]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_8__2\ : label is "soft_lutpair42";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[0]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[1]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute SOFT_HLUTNM of \angle_x_current[0]_i_1\ : label is "soft_lutpair41";
begin
  \FSM_sequential_state_reg_reg[0]_0\ <= \^fsm_sequential_state_reg_reg[0]_0\;
  \FSM_sequential_state_reg_reg[1]_0\ <= \^fsm_sequential_state_reg_reg[1]_0\;
  state_reg(0) <= \^state_reg\(0);
\FSM_sequential_state_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => \^fsm_sequential_state_reg_reg[0]_0\,
      O => \FSM_sequential_state_reg[0]_i_1__0_n_0\
    );
\FSM_sequential_state_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EC"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => \^fsm_sequential_state_reg_reg[0]_0\,
      O => \FSM_sequential_state_reg[1]_i_1__0_n_0\
    );
\FSM_sequential_state_reg[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_3__0_n_0\,
      I1 => \FSM_sequential_state_reg[1]_i_4__0_n_0\,
      I2 => \FSM_sequential_state_reg[1]_i_5__0_n_0\,
      I3 => \FSM_sequential_state_reg[1]_i_6__0_n_0\,
      I4 => \FSM_sequential_state_reg[1]_i_7__0_n_0\,
      I5 => \FSM_sequential_state_reg[1]_i_8__2_n_0\,
      O => \^fsm_sequential_state_reg_reg[0]_0\
    );
\FSM_sequential_state_reg[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \minusOp_carry__3_n_7\,
      I1 => \minusOp_carry__3_n_6\,
      I2 => \minusOp_carry__2_n_7\,
      O => \FSM_sequential_state_reg[1]_i_3__0_n_0\
    );
\FSM_sequential_state_reg[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => minusOp_carry_n_7,
      I2 => \minusOp_carry__1_n_5\,
      I3 => minusOp_carry_n_6,
      O => \FSM_sequential_state_reg[1]_i_4__0_n_0\
    );
\FSM_sequential_state_reg[1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \minusOp_carry__4_n_7\,
      I1 => \minusOp_carry__0_n_4\,
      I2 => \minusOp_carry__0_n_6\,
      I3 => minusOp_carry_n_4,
      O => \FSM_sequential_state_reg[1]_i_5__0_n_0\
    );
\FSM_sequential_state_reg[1]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \minusOp_carry__2_n_5\,
      I1 => \minusOp_carry__1_n_7\,
      I2 => \minusOp_carry__3_n_5\,
      I3 => \minusOp_carry__2_n_4\,
      O => \FSM_sequential_state_reg[1]_i_6__0_n_0\
    );
\FSM_sequential_state_reg[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \minusOp_carry__3_n_4\,
      I1 => \minusOp_carry__2_n_6\,
      I2 => minusOp_carry_n_5,
      I3 => \minusOp_carry__1_n_4\,
      I4 => \minusOp_carry__0_n_5\,
      I5 => \minusOp_carry__1_n_6\,
      O => \FSM_sequential_state_reg[1]_i_7__0_n_0\
    );
\FSM_sequential_state_reg[1]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \FSM_sequential_state_reg[1]_i_8__2_n_0\
    );
\FSM_sequential_state_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[0]_i_1__0_n_0\,
      Q => \^state_reg\(0),
      R => '0'
    );
\FSM_sequential_state_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[1]_i_1__0_n_0\,
      Q => \^fsm_sequential_state_reg_reg[1]_0\,
      R => '0'
    );
\angle_x_current[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \angle_x_current_reg[0]\,
      I1 => \^fsm_sequential_state_reg_reg[0]_0\,
      I2 => \^state_reg\(0),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\,
      I4 => O(0),
      O => angle_x_next(0)
    );
\angle_x_current[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => minusOp1_in(0),
      I1 => \angle_x_current_reg[1]\(0),
      I2 => minusOp(0),
      I3 => \^fsm_sequential_state_reg_reg[0]_0\,
      I4 => \angle_x_current[9]_i_6_n_0\,
      I5 => O(1),
      O => angle_x_next(1)
    );
\angle_x_current[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => minusOp1_in(1),
      I1 => \angle_x_current_reg[1]\(0),
      I2 => minusOp(1),
      I3 => \^fsm_sequential_state_reg_reg[0]_0\,
      I4 => \angle_x_current[9]_i_6_n_0\,
      I5 => O(2),
      O => angle_x_next(2)
    );
\angle_x_current[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFDFFFDF0080"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \angle_x_current_reg[3]\,
      I2 => \^fsm_sequential_state_reg_reg[0]_0\,
      I3 => \^fsm_sequential_state_reg_reg[1]_0\,
      I4 => O(3),
      I5 => CO(0),
      O => angle_x_next(3)
    );
\angle_x_current[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => minusOp1_in(2),
      I1 => \angle_x_current_reg[1]\(0),
      I2 => minusOp(2),
      I3 => \^fsm_sequential_state_reg_reg[0]_0\,
      I4 => \angle_x_current[9]_i_6_n_0\,
      I5 => \angle_x_current_reg[4]\,
      O => angle_x_next(4)
    );
\angle_x_current[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => minusOp1_in(3),
      I1 => \angle_x_current_reg[1]\(0),
      I2 => minusOp(3),
      I3 => \^fsm_sequential_state_reg_reg[0]_0\,
      I4 => \angle_x_current[9]_i_6_n_0\,
      I5 => \angle_x_current_reg[5]\,
      O => angle_x_next(5)
    );
\angle_x_current[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => minusOp1_in(4),
      I1 => \angle_x_current_reg[1]\(0),
      I2 => minusOp(4),
      I3 => \^fsm_sequential_state_reg_reg[0]_0\,
      I4 => \angle_x_current[9]_i_6_n_0\,
      I5 => \angle_x_current_reg[6]\,
      O => angle_x_next(6)
    );
\angle_x_current[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => minusOp1_in(5),
      I1 => \angle_x_current_reg[1]\(0),
      I2 => minusOp(5),
      I3 => \^fsm_sequential_state_reg_reg[0]_0\,
      I4 => \angle_x_current[9]_i_6_n_0\,
      I5 => \angle_x_current_reg[7]\,
      O => angle_x_next(7)
    );
\angle_x_current[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => minusOp1_in(6),
      I1 => \angle_x_current_reg[1]\(0),
      I2 => minusOp(6),
      I3 => \^fsm_sequential_state_reg_reg[0]_0\,
      I4 => \angle_x_current[9]_i_6_n_0\,
      I5 => \angle_x_current_reg[8]\,
      O => angle_x_next(8)
    );
\angle_x_current[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => minusOp1_in(7),
      I1 => \angle_x_current_reg[1]\(0),
      I2 => minusOp(7),
      I3 => \^fsm_sequential_state_reg_reg[0]_0\,
      I4 => \angle_x_current[9]_i_6_n_0\,
      I5 => \angle_x_current_reg[9]\,
      O => angle_x_next(9)
    );
\angle_x_current[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fsm_sequential_state_reg_reg[1]_0\,
      I1 => \^state_reg\(0),
      O => \angle_x_current[9]_i_6_n_0\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => q_reg_reg(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => \minusOp_carry_i_1__0_n_0\,
      S(2) => \minusOp_carry_i_2__0_n_0\,
      S(1) => \minusOp_carry_i_3__0_n_0\,
      S(0) => \minusOp_carry_i_4__2_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \minusOp_carry__0_i_1__0_n_0\,
      S(2) => \minusOp_carry__0_i_2__0_n_0\,
      S(1) => \minusOp_carry__0_i_3__0_n_0\,
      S(0) => \minusOp_carry__0_i_4__0_n_0\
    );
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(7),
      O => \minusOp_carry__0_i_1__0_n_0\
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(6),
      O => \minusOp_carry__0_i_2__0_n_0\
    );
\minusOp_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(5),
      O => \minusOp_carry__0_i_3__0_n_0\
    );
\minusOp_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(4),
      O => \minusOp_carry__0_i_4__0_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \minusOp_carry__1_n_0\,
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(11 downto 8),
      O(3) => \minusOp_carry__1_n_4\,
      O(2) => \minusOp_carry__1_n_5\,
      O(1) => \minusOp_carry__1_n_6\,
      O(0) => \minusOp_carry__1_n_7\,
      S(3) => \minusOp_carry__1_i_1__0_n_0\,
      S(2) => \minusOp_carry__1_i_2__0_n_0\,
      S(1) => \minusOp_carry__1_i_3__0_n_0\,
      S(0) => \minusOp_carry__1_i_4__0_n_0\
    );
\minusOp_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(11),
      O => \minusOp_carry__1_i_1__0_n_0\
    );
\minusOp_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(10),
      O => \minusOp_carry__1_i_2__0_n_0\
    );
\minusOp_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(9),
      O => \minusOp_carry__1_i_3__0_n_0\
    );
\minusOp_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(8),
      O => \minusOp_carry__1_i_4__0_n_0\
    );
\minusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__1_n_0\,
      CO(3) => \minusOp_carry__2_n_0\,
      CO(2) => \minusOp_carry__2_n_1\,
      CO(1) => \minusOp_carry__2_n_2\,
      CO(0) => \minusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(15 downto 12),
      O(3) => \minusOp_carry__2_n_4\,
      O(2) => \minusOp_carry__2_n_5\,
      O(1) => \minusOp_carry__2_n_6\,
      O(0) => \minusOp_carry__2_n_7\,
      S(3) => \minusOp_carry__2_i_1__0_n_0\,
      S(2) => \minusOp_carry__2_i_2__0_n_0\,
      S(1) => \minusOp_carry__2_i_3__0_n_0\,
      S(0) => \minusOp_carry__2_i_4__0_n_0\
    );
\minusOp_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(15),
      O => \minusOp_carry__2_i_1__0_n_0\
    );
\minusOp_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(14),
      O => \minusOp_carry__2_i_2__0_n_0\
    );
\minusOp_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(13),
      O => \minusOp_carry__2_i_3__0_n_0\
    );
\minusOp_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(12),
      O => \minusOp_carry__2_i_4__0_n_0\
    );
\minusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__2_n_0\,
      CO(3) => \minusOp_carry__3_n_0\,
      CO(2) => \minusOp_carry__3_n_1\,
      CO(1) => \minusOp_carry__3_n_2\,
      CO(0) => \minusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(19 downto 16),
      O(3) => \minusOp_carry__3_n_4\,
      O(2) => \minusOp_carry__3_n_5\,
      O(1) => \minusOp_carry__3_n_6\,
      O(0) => \minusOp_carry__3_n_7\,
      S(3) => \minusOp_carry__3_i_1__0_n_0\,
      S(2) => \minusOp_carry__3_i_2__0_n_0\,
      S(1) => \minusOp_carry__3_i_3__0_n_0\,
      S(0) => \minusOp_carry__3_i_4__0_n_0\
    );
\minusOp_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(19),
      O => \minusOp_carry__3_i_1__0_n_0\
    );
\minusOp_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(18),
      O => \minusOp_carry__3_i_2__0_n_0\
    );
\minusOp_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(17),
      O => \minusOp_carry__3_i_3__0_n_0\
    );
\minusOp_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(16),
      O => \minusOp_carry__3_i_4__0_n_0\
    );
\minusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__3_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \minusOp_carry__4_i_1__0_n_0\
    );
\minusOp_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(20),
      O => \minusOp_carry__4_i_1__0_n_0\
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(3),
      O => \minusOp_carry_i_1__0_n_0\
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(2),
      O => \minusOp_carry_i_2__0_n_0\
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(1),
      O => \minusOp_carry_i_3__0_n_0\
    );
\minusOp_carry_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => q_reg_reg(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => \^state_reg\(0),
      O => \minusOp_carry_i_4__2_n_0\
    );
\q_reg[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[0]_i_2__0_n_0\
    );
\q_reg[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[0]_i_3__0_n_0\
    );
\q_reg[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[0]_i_4__0_n_0\
    );
\q_reg[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[0]_i_5__0_n_0\
    );
\q_reg[0]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(3),
      O => \q_reg[0]_i_6__2_n_0\
    );
\q_reg[0]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(2),
      O => \q_reg[0]_i_7__2_n_0\
    );
\q_reg[0]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(1),
      O => \q_reg[0]_i_8__2_n_0\
    );
\q_reg[0]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(0),
      O => \q_reg[0]_i_9__2_n_0\
    );
\q_reg[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[12]_i_2__0_n_0\
    );
\q_reg[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[12]_i_3__0_n_0\
    );
\q_reg[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[12]_i_4__0_n_0\
    );
\q_reg[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[12]_i_5__0_n_0\
    );
\q_reg[12]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(15),
      O => \q_reg[12]_i_6__2_n_0\
    );
\q_reg[12]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(14),
      O => \q_reg[12]_i_7__2_n_0\
    );
\q_reg[12]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(13),
      O => \q_reg[12]_i_8__2_n_0\
    );
\q_reg[12]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(12),
      O => \q_reg[12]_i_9__2_n_0\
    );
\q_reg[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[16]_i_2__2_n_0\
    );
\q_reg[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[16]_i_3__0_n_0\
    );
\q_reg[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[16]_i_4__0_n_0\
    );
\q_reg[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[16]_i_5__0_n_0\
    );
\q_reg[16]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(19),
      O => \q_reg[16]_i_6__2_n_0\
    );
\q_reg[16]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(18),
      O => \q_reg[16]_i_7__2_n_0\
    );
\q_reg[16]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(17),
      O => \q_reg[16]_i_8__2_n_0\
    );
\q_reg[16]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(16),
      O => \q_reg[16]_i_9__2_n_0\
    );
\q_reg[20]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(20),
      O => \q_reg[20]_i_2__2_n_0\
    );
\q_reg[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[4]_i_2__0_n_0\
    );
\q_reg[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[4]_i_3__0_n_0\
    );
\q_reg[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[4]_i_4__0_n_0\
    );
\q_reg[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[4]_i_5__0_n_0\
    );
\q_reg[4]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(7),
      O => \q_reg[4]_i_6__2_n_0\
    );
\q_reg[4]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(6),
      O => \q_reg[4]_i_7__2_n_0\
    );
\q_reg[4]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(5),
      O => \q_reg[4]_i_8__2_n_0\
    );
\q_reg[4]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(4),
      O => \q_reg[4]_i_9__2_n_0\
    );
\q_reg[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[8]_i_2__0_n_0\
    );
\q_reg[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[8]_i_3__0_n_0\
    );
\q_reg[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[8]_i_4__0_n_0\
    );
\q_reg[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      O => \q_reg[8]_i_5__0_n_0\
    );
\q_reg[8]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(11),
      O => \q_reg[8]_i_6__2_n_0\
    );
\q_reg[8]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(10),
      O => \q_reg[8]_i_7__2_n_0\
    );
\q_reg[8]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(9),
      O => \q_reg[8]_i_8__2_n_0\
    );
\q_reg[8]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => \^state_reg\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\,
      I2 => q_reg_reg(8),
      O => \q_reg[8]_i_9__2_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__0_n_7\,
      Q => q_reg_reg(0),
      R => '0'
    );
\q_reg_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_reg_reg[0]_i_1__0_n_0\,
      CO(2) => \q_reg_reg[0]_i_1__0_n_1\,
      CO(1) => \q_reg_reg[0]_i_1__0_n_2\,
      CO(0) => \q_reg_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[0]_i_2__0_n_0\,
      DI(2) => \q_reg[0]_i_3__0_n_0\,
      DI(1) => \q_reg[0]_i_4__0_n_0\,
      DI(0) => \q_reg[0]_i_5__0_n_0\,
      O(3) => \q_reg_reg[0]_i_1__0_n_4\,
      O(2) => \q_reg_reg[0]_i_1__0_n_5\,
      O(1) => \q_reg_reg[0]_i_1__0_n_6\,
      O(0) => \q_reg_reg[0]_i_1__0_n_7\,
      S(3) => \q_reg[0]_i_6__2_n_0\,
      S(2) => \q_reg[0]_i_7__2_n_0\,
      S(1) => \q_reg[0]_i_8__2_n_0\,
      S(0) => \q_reg[0]_i_9__2_n_0\
    );
\q_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__0_n_5\,
      Q => q_reg_reg(10),
      R => '0'
    );
\q_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__0_n_4\,
      Q => q_reg_reg(11),
      R => '0'
    );
\q_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__0_n_7\,
      Q => q_reg_reg(12),
      R => '0'
    );
\q_reg_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[8]_i_1__0_n_0\,
      CO(3) => \q_reg_reg[12]_i_1__0_n_0\,
      CO(2) => \q_reg_reg[12]_i_1__0_n_1\,
      CO(1) => \q_reg_reg[12]_i_1__0_n_2\,
      CO(0) => \q_reg_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[12]_i_2__0_n_0\,
      DI(2) => \q_reg[12]_i_3__0_n_0\,
      DI(1) => \q_reg[12]_i_4__0_n_0\,
      DI(0) => \q_reg[12]_i_5__0_n_0\,
      O(3) => \q_reg_reg[12]_i_1__0_n_4\,
      O(2) => \q_reg_reg[12]_i_1__0_n_5\,
      O(1) => \q_reg_reg[12]_i_1__0_n_6\,
      O(0) => \q_reg_reg[12]_i_1__0_n_7\,
      S(3) => \q_reg[12]_i_6__2_n_0\,
      S(2) => \q_reg[12]_i_7__2_n_0\,
      S(1) => \q_reg[12]_i_8__2_n_0\,
      S(0) => \q_reg[12]_i_9__2_n_0\
    );
\q_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__0_n_6\,
      Q => q_reg_reg(13),
      R => '0'
    );
\q_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__0_n_5\,
      Q => q_reg_reg(14),
      R => '0'
    );
\q_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__0_n_4\,
      Q => q_reg_reg(15),
      R => '0'
    );
\q_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__0_n_7\,
      Q => q_reg_reg(16),
      R => '0'
    );
\q_reg_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[12]_i_1__0_n_0\,
      CO(3) => \q_reg_reg[16]_i_1__0_n_0\,
      CO(2) => \q_reg_reg[16]_i_1__0_n_1\,
      CO(1) => \q_reg_reg[16]_i_1__0_n_2\,
      CO(0) => \q_reg_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[16]_i_2__2_n_0\,
      DI(2) => \q_reg[16]_i_3__0_n_0\,
      DI(1) => \q_reg[16]_i_4__0_n_0\,
      DI(0) => \q_reg[16]_i_5__0_n_0\,
      O(3) => \q_reg_reg[16]_i_1__0_n_4\,
      O(2) => \q_reg_reg[16]_i_1__0_n_5\,
      O(1) => \q_reg_reg[16]_i_1__0_n_6\,
      O(0) => \q_reg_reg[16]_i_1__0_n_7\,
      S(3) => \q_reg[16]_i_6__2_n_0\,
      S(2) => \q_reg[16]_i_7__2_n_0\,
      S(1) => \q_reg[16]_i_8__2_n_0\,
      S(0) => \q_reg[16]_i_9__2_n_0\
    );
\q_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__0_n_6\,
      Q => q_reg_reg(17),
      R => '0'
    );
\q_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__0_n_5\,
      Q => q_reg_reg(18),
      R => '0'
    );
\q_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__0_n_4\,
      Q => q_reg_reg(19),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__0_n_6\,
      Q => q_reg_reg(1),
      R => '0'
    );
\q_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[20]_i_1__0_n_7\,
      Q => q_reg_reg(20),
      R => '0'
    );
\q_reg_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[16]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_q_reg_reg[20]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q_reg_reg[20]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \q_reg_reg[20]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \q_reg[20]_i_2__2_n_0\
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__0_n_5\,
      Q => q_reg_reg(2),
      R => '0'
    );
\q_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__0_n_4\,
      Q => q_reg_reg(3),
      R => '0'
    );
\q_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__0_n_7\,
      Q => q_reg_reg(4),
      R => '0'
    );
\q_reg_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[0]_i_1__0_n_0\,
      CO(3) => \q_reg_reg[4]_i_1__0_n_0\,
      CO(2) => \q_reg_reg[4]_i_1__0_n_1\,
      CO(1) => \q_reg_reg[4]_i_1__0_n_2\,
      CO(0) => \q_reg_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[4]_i_2__0_n_0\,
      DI(2) => \q_reg[4]_i_3__0_n_0\,
      DI(1) => \q_reg[4]_i_4__0_n_0\,
      DI(0) => \q_reg[4]_i_5__0_n_0\,
      O(3) => \q_reg_reg[4]_i_1__0_n_4\,
      O(2) => \q_reg_reg[4]_i_1__0_n_5\,
      O(1) => \q_reg_reg[4]_i_1__0_n_6\,
      O(0) => \q_reg_reg[4]_i_1__0_n_7\,
      S(3) => \q_reg[4]_i_6__2_n_0\,
      S(2) => \q_reg[4]_i_7__2_n_0\,
      S(1) => \q_reg[4]_i_8__2_n_0\,
      S(0) => \q_reg[4]_i_9__2_n_0\
    );
\q_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__0_n_6\,
      Q => q_reg_reg(5),
      R => '0'
    );
\q_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__0_n_5\,
      Q => q_reg_reg(6),
      R => '0'
    );
\q_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__0_n_4\,
      Q => q_reg_reg(7),
      R => '0'
    );
\q_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__0_n_7\,
      Q => q_reg_reg(8),
      R => '0'
    );
\q_reg_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[4]_i_1__0_n_0\,
      CO(3) => \q_reg_reg[8]_i_1__0_n_0\,
      CO(2) => \q_reg_reg[8]_i_1__0_n_1\,
      CO(1) => \q_reg_reg[8]_i_1__0_n_2\,
      CO(0) => \q_reg_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[8]_i_2__0_n_0\,
      DI(2) => \q_reg[8]_i_3__0_n_0\,
      DI(1) => \q_reg[8]_i_4__0_n_0\,
      DI(0) => \q_reg[8]_i_5__0_n_0\,
      O(3) => \q_reg_reg[8]_i_1__0_n_4\,
      O(2) => \q_reg_reg[8]_i_1__0_n_5\,
      O(1) => \q_reg_reg[8]_i_1__0_n_6\,
      O(0) => \q_reg_reg[8]_i_1__0_n_7\,
      S(3) => \q_reg[8]_i_6__2_n_0\,
      S(2) => \q_reg[8]_i_7__2_n_0\,
      S(1) => \q_reg[8]_i_8__2_n_0\,
      S(0) => \q_reg[8]_i_9__2_n_0\
    );
\q_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__0_n_6\,
      Q => q_reg_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_debounce_2 is
  port (
    \FSM_sequential_state_reg_reg[1]_0\ : out STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    \angle_x_current_reg[0]\ : in STD_LOGIC;
    state_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_x_current_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_debounce_2 : entity is "debounce";
end design_1_top_level_0_0_debounce_2;

architecture STRUCTURE of design_1_top_level_0_0_debounce_2 is
  signal \FSM_sequential_state_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_8__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \minusOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_carry__4_i_1_n_0\ : STD_LOGIC;
  signal minusOp_carry_i_1_n_0 : STD_LOGIC;
  signal minusOp_carry_i_2_n_0 : STD_LOGIC;
  signal minusOp_carry_i_3_n_0 : STD_LOGIC;
  signal \minusOp_carry_i_4__1_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal q_next : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \q_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_7__1_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_8__1_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_9__1_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_7__1_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_8__1_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_9__1_n_0\ : STD_LOGIC;
  signal \q_reg[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_8__1_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_9__1_n_0\ : STD_LOGIC;
  signal q_reg_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \q_reg_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal state_reg_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q_reg_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_reg_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_1\ : label is "soft_lutpair43";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[0]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[1]\ : label is "wait0:11,wait1:01,one:10,zero:00";
begin
\FSM_sequential_state_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => \FSM_sequential_state_reg[1]_i_2_n_0\,
      O => \FSM_sequential_state_reg[0]_i_1_n_0\
    );
\FSM_sequential_state_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EC"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => \FSM_sequential_state_reg[1]_i_2_n_0\,
      O => \FSM_sequential_state_reg[1]_i_1_n_0\
    );
\FSM_sequential_state_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_3_n_0\,
      I1 => \FSM_sequential_state_reg[1]_i_4_n_0\,
      I2 => \FSM_sequential_state_reg[1]_i_5_n_0\,
      I3 => \FSM_sequential_state_reg[1]_i_6_n_0\,
      I4 => \FSM_sequential_state_reg[1]_i_7_n_0\,
      I5 => \FSM_sequential_state_reg[1]_i_8__1_n_0\,
      O => \FSM_sequential_state_reg[1]_i_2_n_0\
    );
\FSM_sequential_state_reg[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => q_next(16),
      I1 => q_next(17),
      I2 => q_next(12),
      O => \FSM_sequential_state_reg[1]_i_3_n_0\
    );
\FSM_sequential_state_reg[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => q_next(4),
      I1 => q_next(0),
      I2 => q_next(10),
      I3 => q_next(1),
      O => \FSM_sequential_state_reg[1]_i_4_n_0\
    );
\FSM_sequential_state_reg[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => q_next(20),
      I1 => q_next(7),
      I2 => q_next(5),
      I3 => q_next(3),
      O => \FSM_sequential_state_reg[1]_i_5_n_0\
    );
\FSM_sequential_state_reg[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => q_next(14),
      I1 => q_next(8),
      I2 => q_next(18),
      I3 => q_next(15),
      O => \FSM_sequential_state_reg[1]_i_6_n_0\
    );
\FSM_sequential_state_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => q_next(19),
      I1 => q_next(13),
      I2 => q_next(2),
      I3 => q_next(11),
      I4 => q_next(6),
      I5 => q_next(9),
      O => \FSM_sequential_state_reg[1]_i_7_n_0\
    );
\FSM_sequential_state_reg[1]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \FSM_sequential_state_reg[1]_i_8__1_n_0\
    );
\FSM_sequential_state_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[0]_i_1_n_0\,
      Q => state_reg_0(0),
      R => '0'
    );
\FSM_sequential_state_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[1]_i_1_n_0\,
      Q => \FSM_sequential_state_reg_reg_n_0_[1]\,
      R => '0'
    );
\angle_x_current[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444440F000000"
    )
        port map (
      I0 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I1 => state_reg_0(0),
      I2 => \angle_x_current_reg[0]\,
      I3 => state_reg(0),
      I4 => \angle_x_current_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[1]_i_2_n_0\,
      O => \FSM_sequential_state_reg_reg[1]_0\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => q_reg_reg(3 downto 0),
      O(3 downto 0) => q_next(3 downto 0),
      S(3) => minusOp_carry_i_1_n_0,
      S(2) => minusOp_carry_i_2_n_0,
      S(1) => minusOp_carry_i_3_n_0,
      S(0) => \minusOp_carry_i_4__1_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(7 downto 4),
      O(3 downto 0) => q_next(7 downto 4),
      S(3) => \minusOp_carry__0_i_1_n_0\,
      S(2) => \minusOp_carry__0_i_2_n_0\,
      S(1) => \minusOp_carry__0_i_3_n_0\,
      S(0) => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(7),
      O => \minusOp_carry__0_i_1_n_0\
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(6),
      O => \minusOp_carry__0_i_2_n_0\
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(5),
      O => \minusOp_carry__0_i_3_n_0\
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(4),
      O => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \minusOp_carry__1_n_0\,
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(11 downto 8),
      O(3 downto 0) => q_next(11 downto 8),
      S(3) => \minusOp_carry__1_i_1_n_0\,
      S(2) => \minusOp_carry__1_i_2_n_0\,
      S(1) => \minusOp_carry__1_i_3_n_0\,
      S(0) => \minusOp_carry__1_i_4_n_0\
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(11),
      O => \minusOp_carry__1_i_1_n_0\
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(10),
      O => \minusOp_carry__1_i_2_n_0\
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(9),
      O => \minusOp_carry__1_i_3_n_0\
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(8),
      O => \minusOp_carry__1_i_4_n_0\
    );
\minusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__1_n_0\,
      CO(3) => \minusOp_carry__2_n_0\,
      CO(2) => \minusOp_carry__2_n_1\,
      CO(1) => \minusOp_carry__2_n_2\,
      CO(0) => \minusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(15 downto 12),
      O(3 downto 0) => q_next(15 downto 12),
      S(3) => \minusOp_carry__2_i_1_n_0\,
      S(2) => \minusOp_carry__2_i_2_n_0\,
      S(1) => \minusOp_carry__2_i_3_n_0\,
      S(0) => \minusOp_carry__2_i_4_n_0\
    );
\minusOp_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(15),
      O => \minusOp_carry__2_i_1_n_0\
    );
\minusOp_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(14),
      O => \minusOp_carry__2_i_2_n_0\
    );
\minusOp_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(13),
      O => \minusOp_carry__2_i_3_n_0\
    );
\minusOp_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(12),
      O => \minusOp_carry__2_i_4_n_0\
    );
\minusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__2_n_0\,
      CO(3) => \minusOp_carry__3_n_0\,
      CO(2) => \minusOp_carry__3_n_1\,
      CO(1) => \minusOp_carry__3_n_2\,
      CO(0) => \minusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(19 downto 16),
      O(3 downto 0) => q_next(19 downto 16),
      S(3) => \minusOp_carry__3_i_1_n_0\,
      S(2) => \minusOp_carry__3_i_2_n_0\,
      S(1) => \minusOp_carry__3_i_3_n_0\,
      S(0) => \minusOp_carry__3_i_4_n_0\
    );
\minusOp_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(19),
      O => \minusOp_carry__3_i_1_n_0\
    );
\minusOp_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(18),
      O => \minusOp_carry__3_i_2_n_0\
    );
\minusOp_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(17),
      O => \minusOp_carry__3_i_3_n_0\
    );
\minusOp_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(16),
      O => \minusOp_carry__3_i_4_n_0\
    );
\minusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__3_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => q_next(20),
      S(3 downto 1) => B"000",
      S(0) => \minusOp_carry__4_i_1_n_0\
    );
\minusOp_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(20),
      O => \minusOp_carry__4_i_1_n_0\
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(3),
      O => minusOp_carry_i_1_n_0
    );
minusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(2),
      O => minusOp_carry_i_2_n_0
    );
minusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(1),
      O => minusOp_carry_i_3_n_0
    );
\minusOp_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => q_reg_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => state_reg_0(0),
      O => \minusOp_carry_i_4__1_n_0\
    );
\q_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_2_n_0\
    );
\q_reg[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_3_n_0\
    );
\q_reg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_4_n_0\
    );
\q_reg[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_5_n_0\
    );
\q_reg[0]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(3),
      O => \q_reg[0]_i_6__1_n_0\
    );
\q_reg[0]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(2),
      O => \q_reg[0]_i_7__1_n_0\
    );
\q_reg[0]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(1),
      O => \q_reg[0]_i_8__1_n_0\
    );
\q_reg[0]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(0),
      O => \q_reg[0]_i_9__1_n_0\
    );
\q_reg[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_2_n_0\
    );
\q_reg[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_3_n_0\
    );
\q_reg[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_4_n_0\
    );
\q_reg[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_5_n_0\
    );
\q_reg[12]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(15),
      O => \q_reg[12]_i_6__1_n_0\
    );
\q_reg[12]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(14),
      O => \q_reg[12]_i_7__1_n_0\
    );
\q_reg[12]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(13),
      O => \q_reg[12]_i_8__1_n_0\
    );
\q_reg[12]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(12),
      O => \q_reg[12]_i_9__1_n_0\
    );
\q_reg[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_2__1_n_0\
    );
\q_reg[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_3_n_0\
    );
\q_reg[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_4_n_0\
    );
\q_reg[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_5_n_0\
    );
\q_reg[16]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(19),
      O => \q_reg[16]_i_6__1_n_0\
    );
\q_reg[16]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(18),
      O => \q_reg[16]_i_7__1_n_0\
    );
\q_reg[16]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(17),
      O => \q_reg[16]_i_8__1_n_0\
    );
\q_reg[16]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(16),
      O => \q_reg[16]_i_9__1_n_0\
    );
\q_reg[20]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(20),
      O => \q_reg[20]_i_2__1_n_0\
    );
\q_reg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_2_n_0\
    );
\q_reg[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_3_n_0\
    );
\q_reg[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_4_n_0\
    );
\q_reg[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_5_n_0\
    );
\q_reg[4]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(7),
      O => \q_reg[4]_i_6__1_n_0\
    );
\q_reg[4]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(6),
      O => \q_reg[4]_i_7__1_n_0\
    );
\q_reg[4]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(5),
      O => \q_reg[4]_i_8__1_n_0\
    );
\q_reg[4]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(4),
      O => \q_reg[4]_i_9__1_n_0\
    );
\q_reg[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_2_n_0\
    );
\q_reg[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_3_n_0\
    );
\q_reg[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_4_n_0\
    );
\q_reg[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_5_n_0\
    );
\q_reg[8]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(11),
      O => \q_reg[8]_i_6__1_n_0\
    );
\q_reg[8]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(10),
      O => \q_reg[8]_i_7__1_n_0\
    );
\q_reg[8]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(9),
      O => \q_reg[8]_i_8__1_n_0\
    );
\q_reg[8]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg_0(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(8),
      O => \q_reg[8]_i_9__1_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1_n_7\,
      Q => q_reg_reg(0),
      R => '0'
    );
\q_reg_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_reg_reg[0]_i_1_n_0\,
      CO(2) => \q_reg_reg[0]_i_1_n_1\,
      CO(1) => \q_reg_reg[0]_i_1_n_2\,
      CO(0) => \q_reg_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[0]_i_2_n_0\,
      DI(2) => \q_reg[0]_i_3_n_0\,
      DI(1) => \q_reg[0]_i_4_n_0\,
      DI(0) => \q_reg[0]_i_5_n_0\,
      O(3) => \q_reg_reg[0]_i_1_n_4\,
      O(2) => \q_reg_reg[0]_i_1_n_5\,
      O(1) => \q_reg_reg[0]_i_1_n_6\,
      O(0) => \q_reg_reg[0]_i_1_n_7\,
      S(3) => \q_reg[0]_i_6__1_n_0\,
      S(2) => \q_reg[0]_i_7__1_n_0\,
      S(1) => \q_reg[0]_i_8__1_n_0\,
      S(0) => \q_reg[0]_i_9__1_n_0\
    );
\q_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1_n_5\,
      Q => q_reg_reg(10),
      R => '0'
    );
\q_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1_n_4\,
      Q => q_reg_reg(11),
      R => '0'
    );
\q_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1_n_7\,
      Q => q_reg_reg(12),
      R => '0'
    );
\q_reg_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[8]_i_1_n_0\,
      CO(3) => \q_reg_reg[12]_i_1_n_0\,
      CO(2) => \q_reg_reg[12]_i_1_n_1\,
      CO(1) => \q_reg_reg[12]_i_1_n_2\,
      CO(0) => \q_reg_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[12]_i_2_n_0\,
      DI(2) => \q_reg[12]_i_3_n_0\,
      DI(1) => \q_reg[12]_i_4_n_0\,
      DI(0) => \q_reg[12]_i_5_n_0\,
      O(3) => \q_reg_reg[12]_i_1_n_4\,
      O(2) => \q_reg_reg[12]_i_1_n_5\,
      O(1) => \q_reg_reg[12]_i_1_n_6\,
      O(0) => \q_reg_reg[12]_i_1_n_7\,
      S(3) => \q_reg[12]_i_6__1_n_0\,
      S(2) => \q_reg[12]_i_7__1_n_0\,
      S(1) => \q_reg[12]_i_8__1_n_0\,
      S(0) => \q_reg[12]_i_9__1_n_0\
    );
\q_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1_n_6\,
      Q => q_reg_reg(13),
      R => '0'
    );
\q_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1_n_5\,
      Q => q_reg_reg(14),
      R => '0'
    );
\q_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1_n_4\,
      Q => q_reg_reg(15),
      R => '0'
    );
\q_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1_n_7\,
      Q => q_reg_reg(16),
      R => '0'
    );
\q_reg_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[12]_i_1_n_0\,
      CO(3) => \q_reg_reg[16]_i_1_n_0\,
      CO(2) => \q_reg_reg[16]_i_1_n_1\,
      CO(1) => \q_reg_reg[16]_i_1_n_2\,
      CO(0) => \q_reg_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[16]_i_2__1_n_0\,
      DI(2) => \q_reg[16]_i_3_n_0\,
      DI(1) => \q_reg[16]_i_4_n_0\,
      DI(0) => \q_reg[16]_i_5_n_0\,
      O(3) => \q_reg_reg[16]_i_1_n_4\,
      O(2) => \q_reg_reg[16]_i_1_n_5\,
      O(1) => \q_reg_reg[16]_i_1_n_6\,
      O(0) => \q_reg_reg[16]_i_1_n_7\,
      S(3) => \q_reg[16]_i_6__1_n_0\,
      S(2) => \q_reg[16]_i_7__1_n_0\,
      S(1) => \q_reg[16]_i_8__1_n_0\,
      S(0) => \q_reg[16]_i_9__1_n_0\
    );
\q_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1_n_6\,
      Q => q_reg_reg(17),
      R => '0'
    );
\q_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1_n_5\,
      Q => q_reg_reg(18),
      R => '0'
    );
\q_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1_n_4\,
      Q => q_reg_reg(19),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1_n_6\,
      Q => q_reg_reg(1),
      R => '0'
    );
\q_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[20]_i_1_n_7\,
      Q => q_reg_reg(20),
      R => '0'
    );
\q_reg_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[16]_i_1_n_0\,
      CO(3 downto 0) => \NLW_q_reg_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q_reg_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \q_reg_reg[20]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \q_reg[20]_i_2__1_n_0\
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1_n_5\,
      Q => q_reg_reg(2),
      R => '0'
    );
\q_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1_n_4\,
      Q => q_reg_reg(3),
      R => '0'
    );
\q_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1_n_7\,
      Q => q_reg_reg(4),
      R => '0'
    );
\q_reg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[0]_i_1_n_0\,
      CO(3) => \q_reg_reg[4]_i_1_n_0\,
      CO(2) => \q_reg_reg[4]_i_1_n_1\,
      CO(1) => \q_reg_reg[4]_i_1_n_2\,
      CO(0) => \q_reg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[4]_i_2_n_0\,
      DI(2) => \q_reg[4]_i_3_n_0\,
      DI(1) => \q_reg[4]_i_4_n_0\,
      DI(0) => \q_reg[4]_i_5_n_0\,
      O(3) => \q_reg_reg[4]_i_1_n_4\,
      O(2) => \q_reg_reg[4]_i_1_n_5\,
      O(1) => \q_reg_reg[4]_i_1_n_6\,
      O(0) => \q_reg_reg[4]_i_1_n_7\,
      S(3) => \q_reg[4]_i_6__1_n_0\,
      S(2) => \q_reg[4]_i_7__1_n_0\,
      S(1) => \q_reg[4]_i_8__1_n_0\,
      S(0) => \q_reg[4]_i_9__1_n_0\
    );
\q_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1_n_6\,
      Q => q_reg_reg(5),
      R => '0'
    );
\q_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1_n_5\,
      Q => q_reg_reg(6),
      R => '0'
    );
\q_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1_n_4\,
      Q => q_reg_reg(7),
      R => '0'
    );
\q_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1_n_7\,
      Q => q_reg_reg(8),
      R => '0'
    );
\q_reg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[4]_i_1_n_0\,
      CO(3) => \q_reg_reg[8]_i_1_n_0\,
      CO(2) => \q_reg_reg[8]_i_1_n_1\,
      CO(1) => \q_reg_reg[8]_i_1_n_2\,
      CO(0) => \q_reg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[8]_i_2_n_0\,
      DI(2) => \q_reg[8]_i_3_n_0\,
      DI(1) => \q_reg[8]_i_4_n_0\,
      DI(0) => \q_reg[8]_i_5_n_0\,
      O(3) => \q_reg_reg[8]_i_1_n_4\,
      O(2) => \q_reg_reg[8]_i_1_n_5\,
      O(1) => \q_reg_reg[8]_i_1_n_6\,
      O(0) => \q_reg_reg[8]_i_1_n_7\,
      S(3) => \q_reg[8]_i_6__1_n_0\,
      S(2) => \q_reg[8]_i_7__1_n_0\,
      S(1) => \q_reg[8]_i_8__1_n_0\,
      S(0) => \q_reg[8]_i_9__1_n_0\
    );
\q_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1_n_6\,
      Q => q_reg_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_debounce_3 is
  port (
    angle_y_next : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_sequential_state_reg_reg[1]_0\ : out STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    \angle_y_current_reg[3]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_y_current_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \angle_y_current_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_y_current_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \angle_y_current_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \angle_y_current_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \angle_y_current_reg[4]\ : in STD_LOGIC;
    \angle_y_current_reg[5]\ : in STD_LOGIC;
    \angle_y_current_reg[6]\ : in STD_LOGIC;
    \angle_y_current_reg[7]_1\ : in STD_LOGIC;
    \angle_y_current_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \angle_y_current_reg[9]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \angle_y_current_reg[8]\ : in STD_LOGIC;
    \angle_y_current_reg[9]_1\ : in STD_LOGIC;
    \angle_y_current_reg[0]\ : in STD_LOGIC;
    \angle_y_current_reg[0]_0\ : in STD_LOGIC;
    \angle_y_current_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_debounce_3 : entity is "debounce";
end design_1_top_level_0_0_debounce_3;

architecture STRUCTURE of design_1_top_level_0_0_debounce_3 is
  signal \FSM_sequential_state_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_7__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_8__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \angle_y_current[9]_i_7_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal \minusOp_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_carry__2_n_4\ : STD_LOGIC;
  signal \minusOp_carry__2_n_5\ : STD_LOGIC;
  signal \minusOp_carry__2_n_6\ : STD_LOGIC;
  signal \minusOp_carry__2_n_7\ : STD_LOGIC;
  signal \minusOp_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_carry__3_n_4\ : STD_LOGIC;
  signal \minusOp_carry__3_n_5\ : STD_LOGIC;
  signal \minusOp_carry__3_n_6\ : STD_LOGIC;
  signal \minusOp_carry__3_n_7\ : STD_LOGIC;
  signal \minusOp_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_n_7\ : STD_LOGIC;
  signal \minusOp_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__3_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \q_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_7__3_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_8__3_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_9__3_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_6__3_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_7__3_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_8__3_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_9__3_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_6__3_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_7__3_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_8__3_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_9__3_n_0\ : STD_LOGIC;
  signal \q_reg[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_6__3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_7__3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_8__3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_9__3_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_6__3_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_7__3_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_8__3_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_9__3_n_0\ : STD_LOGIC;
  signal q_reg_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \q_reg_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \q_reg_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal state_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q_reg_reg[20]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_reg_reg[20]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[0]_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_1__2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_8__3\ : label is "soft_lutpair46";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[0]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[1]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute SOFT_HLUTNM of \angle_y_current[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \angle_y_current[9]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \angle_y_current[9]_i_7\ : label is "soft_lutpair46";
begin
\FSM_sequential_state_reg[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => \FSM_sequential_state_reg[1]_i_2__2_n_0\,
      O => \FSM_sequential_state_reg[0]_i_1__2_n_0\
    );
\FSM_sequential_state_reg[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EC"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => \FSM_sequential_state_reg[1]_i_2__2_n_0\,
      O => \FSM_sequential_state_reg[1]_i_1__2_n_0\
    );
\FSM_sequential_state_reg[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_3__2_n_0\,
      I1 => \FSM_sequential_state_reg[1]_i_4__2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_i_5__2_n_0\,
      I3 => \FSM_sequential_state_reg[1]_i_6__2_n_0\,
      I4 => \FSM_sequential_state_reg[1]_i_7__2_n_0\,
      I5 => \FSM_sequential_state_reg[1]_i_8__3_n_0\,
      O => \FSM_sequential_state_reg[1]_i_2__2_n_0\
    );
\FSM_sequential_state_reg[1]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \minusOp_carry__3_n_7\,
      I1 => \minusOp_carry__3_n_6\,
      I2 => \minusOp_carry__2_n_7\,
      O => \FSM_sequential_state_reg[1]_i_3__2_n_0\
    );
\FSM_sequential_state_reg[1]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => minusOp_carry_n_7,
      I2 => \minusOp_carry__1_n_5\,
      I3 => minusOp_carry_n_6,
      O => \FSM_sequential_state_reg[1]_i_4__2_n_0\
    );
\FSM_sequential_state_reg[1]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \minusOp_carry__4_n_7\,
      I1 => \minusOp_carry__0_n_4\,
      I2 => \minusOp_carry__0_n_6\,
      I3 => minusOp_carry_n_4,
      O => \FSM_sequential_state_reg[1]_i_5__2_n_0\
    );
\FSM_sequential_state_reg[1]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \minusOp_carry__2_n_5\,
      I1 => \minusOp_carry__1_n_7\,
      I2 => \minusOp_carry__3_n_5\,
      I3 => \minusOp_carry__2_n_4\,
      O => \FSM_sequential_state_reg[1]_i_6__2_n_0\
    );
\FSM_sequential_state_reg[1]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \minusOp_carry__3_n_4\,
      I1 => \minusOp_carry__2_n_6\,
      I2 => minusOp_carry_n_5,
      I3 => \minusOp_carry__1_n_4\,
      I4 => \minusOp_carry__0_n_5\,
      I5 => \minusOp_carry__1_n_6\,
      O => \FSM_sequential_state_reg[1]_i_7__2_n_0\
    );
\FSM_sequential_state_reg[1]_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \FSM_sequential_state_reg[1]_i_8__3_n_0\
    );
\FSM_sequential_state_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[0]_i_1__2_n_0\,
      Q => state_reg(0),
      R => '0'
    );
\FSM_sequential_state_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[1]_i_1__2_n_0\,
      Q => \FSM_sequential_state_reg_reg_n_0_[1]\,
      R => '0'
    );
\angle_y_current[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \angle_y_current_reg[0]_1\,
      I1 => \FSM_sequential_state_reg[1]_i_2__2_n_0\,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => O(0),
      O => angle_y_next(0)
    );
\angle_y_current[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_y_current_reg[2]\(0),
      I1 => \angle_y_current_reg[1]\(0),
      I2 => \angle_y_current_reg[2]_0\(0),
      I3 => \FSM_sequential_state_reg[1]_i_2__2_n_0\,
      I4 => \angle_y_current[9]_i_7_n_0\,
      I5 => O(1),
      O => angle_y_next(1)
    );
\angle_y_current[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_y_current_reg[2]\(1),
      I1 => \angle_y_current_reg[1]\(0),
      I2 => \angle_y_current_reg[2]_0\(1),
      I3 => \FSM_sequential_state_reg[1]_i_2__2_n_0\,
      I4 => \angle_y_current[9]_i_7_n_0\,
      I5 => O(2),
      O => angle_y_next(2)
    );
\angle_y_current[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFDFFFDF0080"
    )
        port map (
      I0 => state_reg(0),
      I1 => \angle_y_current_reg[3]\,
      I2 => \FSM_sequential_state_reg[1]_i_2__2_n_0\,
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => O(3),
      I5 => CO(0),
      O => angle_y_next(3)
    );
\angle_y_current[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_y_current_reg[7]\(0),
      I1 => \angle_y_current_reg[1]\(0),
      I2 => \angle_y_current_reg[7]_0\(0),
      I3 => \FSM_sequential_state_reg[1]_i_2__2_n_0\,
      I4 => \angle_y_current[9]_i_7_n_0\,
      I5 => \angle_y_current_reg[4]\,
      O => angle_y_next(4)
    );
\angle_y_current[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_y_current_reg[7]\(1),
      I1 => \angle_y_current_reg[1]\(0),
      I2 => \angle_y_current_reg[7]_0\(1),
      I3 => \FSM_sequential_state_reg[1]_i_2__2_n_0\,
      I4 => \angle_y_current[9]_i_7_n_0\,
      I5 => \angle_y_current_reg[5]\,
      O => angle_y_next(5)
    );
\angle_y_current[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_y_current_reg[7]\(2),
      I1 => \angle_y_current_reg[1]\(0),
      I2 => \angle_y_current_reg[7]_0\(2),
      I3 => \FSM_sequential_state_reg[1]_i_2__2_n_0\,
      I4 => \angle_y_current[9]_i_7_n_0\,
      I5 => \angle_y_current_reg[6]\,
      O => angle_y_next(6)
    );
\angle_y_current[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_y_current_reg[7]\(3),
      I1 => \angle_y_current_reg[1]\(0),
      I2 => \angle_y_current_reg[7]_0\(3),
      I3 => \FSM_sequential_state_reg[1]_i_2__2_n_0\,
      I4 => \angle_y_current[9]_i_7_n_0\,
      I5 => \angle_y_current_reg[7]_1\,
      O => angle_y_next(7)
    );
\angle_y_current[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_y_current_reg[9]\(0),
      I1 => \angle_y_current_reg[1]\(0),
      I2 => \angle_y_current_reg[9]_0\(0),
      I3 => \FSM_sequential_state_reg[1]_i_2__2_n_0\,
      I4 => \angle_y_current[9]_i_7_n_0\,
      I5 => \angle_y_current_reg[8]\,
      O => angle_y_next(8)
    );
\angle_y_current[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I1 => state_reg(0),
      I2 => \FSM_sequential_state_reg[1]_i_2__2_n_0\,
      I3 => \angle_y_current_reg[0]\,
      I4 => \angle_y_current_reg[0]_0\,
      O => \FSM_sequential_state_reg_reg[1]_0\
    );
\angle_y_current[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_y_current_reg[9]\(1),
      I1 => \angle_y_current_reg[1]\(0),
      I2 => \angle_y_current_reg[9]_0\(1),
      I3 => \FSM_sequential_state_reg[1]_i_2__2_n_0\,
      I4 => \angle_y_current[9]_i_7_n_0\,
      I5 => \angle_y_current_reg[9]_1\,
      O => angle_y_next(9)
    );
\angle_y_current[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I1 => state_reg(0),
      O => \angle_y_current[9]_i_7_n_0\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => q_reg_reg(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => \minusOp_carry_i_1__2_n_0\,
      S(2) => \minusOp_carry_i_2__2_n_0\,
      S(1) => \minusOp_carry_i_3__2_n_0\,
      S(0) => \minusOp_carry_i_4__3_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \minusOp_carry__0_i_1__2_n_0\,
      S(2) => \minusOp_carry__0_i_2__2_n_0\,
      S(1) => \minusOp_carry__0_i_3__2_n_0\,
      S(0) => \minusOp_carry__0_i_4__2_n_0\
    );
\minusOp_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(7),
      O => \minusOp_carry__0_i_1__2_n_0\
    );
\minusOp_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(6),
      O => \minusOp_carry__0_i_2__2_n_0\
    );
\minusOp_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(5),
      O => \minusOp_carry__0_i_3__2_n_0\
    );
\minusOp_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(4),
      O => \minusOp_carry__0_i_4__2_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \minusOp_carry__1_n_0\,
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(11 downto 8),
      O(3) => \minusOp_carry__1_n_4\,
      O(2) => \minusOp_carry__1_n_5\,
      O(1) => \minusOp_carry__1_n_6\,
      O(0) => \minusOp_carry__1_n_7\,
      S(3) => \minusOp_carry__1_i_1__2_n_0\,
      S(2) => \minusOp_carry__1_i_2__2_n_0\,
      S(1) => \minusOp_carry__1_i_3__2_n_0\,
      S(0) => \minusOp_carry__1_i_4__2_n_0\
    );
\minusOp_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(11),
      O => \minusOp_carry__1_i_1__2_n_0\
    );
\minusOp_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(10),
      O => \minusOp_carry__1_i_2__2_n_0\
    );
\minusOp_carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(9),
      O => \minusOp_carry__1_i_3__2_n_0\
    );
\minusOp_carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(8),
      O => \minusOp_carry__1_i_4__2_n_0\
    );
\minusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__1_n_0\,
      CO(3) => \minusOp_carry__2_n_0\,
      CO(2) => \minusOp_carry__2_n_1\,
      CO(1) => \minusOp_carry__2_n_2\,
      CO(0) => \minusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(15 downto 12),
      O(3) => \minusOp_carry__2_n_4\,
      O(2) => \minusOp_carry__2_n_5\,
      O(1) => \minusOp_carry__2_n_6\,
      O(0) => \minusOp_carry__2_n_7\,
      S(3) => \minusOp_carry__2_i_1__2_n_0\,
      S(2) => \minusOp_carry__2_i_2__2_n_0\,
      S(1) => \minusOp_carry__2_i_3__2_n_0\,
      S(0) => \minusOp_carry__2_i_4__2_n_0\
    );
\minusOp_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(15),
      O => \minusOp_carry__2_i_1__2_n_0\
    );
\minusOp_carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(14),
      O => \minusOp_carry__2_i_2__2_n_0\
    );
\minusOp_carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(13),
      O => \minusOp_carry__2_i_3__2_n_0\
    );
\minusOp_carry__2_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(12),
      O => \minusOp_carry__2_i_4__2_n_0\
    );
\minusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__2_n_0\,
      CO(3) => \minusOp_carry__3_n_0\,
      CO(2) => \minusOp_carry__3_n_1\,
      CO(1) => \minusOp_carry__3_n_2\,
      CO(0) => \minusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(19 downto 16),
      O(3) => \minusOp_carry__3_n_4\,
      O(2) => \minusOp_carry__3_n_5\,
      O(1) => \minusOp_carry__3_n_6\,
      O(0) => \minusOp_carry__3_n_7\,
      S(3) => \minusOp_carry__3_i_1__2_n_0\,
      S(2) => \minusOp_carry__3_i_2__2_n_0\,
      S(1) => \minusOp_carry__3_i_3__2_n_0\,
      S(0) => \minusOp_carry__3_i_4__2_n_0\
    );
\minusOp_carry__3_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(19),
      O => \minusOp_carry__3_i_1__2_n_0\
    );
\minusOp_carry__3_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(18),
      O => \minusOp_carry__3_i_2__2_n_0\
    );
\minusOp_carry__3_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(17),
      O => \minusOp_carry__3_i_3__2_n_0\
    );
\minusOp_carry__3_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(16),
      O => \minusOp_carry__3_i_4__2_n_0\
    );
\minusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__3_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \minusOp_carry__4_i_1__2_n_0\
    );
\minusOp_carry__4_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(20),
      O => \minusOp_carry__4_i_1__2_n_0\
    );
\minusOp_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(3),
      O => \minusOp_carry_i_1__2_n_0\
    );
\minusOp_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(2),
      O => \minusOp_carry_i_2__2_n_0\
    );
\minusOp_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(1),
      O => \minusOp_carry_i_3__2_n_0\
    );
\minusOp_carry_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => q_reg_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => state_reg(0),
      O => \minusOp_carry_i_4__3_n_0\
    );
\q_reg[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_2__2_n_0\
    );
\q_reg[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_3__2_n_0\
    );
\q_reg[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_4__2_n_0\
    );
\q_reg[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_5__2_n_0\
    );
\q_reg[0]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(3),
      O => \q_reg[0]_i_6__3_n_0\
    );
\q_reg[0]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(2),
      O => \q_reg[0]_i_7__3_n_0\
    );
\q_reg[0]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(1),
      O => \q_reg[0]_i_8__3_n_0\
    );
\q_reg[0]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(0),
      O => \q_reg[0]_i_9__3_n_0\
    );
\q_reg[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_2__2_n_0\
    );
\q_reg[12]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_3__2_n_0\
    );
\q_reg[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_4__2_n_0\
    );
\q_reg[12]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_5__2_n_0\
    );
\q_reg[12]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(15),
      O => \q_reg[12]_i_6__3_n_0\
    );
\q_reg[12]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(14),
      O => \q_reg[12]_i_7__3_n_0\
    );
\q_reg[12]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(13),
      O => \q_reg[12]_i_8__3_n_0\
    );
\q_reg[12]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(12),
      O => \q_reg[12]_i_9__3_n_0\
    );
\q_reg[16]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_2__3_n_0\
    );
\q_reg[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_3__2_n_0\
    );
\q_reg[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_4__2_n_0\
    );
\q_reg[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_5__2_n_0\
    );
\q_reg[16]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(19),
      O => \q_reg[16]_i_6__3_n_0\
    );
\q_reg[16]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(18),
      O => \q_reg[16]_i_7__3_n_0\
    );
\q_reg[16]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(17),
      O => \q_reg[16]_i_8__3_n_0\
    );
\q_reg[16]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(16),
      O => \q_reg[16]_i_9__3_n_0\
    );
\q_reg[20]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(20),
      O => \q_reg[20]_i_2__3_n_0\
    );
\q_reg[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_2__2_n_0\
    );
\q_reg[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_3__2_n_0\
    );
\q_reg[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_4__2_n_0\
    );
\q_reg[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_5__2_n_0\
    );
\q_reg[4]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(7),
      O => \q_reg[4]_i_6__3_n_0\
    );
\q_reg[4]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(6),
      O => \q_reg[4]_i_7__3_n_0\
    );
\q_reg[4]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(5),
      O => \q_reg[4]_i_8__3_n_0\
    );
\q_reg[4]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(4),
      O => \q_reg[4]_i_9__3_n_0\
    );
\q_reg[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_2__2_n_0\
    );
\q_reg[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_3__2_n_0\
    );
\q_reg[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_4__2_n_0\
    );
\q_reg[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_5__2_n_0\
    );
\q_reg[8]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(11),
      O => \q_reg[8]_i_6__3_n_0\
    );
\q_reg[8]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(10),
      O => \q_reg[8]_i_7__3_n_0\
    );
\q_reg[8]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(9),
      O => \q_reg[8]_i_8__3_n_0\
    );
\q_reg[8]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(8),
      O => \q_reg[8]_i_9__3_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__2_n_7\,
      Q => q_reg_reg(0),
      R => '0'
    );
\q_reg_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_reg_reg[0]_i_1__2_n_0\,
      CO(2) => \q_reg_reg[0]_i_1__2_n_1\,
      CO(1) => \q_reg_reg[0]_i_1__2_n_2\,
      CO(0) => \q_reg_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[0]_i_2__2_n_0\,
      DI(2) => \q_reg[0]_i_3__2_n_0\,
      DI(1) => \q_reg[0]_i_4__2_n_0\,
      DI(0) => \q_reg[0]_i_5__2_n_0\,
      O(3) => \q_reg_reg[0]_i_1__2_n_4\,
      O(2) => \q_reg_reg[0]_i_1__2_n_5\,
      O(1) => \q_reg_reg[0]_i_1__2_n_6\,
      O(0) => \q_reg_reg[0]_i_1__2_n_7\,
      S(3) => \q_reg[0]_i_6__3_n_0\,
      S(2) => \q_reg[0]_i_7__3_n_0\,
      S(1) => \q_reg[0]_i_8__3_n_0\,
      S(0) => \q_reg[0]_i_9__3_n_0\
    );
\q_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__2_n_5\,
      Q => q_reg_reg(10),
      R => '0'
    );
\q_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__2_n_4\,
      Q => q_reg_reg(11),
      R => '0'
    );
\q_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__2_n_7\,
      Q => q_reg_reg(12),
      R => '0'
    );
\q_reg_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[8]_i_1__2_n_0\,
      CO(3) => \q_reg_reg[12]_i_1__2_n_0\,
      CO(2) => \q_reg_reg[12]_i_1__2_n_1\,
      CO(1) => \q_reg_reg[12]_i_1__2_n_2\,
      CO(0) => \q_reg_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[12]_i_2__2_n_0\,
      DI(2) => \q_reg[12]_i_3__2_n_0\,
      DI(1) => \q_reg[12]_i_4__2_n_0\,
      DI(0) => \q_reg[12]_i_5__2_n_0\,
      O(3) => \q_reg_reg[12]_i_1__2_n_4\,
      O(2) => \q_reg_reg[12]_i_1__2_n_5\,
      O(1) => \q_reg_reg[12]_i_1__2_n_6\,
      O(0) => \q_reg_reg[12]_i_1__2_n_7\,
      S(3) => \q_reg[12]_i_6__3_n_0\,
      S(2) => \q_reg[12]_i_7__3_n_0\,
      S(1) => \q_reg[12]_i_8__3_n_0\,
      S(0) => \q_reg[12]_i_9__3_n_0\
    );
\q_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__2_n_6\,
      Q => q_reg_reg(13),
      R => '0'
    );
\q_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__2_n_5\,
      Q => q_reg_reg(14),
      R => '0'
    );
\q_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__2_n_4\,
      Q => q_reg_reg(15),
      R => '0'
    );
\q_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__2_n_7\,
      Q => q_reg_reg(16),
      R => '0'
    );
\q_reg_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[12]_i_1__2_n_0\,
      CO(3) => \q_reg_reg[16]_i_1__2_n_0\,
      CO(2) => \q_reg_reg[16]_i_1__2_n_1\,
      CO(1) => \q_reg_reg[16]_i_1__2_n_2\,
      CO(0) => \q_reg_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[16]_i_2__3_n_0\,
      DI(2) => \q_reg[16]_i_3__2_n_0\,
      DI(1) => \q_reg[16]_i_4__2_n_0\,
      DI(0) => \q_reg[16]_i_5__2_n_0\,
      O(3) => \q_reg_reg[16]_i_1__2_n_4\,
      O(2) => \q_reg_reg[16]_i_1__2_n_5\,
      O(1) => \q_reg_reg[16]_i_1__2_n_6\,
      O(0) => \q_reg_reg[16]_i_1__2_n_7\,
      S(3) => \q_reg[16]_i_6__3_n_0\,
      S(2) => \q_reg[16]_i_7__3_n_0\,
      S(1) => \q_reg[16]_i_8__3_n_0\,
      S(0) => \q_reg[16]_i_9__3_n_0\
    );
\q_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__2_n_6\,
      Q => q_reg_reg(17),
      R => '0'
    );
\q_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__2_n_5\,
      Q => q_reg_reg(18),
      R => '0'
    );
\q_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__2_n_4\,
      Q => q_reg_reg(19),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__2_n_6\,
      Q => q_reg_reg(1),
      R => '0'
    );
\q_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[20]_i_1__2_n_7\,
      Q => q_reg_reg(20),
      R => '0'
    );
\q_reg_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[16]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_q_reg_reg[20]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q_reg_reg[20]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \q_reg_reg[20]_i_1__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \q_reg[20]_i_2__3_n_0\
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__2_n_5\,
      Q => q_reg_reg(2),
      R => '0'
    );
\q_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__2_n_4\,
      Q => q_reg_reg(3),
      R => '0'
    );
\q_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__2_n_7\,
      Q => q_reg_reg(4),
      R => '0'
    );
\q_reg_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[0]_i_1__2_n_0\,
      CO(3) => \q_reg_reg[4]_i_1__2_n_0\,
      CO(2) => \q_reg_reg[4]_i_1__2_n_1\,
      CO(1) => \q_reg_reg[4]_i_1__2_n_2\,
      CO(0) => \q_reg_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[4]_i_2__2_n_0\,
      DI(2) => \q_reg[4]_i_3__2_n_0\,
      DI(1) => \q_reg[4]_i_4__2_n_0\,
      DI(0) => \q_reg[4]_i_5__2_n_0\,
      O(3) => \q_reg_reg[4]_i_1__2_n_4\,
      O(2) => \q_reg_reg[4]_i_1__2_n_5\,
      O(1) => \q_reg_reg[4]_i_1__2_n_6\,
      O(0) => \q_reg_reg[4]_i_1__2_n_7\,
      S(3) => \q_reg[4]_i_6__3_n_0\,
      S(2) => \q_reg[4]_i_7__3_n_0\,
      S(1) => \q_reg[4]_i_8__3_n_0\,
      S(0) => \q_reg[4]_i_9__3_n_0\
    );
\q_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__2_n_6\,
      Q => q_reg_reg(5),
      R => '0'
    );
\q_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__2_n_5\,
      Q => q_reg_reg(6),
      R => '0'
    );
\q_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__2_n_4\,
      Q => q_reg_reg(7),
      R => '0'
    );
\q_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__2_n_7\,
      Q => q_reg_reg(8),
      R => '0'
    );
\q_reg_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[4]_i_1__2_n_0\,
      CO(3) => \q_reg_reg[8]_i_1__2_n_0\,
      CO(2) => \q_reg_reg[8]_i_1__2_n_1\,
      CO(1) => \q_reg_reg[8]_i_1__2_n_2\,
      CO(0) => \q_reg_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[8]_i_2__2_n_0\,
      DI(2) => \q_reg[8]_i_3__2_n_0\,
      DI(1) => \q_reg[8]_i_4__2_n_0\,
      DI(0) => \q_reg[8]_i_5__2_n_0\,
      O(3) => \q_reg_reg[8]_i_1__2_n_4\,
      O(2) => \q_reg_reg[8]_i_1__2_n_5\,
      O(1) => \q_reg_reg[8]_i_1__2_n_6\,
      O(0) => \q_reg_reg[8]_i_1__2_n_7\,
      S(3) => \q_reg[8]_i_6__3_n_0\,
      S(2) => \q_reg[8]_i_7__3_n_0\,
      S(1) => \q_reg[8]_i_8__3_n_0\,
      S(0) => \q_reg[8]_i_9__3_n_0\
    );
\q_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__2_n_6\,
      Q => q_reg_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_debounce_4 is
  port (
    \FSM_sequential_state_reg_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg_reg[0]_0\ : out STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    up_y : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_debounce_4 : entity is "debounce";
end design_1_top_level_0_0_debounce_4;

architecture STRUCTURE of design_1_top_level_0_0_debounce_4 is
  signal \FSM_sequential_state_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_7__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg_reg[0]_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \minusOp_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal \minusOp_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_carry__2_n_4\ : STD_LOGIC;
  signal \minusOp_carry__2_n_5\ : STD_LOGIC;
  signal \minusOp_carry__2_n_6\ : STD_LOGIC;
  signal \minusOp_carry__2_n_7\ : STD_LOGIC;
  signal \minusOp_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_carry__3_n_4\ : STD_LOGIC;
  signal \minusOp_carry__3_n_5\ : STD_LOGIC;
  signal \minusOp_carry__3_n_6\ : STD_LOGIC;
  signal \minusOp_carry__3_n_7\ : STD_LOGIC;
  signal \minusOp_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_n_7\ : STD_LOGIC;
  signal \minusOp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__1_n_0\ : STD_LOGIC;
  signal minusOp_carry_i_4_n_0 : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \q_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal q_reg_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \q_reg_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \q_reg_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal state_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q_reg_reg[20]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_reg_reg[20]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[0]_i_1__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_1__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_8\ : label is "soft_lutpair48";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[0]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[1]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute SOFT_HLUTNM of \angle_y_current[9]_i_3\ : label is "soft_lutpair48";
begin
  \FSM_sequential_state_reg_reg[0]_0\ <= \^fsm_sequential_state_reg_reg[0]_0\;
\FSM_sequential_state_reg[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"41C3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => \^fsm_sequential_state_reg_reg[0]_0\,
      O => \FSM_sequential_state_reg[0]_i_1__1_n_0\
    );
\FSM_sequential_state_reg[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4ECC"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => \^fsm_sequential_state_reg_reg[0]_0\,
      O => \FSM_sequential_state_reg[1]_i_1__1_n_0\
    );
\FSM_sequential_state_reg[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_3__1_n_0\,
      I1 => \FSM_sequential_state_reg[1]_i_4__1_n_0\,
      I2 => \FSM_sequential_state_reg[1]_i_5__1_n_0\,
      I3 => \FSM_sequential_state_reg[1]_i_6__1_n_0\,
      I4 => \FSM_sequential_state_reg[1]_i_7__1_n_0\,
      I5 => \FSM_sequential_state_reg[1]_i_8_n_0\,
      O => \^fsm_sequential_state_reg_reg[0]_0\
    );
\FSM_sequential_state_reg[1]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \minusOp_carry__3_n_7\,
      I1 => \minusOp_carry__3_n_6\,
      I2 => \minusOp_carry__2_n_7\,
      O => \FSM_sequential_state_reg[1]_i_3__1_n_0\
    );
\FSM_sequential_state_reg[1]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => minusOp_carry_n_7,
      I2 => \minusOp_carry__1_n_5\,
      I3 => minusOp_carry_n_6,
      O => \FSM_sequential_state_reg[1]_i_4__1_n_0\
    );
\FSM_sequential_state_reg[1]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \minusOp_carry__4_n_7\,
      I1 => \minusOp_carry__0_n_4\,
      I2 => \minusOp_carry__0_n_6\,
      I3 => minusOp_carry_n_4,
      O => \FSM_sequential_state_reg[1]_i_5__1_n_0\
    );
\FSM_sequential_state_reg[1]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \minusOp_carry__2_n_5\,
      I1 => \minusOp_carry__1_n_7\,
      I2 => \minusOp_carry__3_n_5\,
      I3 => \minusOp_carry__2_n_4\,
      O => \FSM_sequential_state_reg[1]_i_6__1_n_0\
    );
\FSM_sequential_state_reg[1]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \minusOp_carry__3_n_4\,
      I1 => \minusOp_carry__2_n_6\,
      I2 => minusOp_carry_n_5,
      I3 => \minusOp_carry__1_n_4\,
      I4 => \minusOp_carry__0_n_5\,
      I5 => \minusOp_carry__1_n_6\,
      O => \FSM_sequential_state_reg[1]_i_7__1_n_0\
    );
\FSM_sequential_state_reg[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \FSM_sequential_state_reg[1]_i_8_n_0\
    );
\FSM_sequential_state_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[0]_i_1__1_n_0\,
      Q => state_reg(0),
      R => '0'
    );
\FSM_sequential_state_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[1]_i_1__1_n_0\,
      Q => \FSM_sequential_state_reg_reg_n_0_[1]\,
      R => '0'
    );
\angle_y_current[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I1 => up_y,
      I2 => state_reg(0),
      O => \FSM_sequential_state_reg_reg[1]_0\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => q_reg_reg(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => \minusOp_carry_i_1__1_n_0\,
      S(2) => \minusOp_carry_i_2__1_n_0\,
      S(1) => \minusOp_carry_i_3__1_n_0\,
      S(0) => minusOp_carry_i_4_n_0
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \minusOp_carry__0_i_1__1_n_0\,
      S(2) => \minusOp_carry__0_i_2__1_n_0\,
      S(1) => \minusOp_carry__0_i_3__1_n_0\,
      S(0) => \minusOp_carry__0_i_4__1_n_0\
    );
\minusOp_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(7),
      O => \minusOp_carry__0_i_1__1_n_0\
    );
\minusOp_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(6),
      O => \minusOp_carry__0_i_2__1_n_0\
    );
\minusOp_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(5),
      O => \minusOp_carry__0_i_3__1_n_0\
    );
\minusOp_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(4),
      O => \minusOp_carry__0_i_4__1_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \minusOp_carry__1_n_0\,
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(11 downto 8),
      O(3) => \minusOp_carry__1_n_4\,
      O(2) => \minusOp_carry__1_n_5\,
      O(1) => \minusOp_carry__1_n_6\,
      O(0) => \minusOp_carry__1_n_7\,
      S(3) => \minusOp_carry__1_i_1__1_n_0\,
      S(2) => \minusOp_carry__1_i_2__1_n_0\,
      S(1) => \minusOp_carry__1_i_3__1_n_0\,
      S(0) => \minusOp_carry__1_i_4__1_n_0\
    );
\minusOp_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(11),
      O => \minusOp_carry__1_i_1__1_n_0\
    );
\minusOp_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(10),
      O => \minusOp_carry__1_i_2__1_n_0\
    );
\minusOp_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(9),
      O => \minusOp_carry__1_i_3__1_n_0\
    );
\minusOp_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(8),
      O => \minusOp_carry__1_i_4__1_n_0\
    );
\minusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__1_n_0\,
      CO(3) => \minusOp_carry__2_n_0\,
      CO(2) => \minusOp_carry__2_n_1\,
      CO(1) => \minusOp_carry__2_n_2\,
      CO(0) => \minusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(15 downto 12),
      O(3) => \minusOp_carry__2_n_4\,
      O(2) => \minusOp_carry__2_n_5\,
      O(1) => \minusOp_carry__2_n_6\,
      O(0) => \minusOp_carry__2_n_7\,
      S(3) => \minusOp_carry__2_i_1__1_n_0\,
      S(2) => \minusOp_carry__2_i_2__1_n_0\,
      S(1) => \minusOp_carry__2_i_3__1_n_0\,
      S(0) => \minusOp_carry__2_i_4__1_n_0\
    );
\minusOp_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(15),
      O => \minusOp_carry__2_i_1__1_n_0\
    );
\minusOp_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(14),
      O => \minusOp_carry__2_i_2__1_n_0\
    );
\minusOp_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(13),
      O => \minusOp_carry__2_i_3__1_n_0\
    );
\minusOp_carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(12),
      O => \minusOp_carry__2_i_4__1_n_0\
    );
\minusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__2_n_0\,
      CO(3) => \minusOp_carry__3_n_0\,
      CO(2) => \minusOp_carry__3_n_1\,
      CO(1) => \minusOp_carry__3_n_2\,
      CO(0) => \minusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(19 downto 16),
      O(3) => \minusOp_carry__3_n_4\,
      O(2) => \minusOp_carry__3_n_5\,
      O(1) => \minusOp_carry__3_n_6\,
      O(0) => \minusOp_carry__3_n_7\,
      S(3) => \minusOp_carry__3_i_1__1_n_0\,
      S(2) => \minusOp_carry__3_i_2__1_n_0\,
      S(1) => \minusOp_carry__3_i_3__1_n_0\,
      S(0) => \minusOp_carry__3_i_4__1_n_0\
    );
\minusOp_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(19),
      O => \minusOp_carry__3_i_1__1_n_0\
    );
\minusOp_carry__3_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(18),
      O => \minusOp_carry__3_i_2__1_n_0\
    );
\minusOp_carry__3_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(17),
      O => \minusOp_carry__3_i_3__1_n_0\
    );
\minusOp_carry__3_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(16),
      O => \minusOp_carry__3_i_4__1_n_0\
    );
\minusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__3_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \minusOp_carry__4_i_1__1_n_0\
    );
\minusOp_carry__4_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(20),
      O => \minusOp_carry__4_i_1__1_n_0\
    );
\minusOp_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(3),
      O => \minusOp_carry_i_1__1_n_0\
    );
\minusOp_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(2),
      O => \minusOp_carry_i_2__1_n_0\
    );
\minusOp_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(1),
      O => \minusOp_carry_i_3__1_n_0\
    );
minusOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9655"
    )
        port map (
      I0 => q_reg_reg(0),
      I1 => up_y,
      I2 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I3 => state_reg(0),
      O => minusOp_carry_i_4_n_0
    );
\q_reg[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[0]_i_2__1_n_0\
    );
\q_reg[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[0]_i_3__1_n_0\
    );
\q_reg[0]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[0]_i_4__1_n_0\
    );
\q_reg[0]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[0]_i_5__1_n_0\
    );
\q_reg[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(3),
      O => \q_reg[0]_i_6_n_0\
    );
\q_reg[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(2),
      O => \q_reg[0]_i_7_n_0\
    );
\q_reg[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(1),
      O => \q_reg[0]_i_8_n_0\
    );
\q_reg[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(0),
      O => \q_reg[0]_i_9_n_0\
    );
\q_reg[12]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[12]_i_2__1_n_0\
    );
\q_reg[12]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[12]_i_3__1_n_0\
    );
\q_reg[12]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[12]_i_4__1_n_0\
    );
\q_reg[12]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[12]_i_5__1_n_0\
    );
\q_reg[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(15),
      O => \q_reg[12]_i_6_n_0\
    );
\q_reg[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(14),
      O => \q_reg[12]_i_7_n_0\
    );
\q_reg[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(13),
      O => \q_reg[12]_i_8_n_0\
    );
\q_reg[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(12),
      O => \q_reg[12]_i_9_n_0\
    );
\q_reg[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[16]_i_2_n_0\
    );
\q_reg[16]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[16]_i_3__1_n_0\
    );
\q_reg[16]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[16]_i_4__1_n_0\
    );
\q_reg[16]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[16]_i_5__1_n_0\
    );
\q_reg[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(19),
      O => \q_reg[16]_i_6_n_0\
    );
\q_reg[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(18),
      O => \q_reg[16]_i_7_n_0\
    );
\q_reg[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(17),
      O => \q_reg[16]_i_8_n_0\
    );
\q_reg[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(16),
      O => \q_reg[16]_i_9_n_0\
    );
\q_reg[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(20),
      O => \q_reg[20]_i_2_n_0\
    );
\q_reg[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[4]_i_2__1_n_0\
    );
\q_reg[4]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[4]_i_3__1_n_0\
    );
\q_reg[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[4]_i_4__1_n_0\
    );
\q_reg[4]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[4]_i_5__1_n_0\
    );
\q_reg[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(7),
      O => \q_reg[4]_i_6_n_0\
    );
\q_reg[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(6),
      O => \q_reg[4]_i_7_n_0\
    );
\q_reg[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(5),
      O => \q_reg[4]_i_8_n_0\
    );
\q_reg[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(4),
      O => \q_reg[4]_i_9_n_0\
    );
\q_reg[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[8]_i_2__1_n_0\
    );
\q_reg[8]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[8]_i_3__1_n_0\
    );
\q_reg[8]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[8]_i_4__1_n_0\
    );
\q_reg[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      O => \q_reg[8]_i_5__1_n_0\
    );
\q_reg[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(11),
      O => \q_reg[8]_i_6_n_0\
    );
\q_reg[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(10),
      O => \q_reg[8]_i_7_n_0\
    );
\q_reg[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(9),
      O => \q_reg[8]_i_8_n_0\
    );
\q_reg[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => up_y,
      I3 => q_reg_reg(8),
      O => \q_reg[8]_i_9_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__1_n_7\,
      Q => q_reg_reg(0),
      R => '0'
    );
\q_reg_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_reg_reg[0]_i_1__1_n_0\,
      CO(2) => \q_reg_reg[0]_i_1__1_n_1\,
      CO(1) => \q_reg_reg[0]_i_1__1_n_2\,
      CO(0) => \q_reg_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[0]_i_2__1_n_0\,
      DI(2) => \q_reg[0]_i_3__1_n_0\,
      DI(1) => \q_reg[0]_i_4__1_n_0\,
      DI(0) => \q_reg[0]_i_5__1_n_0\,
      O(3) => \q_reg_reg[0]_i_1__1_n_4\,
      O(2) => \q_reg_reg[0]_i_1__1_n_5\,
      O(1) => \q_reg_reg[0]_i_1__1_n_6\,
      O(0) => \q_reg_reg[0]_i_1__1_n_7\,
      S(3) => \q_reg[0]_i_6_n_0\,
      S(2) => \q_reg[0]_i_7_n_0\,
      S(1) => \q_reg[0]_i_8_n_0\,
      S(0) => \q_reg[0]_i_9_n_0\
    );
\q_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__1_n_5\,
      Q => q_reg_reg(10),
      R => '0'
    );
\q_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__1_n_4\,
      Q => q_reg_reg(11),
      R => '0'
    );
\q_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__1_n_7\,
      Q => q_reg_reg(12),
      R => '0'
    );
\q_reg_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[8]_i_1__1_n_0\,
      CO(3) => \q_reg_reg[12]_i_1__1_n_0\,
      CO(2) => \q_reg_reg[12]_i_1__1_n_1\,
      CO(1) => \q_reg_reg[12]_i_1__1_n_2\,
      CO(0) => \q_reg_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[12]_i_2__1_n_0\,
      DI(2) => \q_reg[12]_i_3__1_n_0\,
      DI(1) => \q_reg[12]_i_4__1_n_0\,
      DI(0) => \q_reg[12]_i_5__1_n_0\,
      O(3) => \q_reg_reg[12]_i_1__1_n_4\,
      O(2) => \q_reg_reg[12]_i_1__1_n_5\,
      O(1) => \q_reg_reg[12]_i_1__1_n_6\,
      O(0) => \q_reg_reg[12]_i_1__1_n_7\,
      S(3) => \q_reg[12]_i_6_n_0\,
      S(2) => \q_reg[12]_i_7_n_0\,
      S(1) => \q_reg[12]_i_8_n_0\,
      S(0) => \q_reg[12]_i_9_n_0\
    );
\q_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__1_n_6\,
      Q => q_reg_reg(13),
      R => '0'
    );
\q_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__1_n_5\,
      Q => q_reg_reg(14),
      R => '0'
    );
\q_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__1_n_4\,
      Q => q_reg_reg(15),
      R => '0'
    );
\q_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__1_n_7\,
      Q => q_reg_reg(16),
      R => '0'
    );
\q_reg_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[12]_i_1__1_n_0\,
      CO(3) => \q_reg_reg[16]_i_1__1_n_0\,
      CO(2) => \q_reg_reg[16]_i_1__1_n_1\,
      CO(1) => \q_reg_reg[16]_i_1__1_n_2\,
      CO(0) => \q_reg_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[16]_i_2_n_0\,
      DI(2) => \q_reg[16]_i_3__1_n_0\,
      DI(1) => \q_reg[16]_i_4__1_n_0\,
      DI(0) => \q_reg[16]_i_5__1_n_0\,
      O(3) => \q_reg_reg[16]_i_1__1_n_4\,
      O(2) => \q_reg_reg[16]_i_1__1_n_5\,
      O(1) => \q_reg_reg[16]_i_1__1_n_6\,
      O(0) => \q_reg_reg[16]_i_1__1_n_7\,
      S(3) => \q_reg[16]_i_6_n_0\,
      S(2) => \q_reg[16]_i_7_n_0\,
      S(1) => \q_reg[16]_i_8_n_0\,
      S(0) => \q_reg[16]_i_9_n_0\
    );
\q_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__1_n_6\,
      Q => q_reg_reg(17),
      R => '0'
    );
\q_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__1_n_5\,
      Q => q_reg_reg(18),
      R => '0'
    );
\q_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__1_n_4\,
      Q => q_reg_reg(19),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__1_n_6\,
      Q => q_reg_reg(1),
      R => '0'
    );
\q_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[20]_i_1__1_n_7\,
      Q => q_reg_reg(20),
      R => '0'
    );
\q_reg_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[16]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_q_reg_reg[20]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q_reg_reg[20]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \q_reg_reg[20]_i_1__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \q_reg[20]_i_2_n_0\
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__1_n_5\,
      Q => q_reg_reg(2),
      R => '0'
    );
\q_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__1_n_4\,
      Q => q_reg_reg(3),
      R => '0'
    );
\q_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__1_n_7\,
      Q => q_reg_reg(4),
      R => '0'
    );
\q_reg_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[0]_i_1__1_n_0\,
      CO(3) => \q_reg_reg[4]_i_1__1_n_0\,
      CO(2) => \q_reg_reg[4]_i_1__1_n_1\,
      CO(1) => \q_reg_reg[4]_i_1__1_n_2\,
      CO(0) => \q_reg_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[4]_i_2__1_n_0\,
      DI(2) => \q_reg[4]_i_3__1_n_0\,
      DI(1) => \q_reg[4]_i_4__1_n_0\,
      DI(0) => \q_reg[4]_i_5__1_n_0\,
      O(3) => \q_reg_reg[4]_i_1__1_n_4\,
      O(2) => \q_reg_reg[4]_i_1__1_n_5\,
      O(1) => \q_reg_reg[4]_i_1__1_n_6\,
      O(0) => \q_reg_reg[4]_i_1__1_n_7\,
      S(3) => \q_reg[4]_i_6_n_0\,
      S(2) => \q_reg[4]_i_7_n_0\,
      S(1) => \q_reg[4]_i_8_n_0\,
      S(0) => \q_reg[4]_i_9_n_0\
    );
\q_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__1_n_6\,
      Q => q_reg_reg(5),
      R => '0'
    );
\q_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__1_n_5\,
      Q => q_reg_reg(6),
      R => '0'
    );
\q_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__1_n_4\,
      Q => q_reg_reg(7),
      R => '0'
    );
\q_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__1_n_7\,
      Q => q_reg_reg(8),
      R => '0'
    );
\q_reg_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[4]_i_1__1_n_0\,
      CO(3) => \q_reg_reg[8]_i_1__1_n_0\,
      CO(2) => \q_reg_reg[8]_i_1__1_n_1\,
      CO(1) => \q_reg_reg[8]_i_1__1_n_2\,
      CO(0) => \q_reg_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[8]_i_2__1_n_0\,
      DI(2) => \q_reg[8]_i_3__1_n_0\,
      DI(1) => \q_reg[8]_i_4__1_n_0\,
      DI(0) => \q_reg[8]_i_5__1_n_0\,
      O(3) => \q_reg_reg[8]_i_1__1_n_4\,
      O(2) => \q_reg_reg[8]_i_1__1_n_5\,
      O(1) => \q_reg_reg[8]_i_1__1_n_6\,
      O(0) => \q_reg_reg[8]_i_1__1_n_7\,
      S(3) => \q_reg[8]_i_6_n_0\,
      S(2) => \q_reg[8]_i_7_n_0\,
      S(1) => \q_reg[8]_i_8_n_0\,
      S(0) => \q_reg[8]_i_9_n_0\
    );
\q_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__1_n_6\,
      Q => q_reg_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_debounce_5 is
  port (
    \FSM_sequential_state_reg_reg[1]_0\ : out STD_LOGIC;
    angle_z_next : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_wiz : in STD_LOGIC;
    down_z : in STD_LOGIC;
    \angle_z_current_reg[0]\ : in STD_LOGIC;
    \angle_z_current_reg[0]_0\ : in STD_LOGIC;
    \angle_z_current_reg[0]_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \angle_z_current_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_z_current_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \angle_z_current_reg[3]\ : in STD_LOGIC;
    \angle_z_current_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \angle_z_current_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \angle_z_current_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \angle_z_current_reg[4]\ : in STD_LOGIC;
    \angle_z_current_reg[5]\ : in STD_LOGIC;
    \angle_z_current_reg[6]\ : in STD_LOGIC;
    \angle_z_current_reg[7]_1\ : in STD_LOGIC;
    \angle_z_current_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \angle_z_current_reg[9]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \angle_z_current_reg[8]\ : in STD_LOGIC;
    \angle_z_current_reg[9]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_debounce_5 : entity is "debounce";
end design_1_top_level_0_0_debounce_5;

architecture STRUCTURE of design_1_top_level_0_0_debounce_5 is
  signal \FSM_sequential_state_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_5__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_6__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_7__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \angle_z_current[3]_i_3_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_7_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal \minusOp_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_carry__2_n_4\ : STD_LOGIC;
  signal \minusOp_carry__2_n_5\ : STD_LOGIC;
  signal \minusOp_carry__2_n_6\ : STD_LOGIC;
  signal \minusOp_carry__2_n_7\ : STD_LOGIC;
  signal \minusOp_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_carry__3_n_4\ : STD_LOGIC;
  signal \minusOp_carry__3_n_5\ : STD_LOGIC;
  signal \minusOp_carry__3_n_6\ : STD_LOGIC;
  signal \minusOp_carry__3_n_7\ : STD_LOGIC;
  signal \minusOp_carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_n_7\ : STD_LOGIC;
  signal \minusOp_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \q_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_8__0_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_9__0_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \q_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_9__0_n_0\ : STD_LOGIC;
  signal q_reg_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \q_reg_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__4_n_6\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__4_n_7\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \q_reg_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal state_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q_reg_reg[20]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_reg_reg[20]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[0]_i_1__4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_1__4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_8__0\ : label is "soft_lutpair50";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[0]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[1]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute SOFT_HLUTNM of \angle_z_current[9]_i_7\ : label is "soft_lutpair50";
begin
\FSM_sequential_state_reg[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"41C3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => \FSM_sequential_state_reg[1]_i_2__4_n_0\,
      O => \FSM_sequential_state_reg[0]_i_1__4_n_0\
    );
\FSM_sequential_state_reg[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4ECC"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => \FSM_sequential_state_reg[1]_i_2__4_n_0\,
      O => \FSM_sequential_state_reg[1]_i_1__4_n_0\
    );
\FSM_sequential_state_reg[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_3__4_n_0\,
      I1 => \FSM_sequential_state_reg[1]_i_4__4_n_0\,
      I2 => \FSM_sequential_state_reg[1]_i_5__4_n_0\,
      I3 => \FSM_sequential_state_reg[1]_i_6__4_n_0\,
      I4 => \FSM_sequential_state_reg[1]_i_7__4_n_0\,
      I5 => \FSM_sequential_state_reg[1]_i_8__0_n_0\,
      O => \FSM_sequential_state_reg[1]_i_2__4_n_0\
    );
\FSM_sequential_state_reg[1]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \minusOp_carry__3_n_7\,
      I1 => \minusOp_carry__3_n_6\,
      I2 => \minusOp_carry__2_n_7\,
      O => \FSM_sequential_state_reg[1]_i_3__4_n_0\
    );
\FSM_sequential_state_reg[1]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => minusOp_carry_n_7,
      I2 => \minusOp_carry__1_n_5\,
      I3 => minusOp_carry_n_6,
      O => \FSM_sequential_state_reg[1]_i_4__4_n_0\
    );
\FSM_sequential_state_reg[1]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \minusOp_carry__4_n_7\,
      I1 => \minusOp_carry__0_n_4\,
      I2 => \minusOp_carry__0_n_6\,
      I3 => minusOp_carry_n_4,
      O => \FSM_sequential_state_reg[1]_i_5__4_n_0\
    );
\FSM_sequential_state_reg[1]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \minusOp_carry__2_n_5\,
      I1 => \minusOp_carry__1_n_7\,
      I2 => \minusOp_carry__3_n_5\,
      I3 => \minusOp_carry__2_n_4\,
      O => \FSM_sequential_state_reg[1]_i_6__4_n_0\
    );
\FSM_sequential_state_reg[1]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \minusOp_carry__3_n_4\,
      I1 => \minusOp_carry__2_n_6\,
      I2 => minusOp_carry_n_5,
      I3 => \minusOp_carry__1_n_4\,
      I4 => \minusOp_carry__0_n_5\,
      I5 => \minusOp_carry__1_n_6\,
      O => \FSM_sequential_state_reg[1]_i_7__4_n_0\
    );
\FSM_sequential_state_reg[1]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \FSM_sequential_state_reg[1]_i_8__0_n_0\
    );
\FSM_sequential_state_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[0]_i_1__4_n_0\,
      Q => state_reg(0),
      R => '0'
    );
\FSM_sequential_state_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[1]_i_1__4_n_0\,
      Q => \FSM_sequential_state_reg_reg_n_0_[1]\,
      R => '0'
    );
\angle_z_current[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \angle_z_current_reg[0]_1\,
      I1 => \FSM_sequential_state_reg[1]_i_2__4_n_0\,
      I2 => state_reg(0),
      I3 => down_z,
      I4 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I5 => O(0),
      O => angle_z_next(0)
    );
\angle_z_current[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_z_current_reg[2]\(0),
      I1 => CO(0),
      I2 => \angle_z_current_reg[2]_0\(0),
      I3 => \FSM_sequential_state_reg[1]_i_2__4_n_0\,
      I4 => \angle_z_current[9]_i_7_n_0\,
      I5 => O(1),
      O => angle_z_next(1)
    );
\angle_z_current[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_z_current_reg[2]\(1),
      I1 => CO(0),
      I2 => \angle_z_current_reg[2]_0\(1),
      I3 => \FSM_sequential_state_reg[1]_i_2__4_n_0\,
      I4 => \angle_z_current[9]_i_7_n_0\,
      I5 => O(2),
      O => angle_z_next(2)
    );
\angle_z_current[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFBFFFBF0080"
    )
        port map (
      I0 => \angle_z_current_reg[3]\,
      I1 => \FSM_sequential_state_reg[1]_i_2__4_n_0\,
      I2 => \angle_z_current[3]_i_3_n_0\,
      I3 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I4 => O(3),
      I5 => \angle_z_current_reg[3]_0\(0),
      O => angle_z_next(3)
    );
\angle_z_current[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => down_z,
      O => \angle_z_current[3]_i_3_n_0\
    );
\angle_z_current[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_z_current_reg[7]\(0),
      I1 => CO(0),
      I2 => \angle_z_current_reg[7]_0\(0),
      I3 => \FSM_sequential_state_reg[1]_i_2__4_n_0\,
      I4 => \angle_z_current[9]_i_7_n_0\,
      I5 => \angle_z_current_reg[4]\,
      O => angle_z_next(4)
    );
\angle_z_current[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_z_current_reg[7]\(1),
      I1 => CO(0),
      I2 => \angle_z_current_reg[7]_0\(1),
      I3 => \FSM_sequential_state_reg[1]_i_2__4_n_0\,
      I4 => \angle_z_current[9]_i_7_n_0\,
      I5 => \angle_z_current_reg[5]\,
      O => angle_z_next(5)
    );
\angle_z_current[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_z_current_reg[7]\(2),
      I1 => CO(0),
      I2 => \angle_z_current_reg[7]_0\(2),
      I3 => \FSM_sequential_state_reg[1]_i_2__4_n_0\,
      I4 => \angle_z_current[9]_i_7_n_0\,
      I5 => \angle_z_current_reg[6]\,
      O => angle_z_next(6)
    );
\angle_z_current[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_z_current_reg[7]\(3),
      I1 => CO(0),
      I2 => \angle_z_current_reg[7]_0\(3),
      I3 => \FSM_sequential_state_reg[1]_i_2__4_n_0\,
      I4 => \angle_z_current[9]_i_7_n_0\,
      I5 => \angle_z_current_reg[7]_1\,
      O => angle_z_next(7)
    );
\angle_z_current[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_z_current_reg[9]\(0),
      I1 => CO(0),
      I2 => \angle_z_current_reg[9]_0\(0),
      I3 => \FSM_sequential_state_reg[1]_i_2__4_n_0\,
      I4 => \angle_z_current[9]_i_7_n_0\,
      I5 => \angle_z_current_reg[8]\,
      O => angle_z_next(8)
    );
\angle_z_current[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I1 => down_z,
      I2 => state_reg(0),
      I3 => \FSM_sequential_state_reg[1]_i_2__4_n_0\,
      I4 => \angle_z_current_reg[0]\,
      I5 => \angle_z_current_reg[0]_0\,
      O => \FSM_sequential_state_reg_reg[1]_0\
    );
\angle_z_current[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \angle_z_current_reg[9]\(1),
      I1 => CO(0),
      I2 => \angle_z_current_reg[9]_0\(1),
      I3 => \FSM_sequential_state_reg[1]_i_2__4_n_0\,
      I4 => \angle_z_current[9]_i_7_n_0\,
      I5 => \angle_z_current_reg[9]_1\,
      O => angle_z_next(9)
    );
\angle_z_current[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I1 => down_z,
      I2 => state_reg(0),
      O => \angle_z_current[9]_i_7_n_0\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => q_reg_reg(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => \minusOp_carry_i_1__4_n_0\,
      S(2) => \minusOp_carry_i_2__4_n_0\,
      S(1) => \minusOp_carry_i_3__4_n_0\,
      S(0) => \minusOp_carry_i_4__0_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \minusOp_carry__0_i_1__4_n_0\,
      S(2) => \minusOp_carry__0_i_2__4_n_0\,
      S(1) => \minusOp_carry__0_i_3__4_n_0\,
      S(0) => \minusOp_carry__0_i_4__4_n_0\
    );
\minusOp_carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(7),
      O => \minusOp_carry__0_i_1__4_n_0\
    );
\minusOp_carry__0_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(6),
      O => \minusOp_carry__0_i_2__4_n_0\
    );
\minusOp_carry__0_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(5),
      O => \minusOp_carry__0_i_3__4_n_0\
    );
\minusOp_carry__0_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(4),
      O => \minusOp_carry__0_i_4__4_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \minusOp_carry__1_n_0\,
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(11 downto 8),
      O(3) => \minusOp_carry__1_n_4\,
      O(2) => \minusOp_carry__1_n_5\,
      O(1) => \minusOp_carry__1_n_6\,
      O(0) => \minusOp_carry__1_n_7\,
      S(3) => \minusOp_carry__1_i_1__4_n_0\,
      S(2) => \minusOp_carry__1_i_2__4_n_0\,
      S(1) => \minusOp_carry__1_i_3__4_n_0\,
      S(0) => \minusOp_carry__1_i_4__4_n_0\
    );
\minusOp_carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(11),
      O => \minusOp_carry__1_i_1__4_n_0\
    );
\minusOp_carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(10),
      O => \minusOp_carry__1_i_2__4_n_0\
    );
\minusOp_carry__1_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(9),
      O => \minusOp_carry__1_i_3__4_n_0\
    );
\minusOp_carry__1_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(8),
      O => \minusOp_carry__1_i_4__4_n_0\
    );
\minusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__1_n_0\,
      CO(3) => \minusOp_carry__2_n_0\,
      CO(2) => \minusOp_carry__2_n_1\,
      CO(1) => \minusOp_carry__2_n_2\,
      CO(0) => \minusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(15 downto 12),
      O(3) => \minusOp_carry__2_n_4\,
      O(2) => \minusOp_carry__2_n_5\,
      O(1) => \minusOp_carry__2_n_6\,
      O(0) => \minusOp_carry__2_n_7\,
      S(3) => \minusOp_carry__2_i_1__4_n_0\,
      S(2) => \minusOp_carry__2_i_2__4_n_0\,
      S(1) => \minusOp_carry__2_i_3__4_n_0\,
      S(0) => \minusOp_carry__2_i_4__4_n_0\
    );
\minusOp_carry__2_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(15),
      O => \minusOp_carry__2_i_1__4_n_0\
    );
\minusOp_carry__2_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(14),
      O => \minusOp_carry__2_i_2__4_n_0\
    );
\minusOp_carry__2_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(13),
      O => \minusOp_carry__2_i_3__4_n_0\
    );
\minusOp_carry__2_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(12),
      O => \minusOp_carry__2_i_4__4_n_0\
    );
\minusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__2_n_0\,
      CO(3) => \minusOp_carry__3_n_0\,
      CO(2) => \minusOp_carry__3_n_1\,
      CO(1) => \minusOp_carry__3_n_2\,
      CO(0) => \minusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(19 downto 16),
      O(3) => \minusOp_carry__3_n_4\,
      O(2) => \minusOp_carry__3_n_5\,
      O(1) => \minusOp_carry__3_n_6\,
      O(0) => \minusOp_carry__3_n_7\,
      S(3) => \minusOp_carry__3_i_1__4_n_0\,
      S(2) => \minusOp_carry__3_i_2__4_n_0\,
      S(1) => \minusOp_carry__3_i_3__4_n_0\,
      S(0) => \minusOp_carry__3_i_4__4_n_0\
    );
\minusOp_carry__3_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(19),
      O => \minusOp_carry__3_i_1__4_n_0\
    );
\minusOp_carry__3_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(18),
      O => \minusOp_carry__3_i_2__4_n_0\
    );
\minusOp_carry__3_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(17),
      O => \minusOp_carry__3_i_3__4_n_0\
    );
\minusOp_carry__3_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(16),
      O => \minusOp_carry__3_i_4__4_n_0\
    );
\minusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__3_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \minusOp_carry__4_i_1__4_n_0\
    );
\minusOp_carry__4_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(20),
      O => \minusOp_carry__4_i_1__4_n_0\
    );
\minusOp_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(3),
      O => \minusOp_carry_i_1__4_n_0\
    );
\minusOp_carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(2),
      O => \minusOp_carry_i_2__4_n_0\
    );
\minusOp_carry_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(1),
      O => \minusOp_carry_i_3__4_n_0\
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9655"
    )
        port map (
      I0 => q_reg_reg(0),
      I1 => down_z,
      I2 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I3 => state_reg(0),
      O => \minusOp_carry_i_4__0_n_0\
    );
\q_reg[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[0]_i_2__4_n_0\
    );
\q_reg[0]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[0]_i_3__4_n_0\
    );
\q_reg[0]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[0]_i_4__4_n_0\
    );
\q_reg[0]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[0]_i_5__4_n_0\
    );
\q_reg[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(3),
      O => \q_reg[0]_i_6__0_n_0\
    );
\q_reg[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(2),
      O => \q_reg[0]_i_7__0_n_0\
    );
\q_reg[0]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(1),
      O => \q_reg[0]_i_8__0_n_0\
    );
\q_reg[0]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(0),
      O => \q_reg[0]_i_9__0_n_0\
    );
\q_reg[12]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[12]_i_2__4_n_0\
    );
\q_reg[12]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[12]_i_3__4_n_0\
    );
\q_reg[12]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[12]_i_4__4_n_0\
    );
\q_reg[12]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[12]_i_5__4_n_0\
    );
\q_reg[12]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(15),
      O => \q_reg[12]_i_6__0_n_0\
    );
\q_reg[12]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(14),
      O => \q_reg[12]_i_7__0_n_0\
    );
\q_reg[12]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(13),
      O => \q_reg[12]_i_8__0_n_0\
    );
\q_reg[12]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(12),
      O => \q_reg[12]_i_9__0_n_0\
    );
\q_reg[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[16]_i_2__0_n_0\
    );
\q_reg[16]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[16]_i_3__4_n_0\
    );
\q_reg[16]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[16]_i_4__4_n_0\
    );
\q_reg[16]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[16]_i_5__4_n_0\
    );
\q_reg[16]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(19),
      O => \q_reg[16]_i_6__0_n_0\
    );
\q_reg[16]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(18),
      O => \q_reg[16]_i_7__0_n_0\
    );
\q_reg[16]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(17),
      O => \q_reg[16]_i_8__0_n_0\
    );
\q_reg[16]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(16),
      O => \q_reg[16]_i_9__0_n_0\
    );
\q_reg[20]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(20),
      O => \q_reg[20]_i_2__0_n_0\
    );
\q_reg[4]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[4]_i_2__4_n_0\
    );
\q_reg[4]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[4]_i_3__4_n_0\
    );
\q_reg[4]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[4]_i_4__4_n_0\
    );
\q_reg[4]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[4]_i_5__4_n_0\
    );
\q_reg[4]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(7),
      O => \q_reg[4]_i_6__0_n_0\
    );
\q_reg[4]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(6),
      O => \q_reg[4]_i_7__0_n_0\
    );
\q_reg[4]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(5),
      O => \q_reg[4]_i_8__0_n_0\
    );
\q_reg[4]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(4),
      O => \q_reg[4]_i_9__0_n_0\
    );
\q_reg[8]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[8]_i_2__4_n_0\
    );
\q_reg[8]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[8]_i_3__4_n_0\
    );
\q_reg[8]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[8]_i_4__4_n_0\
    );
\q_reg[8]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      O => \q_reg[8]_i_5__4_n_0\
    );
\q_reg[8]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(11),
      O => \q_reg[8]_i_6__0_n_0\
    );
\q_reg[8]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(10),
      O => \q_reg[8]_i_7__0_n_0\
    );
\q_reg[8]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(9),
      O => \q_reg[8]_i_8__0_n_0\
    );
\q_reg[8]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DC3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => down_z,
      I3 => q_reg_reg(8),
      O => \q_reg[8]_i_9__0_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__4_n_7\,
      Q => q_reg_reg(0),
      R => '0'
    );
\q_reg_reg[0]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_reg_reg[0]_i_1__4_n_0\,
      CO(2) => \q_reg_reg[0]_i_1__4_n_1\,
      CO(1) => \q_reg_reg[0]_i_1__4_n_2\,
      CO(0) => \q_reg_reg[0]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[0]_i_2__4_n_0\,
      DI(2) => \q_reg[0]_i_3__4_n_0\,
      DI(1) => \q_reg[0]_i_4__4_n_0\,
      DI(0) => \q_reg[0]_i_5__4_n_0\,
      O(3) => \q_reg_reg[0]_i_1__4_n_4\,
      O(2) => \q_reg_reg[0]_i_1__4_n_5\,
      O(1) => \q_reg_reg[0]_i_1__4_n_6\,
      O(0) => \q_reg_reg[0]_i_1__4_n_7\,
      S(3) => \q_reg[0]_i_6__0_n_0\,
      S(2) => \q_reg[0]_i_7__0_n_0\,
      S(1) => \q_reg[0]_i_8__0_n_0\,
      S(0) => \q_reg[0]_i_9__0_n_0\
    );
\q_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__4_n_5\,
      Q => q_reg_reg(10),
      R => '0'
    );
\q_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__4_n_4\,
      Q => q_reg_reg(11),
      R => '0'
    );
\q_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__4_n_7\,
      Q => q_reg_reg(12),
      R => '0'
    );
\q_reg_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[8]_i_1__4_n_0\,
      CO(3) => \q_reg_reg[12]_i_1__4_n_0\,
      CO(2) => \q_reg_reg[12]_i_1__4_n_1\,
      CO(1) => \q_reg_reg[12]_i_1__4_n_2\,
      CO(0) => \q_reg_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[12]_i_2__4_n_0\,
      DI(2) => \q_reg[12]_i_3__4_n_0\,
      DI(1) => \q_reg[12]_i_4__4_n_0\,
      DI(0) => \q_reg[12]_i_5__4_n_0\,
      O(3) => \q_reg_reg[12]_i_1__4_n_4\,
      O(2) => \q_reg_reg[12]_i_1__4_n_5\,
      O(1) => \q_reg_reg[12]_i_1__4_n_6\,
      O(0) => \q_reg_reg[12]_i_1__4_n_7\,
      S(3) => \q_reg[12]_i_6__0_n_0\,
      S(2) => \q_reg[12]_i_7__0_n_0\,
      S(1) => \q_reg[12]_i_8__0_n_0\,
      S(0) => \q_reg[12]_i_9__0_n_0\
    );
\q_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__4_n_6\,
      Q => q_reg_reg(13),
      R => '0'
    );
\q_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__4_n_5\,
      Q => q_reg_reg(14),
      R => '0'
    );
\q_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__4_n_4\,
      Q => q_reg_reg(15),
      R => '0'
    );
\q_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__4_n_7\,
      Q => q_reg_reg(16),
      R => '0'
    );
\q_reg_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[12]_i_1__4_n_0\,
      CO(3) => \q_reg_reg[16]_i_1__4_n_0\,
      CO(2) => \q_reg_reg[16]_i_1__4_n_1\,
      CO(1) => \q_reg_reg[16]_i_1__4_n_2\,
      CO(0) => \q_reg_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[16]_i_2__0_n_0\,
      DI(2) => \q_reg[16]_i_3__4_n_0\,
      DI(1) => \q_reg[16]_i_4__4_n_0\,
      DI(0) => \q_reg[16]_i_5__4_n_0\,
      O(3) => \q_reg_reg[16]_i_1__4_n_4\,
      O(2) => \q_reg_reg[16]_i_1__4_n_5\,
      O(1) => \q_reg_reg[16]_i_1__4_n_6\,
      O(0) => \q_reg_reg[16]_i_1__4_n_7\,
      S(3) => \q_reg[16]_i_6__0_n_0\,
      S(2) => \q_reg[16]_i_7__0_n_0\,
      S(1) => \q_reg[16]_i_8__0_n_0\,
      S(0) => \q_reg[16]_i_9__0_n_0\
    );
\q_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__4_n_6\,
      Q => q_reg_reg(17),
      R => '0'
    );
\q_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__4_n_5\,
      Q => q_reg_reg(18),
      R => '0'
    );
\q_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__4_n_4\,
      Q => q_reg_reg(19),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__4_n_6\,
      Q => q_reg_reg(1),
      R => '0'
    );
\q_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[20]_i_1__4_n_7\,
      Q => q_reg_reg(20),
      R => '0'
    );
\q_reg_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[16]_i_1__4_n_0\,
      CO(3 downto 0) => \NLW_q_reg_reg[20]_i_1__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q_reg_reg[20]_i_1__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \q_reg_reg[20]_i_1__4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \q_reg[20]_i_2__0_n_0\
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__4_n_5\,
      Q => q_reg_reg(2),
      R => '0'
    );
\q_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__4_n_4\,
      Q => q_reg_reg(3),
      R => '0'
    );
\q_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__4_n_7\,
      Q => q_reg_reg(4),
      R => '0'
    );
\q_reg_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[0]_i_1__4_n_0\,
      CO(3) => \q_reg_reg[4]_i_1__4_n_0\,
      CO(2) => \q_reg_reg[4]_i_1__4_n_1\,
      CO(1) => \q_reg_reg[4]_i_1__4_n_2\,
      CO(0) => \q_reg_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[4]_i_2__4_n_0\,
      DI(2) => \q_reg[4]_i_3__4_n_0\,
      DI(1) => \q_reg[4]_i_4__4_n_0\,
      DI(0) => \q_reg[4]_i_5__4_n_0\,
      O(3) => \q_reg_reg[4]_i_1__4_n_4\,
      O(2) => \q_reg_reg[4]_i_1__4_n_5\,
      O(1) => \q_reg_reg[4]_i_1__4_n_6\,
      O(0) => \q_reg_reg[4]_i_1__4_n_7\,
      S(3) => \q_reg[4]_i_6__0_n_0\,
      S(2) => \q_reg[4]_i_7__0_n_0\,
      S(1) => \q_reg[4]_i_8__0_n_0\,
      S(0) => \q_reg[4]_i_9__0_n_0\
    );
\q_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__4_n_6\,
      Q => q_reg_reg(5),
      R => '0'
    );
\q_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__4_n_5\,
      Q => q_reg_reg(6),
      R => '0'
    );
\q_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__4_n_4\,
      Q => q_reg_reg(7),
      R => '0'
    );
\q_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__4_n_7\,
      Q => q_reg_reg(8),
      R => '0'
    );
\q_reg_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[4]_i_1__4_n_0\,
      CO(3) => \q_reg_reg[8]_i_1__4_n_0\,
      CO(2) => \q_reg_reg[8]_i_1__4_n_1\,
      CO(1) => \q_reg_reg[8]_i_1__4_n_2\,
      CO(0) => \q_reg_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[8]_i_2__4_n_0\,
      DI(2) => \q_reg[8]_i_3__4_n_0\,
      DI(1) => \q_reg[8]_i_4__4_n_0\,
      DI(0) => \q_reg[8]_i_5__4_n_0\,
      O(3) => \q_reg_reg[8]_i_1__4_n_4\,
      O(2) => \q_reg_reg[8]_i_1__4_n_5\,
      O(1) => \q_reg_reg[8]_i_1__4_n_6\,
      O(0) => \q_reg_reg[8]_i_1__4_n_7\,
      S(3) => \q_reg[8]_i_6__0_n_0\,
      S(2) => \q_reg[8]_i_7__0_n_0\,
      S(1) => \q_reg[8]_i_8__0_n_0\,
      S(0) => \q_reg[8]_i_9__0_n_0\
    );
\q_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__4_n_6\,
      Q => q_reg_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_debounce_6 is
  port (
    \FSM_sequential_state_reg_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg_reg[1]_0\ : out STD_LOGIC;
    clk_wiz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_debounce_6 : entity is "debounce";
end design_1_top_level_0_0_debounce_6;

architecture STRUCTURE of design_1_top_level_0_0_debounce_6 is
  signal \FSM_sequential_state_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_5__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_6__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_7__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_8__4_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg_reg[0]_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \minusOp_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal \minusOp_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_carry__2_n_4\ : STD_LOGIC;
  signal \minusOp_carry__2_n_5\ : STD_LOGIC;
  signal \minusOp_carry__2_n_6\ : STD_LOGIC;
  signal \minusOp_carry__2_n_7\ : STD_LOGIC;
  signal \minusOp_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_carry__3_n_4\ : STD_LOGIC;
  signal \minusOp_carry__3_n_5\ : STD_LOGIC;
  signal \minusOp_carry__3_n_6\ : STD_LOGIC;
  signal \minusOp_carry__3_n_7\ : STD_LOGIC;
  signal \minusOp_carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_n_7\ : STD_LOGIC;
  signal \minusOp_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__4_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \q_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_7__4_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_8__4_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_9__4_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_6__4_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_7__4_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_8__4_n_0\ : STD_LOGIC;
  signal \q_reg[12]_i_9__4_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_6__4_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_7__4_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_8__4_n_0\ : STD_LOGIC;
  signal \q_reg[16]_i_9__4_n_0\ : STD_LOGIC;
  signal \q_reg[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_6__4_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_7__4_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_8__4_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_9__4_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_6__4_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_7__4_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_8__4_n_0\ : STD_LOGIC;
  signal \q_reg[8]_i_9__4_n_0\ : STD_LOGIC;
  signal q_reg_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \q_reg_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__3_n_6\ : STD_LOGIC;
  signal \q_reg_reg[0]_i_1__3_n_7\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \q_reg_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \q_reg_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \q_reg_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \q_reg_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \q_reg_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal state_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q_reg_reg[20]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_reg_reg[20]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[0]_i_1__3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_1__3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_8__4\ : label is "soft_lutpair52";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[0]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[1]\ : label is "wait0:11,wait1:01,one:10,zero:00";
  attribute SOFT_HLUTNM of \angle_z_current[9]_i_3\ : label is "soft_lutpair52";
begin
  \FSM_sequential_state_reg_reg[0]_0\ <= \^fsm_sequential_state_reg_reg[0]_0\;
\FSM_sequential_state_reg[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => \^fsm_sequential_state_reg_reg[0]_0\,
      O => \FSM_sequential_state_reg[0]_i_1__3_n_0\
    );
\FSM_sequential_state_reg[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EC"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => \^fsm_sequential_state_reg_reg[0]_0\,
      O => \FSM_sequential_state_reg[1]_i_1__3_n_0\
    );
\FSM_sequential_state_reg[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_3__3_n_0\,
      I1 => \FSM_sequential_state_reg[1]_i_4__3_n_0\,
      I2 => \FSM_sequential_state_reg[1]_i_5__3_n_0\,
      I3 => \FSM_sequential_state_reg[1]_i_6__3_n_0\,
      I4 => \FSM_sequential_state_reg[1]_i_7__3_n_0\,
      I5 => \FSM_sequential_state_reg[1]_i_8__4_n_0\,
      O => \^fsm_sequential_state_reg_reg[0]_0\
    );
\FSM_sequential_state_reg[1]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \minusOp_carry__3_n_7\,
      I1 => \minusOp_carry__3_n_6\,
      I2 => \minusOp_carry__2_n_7\,
      O => \FSM_sequential_state_reg[1]_i_3__3_n_0\
    );
\FSM_sequential_state_reg[1]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => minusOp_carry_n_7,
      I2 => \minusOp_carry__1_n_5\,
      I3 => minusOp_carry_n_6,
      O => \FSM_sequential_state_reg[1]_i_4__3_n_0\
    );
\FSM_sequential_state_reg[1]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \minusOp_carry__4_n_7\,
      I1 => \minusOp_carry__0_n_4\,
      I2 => \minusOp_carry__0_n_6\,
      I3 => minusOp_carry_n_4,
      O => \FSM_sequential_state_reg[1]_i_5__3_n_0\
    );
\FSM_sequential_state_reg[1]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \minusOp_carry__2_n_5\,
      I1 => \minusOp_carry__1_n_7\,
      I2 => \minusOp_carry__3_n_5\,
      I3 => \minusOp_carry__2_n_4\,
      O => \FSM_sequential_state_reg[1]_i_6__3_n_0\
    );
\FSM_sequential_state_reg[1]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \minusOp_carry__3_n_4\,
      I1 => \minusOp_carry__2_n_6\,
      I2 => minusOp_carry_n_5,
      I3 => \minusOp_carry__1_n_4\,
      I4 => \minusOp_carry__0_n_5\,
      I5 => \minusOp_carry__1_n_6\,
      O => \FSM_sequential_state_reg[1]_i_7__3_n_0\
    );
\FSM_sequential_state_reg[1]_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \FSM_sequential_state_reg[1]_i_8__4_n_0\
    );
\FSM_sequential_state_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[0]_i_1__3_n_0\,
      Q => state_reg(0),
      R => '0'
    );
\FSM_sequential_state_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \FSM_sequential_state_reg[1]_i_1__3_n_0\,
      Q => \FSM_sequential_state_reg_reg_n_0_[1]\,
      R => '0'
    );
\angle_z_current[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I1 => state_reg(0),
      O => \FSM_sequential_state_reg_reg[1]_0\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => q_reg_reg(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => \minusOp_carry_i_1__3_n_0\,
      S(2) => \minusOp_carry_i_2__3_n_0\,
      S(1) => \minusOp_carry_i_3__3_n_0\,
      S(0) => \minusOp_carry_i_4__4_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \minusOp_carry__0_i_1__3_n_0\,
      S(2) => \minusOp_carry__0_i_2__3_n_0\,
      S(1) => \minusOp_carry__0_i_3__3_n_0\,
      S(0) => \minusOp_carry__0_i_4__3_n_0\
    );
\minusOp_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(7),
      O => \minusOp_carry__0_i_1__3_n_0\
    );
\minusOp_carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(6),
      O => \minusOp_carry__0_i_2__3_n_0\
    );
\minusOp_carry__0_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(5),
      O => \minusOp_carry__0_i_3__3_n_0\
    );
\minusOp_carry__0_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(4),
      O => \minusOp_carry__0_i_4__3_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \minusOp_carry__1_n_0\,
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(11 downto 8),
      O(3) => \minusOp_carry__1_n_4\,
      O(2) => \minusOp_carry__1_n_5\,
      O(1) => \minusOp_carry__1_n_6\,
      O(0) => \minusOp_carry__1_n_7\,
      S(3) => \minusOp_carry__1_i_1__3_n_0\,
      S(2) => \minusOp_carry__1_i_2__3_n_0\,
      S(1) => \minusOp_carry__1_i_3__3_n_0\,
      S(0) => \minusOp_carry__1_i_4__3_n_0\
    );
\minusOp_carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(11),
      O => \minusOp_carry__1_i_1__3_n_0\
    );
\minusOp_carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(10),
      O => \minusOp_carry__1_i_2__3_n_0\
    );
\minusOp_carry__1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(9),
      O => \minusOp_carry__1_i_3__3_n_0\
    );
\minusOp_carry__1_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(8),
      O => \minusOp_carry__1_i_4__3_n_0\
    );
\minusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__1_n_0\,
      CO(3) => \minusOp_carry__2_n_0\,
      CO(2) => \minusOp_carry__2_n_1\,
      CO(1) => \minusOp_carry__2_n_2\,
      CO(0) => \minusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(15 downto 12),
      O(3) => \minusOp_carry__2_n_4\,
      O(2) => \minusOp_carry__2_n_5\,
      O(1) => \minusOp_carry__2_n_6\,
      O(0) => \minusOp_carry__2_n_7\,
      S(3) => \minusOp_carry__2_i_1__3_n_0\,
      S(2) => \minusOp_carry__2_i_2__3_n_0\,
      S(1) => \minusOp_carry__2_i_3__3_n_0\,
      S(0) => \minusOp_carry__2_i_4__3_n_0\
    );
\minusOp_carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(15),
      O => \minusOp_carry__2_i_1__3_n_0\
    );
\minusOp_carry__2_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(14),
      O => \minusOp_carry__2_i_2__3_n_0\
    );
\minusOp_carry__2_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(13),
      O => \minusOp_carry__2_i_3__3_n_0\
    );
\minusOp_carry__2_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(12),
      O => \minusOp_carry__2_i_4__3_n_0\
    );
\minusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__2_n_0\,
      CO(3) => \minusOp_carry__3_n_0\,
      CO(2) => \minusOp_carry__3_n_1\,
      CO(1) => \minusOp_carry__3_n_2\,
      CO(0) => \minusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_reg_reg(19 downto 16),
      O(3) => \minusOp_carry__3_n_4\,
      O(2) => \minusOp_carry__3_n_5\,
      O(1) => \minusOp_carry__3_n_6\,
      O(0) => \minusOp_carry__3_n_7\,
      S(3) => \minusOp_carry__3_i_1__3_n_0\,
      S(2) => \minusOp_carry__3_i_2__3_n_0\,
      S(1) => \minusOp_carry__3_i_3__3_n_0\,
      S(0) => \minusOp_carry__3_i_4__3_n_0\
    );
\minusOp_carry__3_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(19),
      O => \minusOp_carry__3_i_1__3_n_0\
    );
\minusOp_carry__3_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(18),
      O => \minusOp_carry__3_i_2__3_n_0\
    );
\minusOp_carry__3_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(17),
      O => \minusOp_carry__3_i_3__3_n_0\
    );
\minusOp_carry__3_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(16),
      O => \minusOp_carry__3_i_4__3_n_0\
    );
\minusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__3_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \minusOp_carry__4_i_1__3_n_0\
    );
\minusOp_carry__4_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(20),
      O => \minusOp_carry__4_i_1__3_n_0\
    );
\minusOp_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(3),
      O => \minusOp_carry_i_1__3_n_0\
    );
\minusOp_carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(2),
      O => \minusOp_carry_i_2__3_n_0\
    );
\minusOp_carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_reg_reg(1),
      O => \minusOp_carry_i_3__3_n_0\
    );
\minusOp_carry_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => q_reg_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => state_reg(0),
      O => \minusOp_carry_i_4__4_n_0\
    );
\q_reg[0]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_2__3_n_0\
    );
\q_reg[0]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_3__3_n_0\
    );
\q_reg[0]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_4__3_n_0\
    );
\q_reg[0]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[0]_i_5__3_n_0\
    );
\q_reg[0]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(3),
      O => \q_reg[0]_i_6__4_n_0\
    );
\q_reg[0]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(2),
      O => \q_reg[0]_i_7__4_n_0\
    );
\q_reg[0]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(1),
      O => \q_reg[0]_i_8__4_n_0\
    );
\q_reg[0]_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(0),
      O => \q_reg[0]_i_9__4_n_0\
    );
\q_reg[12]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_2__3_n_0\
    );
\q_reg[12]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_3__3_n_0\
    );
\q_reg[12]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_4__3_n_0\
    );
\q_reg[12]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[12]_i_5__3_n_0\
    );
\q_reg[12]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(15),
      O => \q_reg[12]_i_6__4_n_0\
    );
\q_reg[12]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(14),
      O => \q_reg[12]_i_7__4_n_0\
    );
\q_reg[12]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(13),
      O => \q_reg[12]_i_8__4_n_0\
    );
\q_reg[12]_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(12),
      O => \q_reg[12]_i_9__4_n_0\
    );
\q_reg[16]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_2__4_n_0\
    );
\q_reg[16]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_3__3_n_0\
    );
\q_reg[16]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_4__3_n_0\
    );
\q_reg[16]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[16]_i_5__3_n_0\
    );
\q_reg[16]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(19),
      O => \q_reg[16]_i_6__4_n_0\
    );
\q_reg[16]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(18),
      O => \q_reg[16]_i_7__4_n_0\
    );
\q_reg[16]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(17),
      O => \q_reg[16]_i_8__4_n_0\
    );
\q_reg[16]_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(16),
      O => \q_reg[16]_i_9__4_n_0\
    );
\q_reg[20]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(20),
      O => \q_reg[20]_i_2__4_n_0\
    );
\q_reg[4]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_2__3_n_0\
    );
\q_reg[4]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_3__3_n_0\
    );
\q_reg[4]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_4__3_n_0\
    );
\q_reg[4]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[4]_i_5__3_n_0\
    );
\q_reg[4]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(7),
      O => \q_reg[4]_i_6__4_n_0\
    );
\q_reg[4]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(6),
      O => \q_reg[4]_i_7__4_n_0\
    );
\q_reg[4]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(5),
      O => \q_reg[4]_i_8__4_n_0\
    );
\q_reg[4]_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(4),
      O => \q_reg[4]_i_9__4_n_0\
    );
\q_reg[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_2__3_n_0\
    );
\q_reg[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_3__3_n_0\
    );
\q_reg[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_4__3_n_0\
    );
\q_reg[8]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      O => \q_reg[8]_i_5__3_n_0\
    );
\q_reg[8]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(11),
      O => \q_reg[8]_i_6__4_n_0\
    );
\q_reg[8]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(10),
      O => \q_reg[8]_i_7__4_n_0\
    );
\q_reg[8]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(9),
      O => \q_reg[8]_i_8__4_n_0\
    );
\q_reg[8]_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
        port map (
      I0 => state_reg(0),
      I1 => \FSM_sequential_state_reg_reg_n_0_[1]\,
      I2 => q_reg_reg(8),
      O => \q_reg[8]_i_9__4_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__3_n_7\,
      Q => q_reg_reg(0),
      R => '0'
    );
\q_reg_reg[0]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_reg_reg[0]_i_1__3_n_0\,
      CO(2) => \q_reg_reg[0]_i_1__3_n_1\,
      CO(1) => \q_reg_reg[0]_i_1__3_n_2\,
      CO(0) => \q_reg_reg[0]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[0]_i_2__3_n_0\,
      DI(2) => \q_reg[0]_i_3__3_n_0\,
      DI(1) => \q_reg[0]_i_4__3_n_0\,
      DI(0) => \q_reg[0]_i_5__3_n_0\,
      O(3) => \q_reg_reg[0]_i_1__3_n_4\,
      O(2) => \q_reg_reg[0]_i_1__3_n_5\,
      O(1) => \q_reg_reg[0]_i_1__3_n_6\,
      O(0) => \q_reg_reg[0]_i_1__3_n_7\,
      S(3) => \q_reg[0]_i_6__4_n_0\,
      S(2) => \q_reg[0]_i_7__4_n_0\,
      S(1) => \q_reg[0]_i_8__4_n_0\,
      S(0) => \q_reg[0]_i_9__4_n_0\
    );
\q_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__3_n_5\,
      Q => q_reg_reg(10),
      R => '0'
    );
\q_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__3_n_4\,
      Q => q_reg_reg(11),
      R => '0'
    );
\q_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__3_n_7\,
      Q => q_reg_reg(12),
      R => '0'
    );
\q_reg_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[8]_i_1__3_n_0\,
      CO(3) => \q_reg_reg[12]_i_1__3_n_0\,
      CO(2) => \q_reg_reg[12]_i_1__3_n_1\,
      CO(1) => \q_reg_reg[12]_i_1__3_n_2\,
      CO(0) => \q_reg_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[12]_i_2__3_n_0\,
      DI(2) => \q_reg[12]_i_3__3_n_0\,
      DI(1) => \q_reg[12]_i_4__3_n_0\,
      DI(0) => \q_reg[12]_i_5__3_n_0\,
      O(3) => \q_reg_reg[12]_i_1__3_n_4\,
      O(2) => \q_reg_reg[12]_i_1__3_n_5\,
      O(1) => \q_reg_reg[12]_i_1__3_n_6\,
      O(0) => \q_reg_reg[12]_i_1__3_n_7\,
      S(3) => \q_reg[12]_i_6__4_n_0\,
      S(2) => \q_reg[12]_i_7__4_n_0\,
      S(1) => \q_reg[12]_i_8__4_n_0\,
      S(0) => \q_reg[12]_i_9__4_n_0\
    );
\q_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__3_n_6\,
      Q => q_reg_reg(13),
      R => '0'
    );
\q_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__3_n_5\,
      Q => q_reg_reg(14),
      R => '0'
    );
\q_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[12]_i_1__3_n_4\,
      Q => q_reg_reg(15),
      R => '0'
    );
\q_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__3_n_7\,
      Q => q_reg_reg(16),
      R => '0'
    );
\q_reg_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[12]_i_1__3_n_0\,
      CO(3) => \q_reg_reg[16]_i_1__3_n_0\,
      CO(2) => \q_reg_reg[16]_i_1__3_n_1\,
      CO(1) => \q_reg_reg[16]_i_1__3_n_2\,
      CO(0) => \q_reg_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[16]_i_2__4_n_0\,
      DI(2) => \q_reg[16]_i_3__3_n_0\,
      DI(1) => \q_reg[16]_i_4__3_n_0\,
      DI(0) => \q_reg[16]_i_5__3_n_0\,
      O(3) => \q_reg_reg[16]_i_1__3_n_4\,
      O(2) => \q_reg_reg[16]_i_1__3_n_5\,
      O(1) => \q_reg_reg[16]_i_1__3_n_6\,
      O(0) => \q_reg_reg[16]_i_1__3_n_7\,
      S(3) => \q_reg[16]_i_6__4_n_0\,
      S(2) => \q_reg[16]_i_7__4_n_0\,
      S(1) => \q_reg[16]_i_8__4_n_0\,
      S(0) => \q_reg[16]_i_9__4_n_0\
    );
\q_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__3_n_6\,
      Q => q_reg_reg(17),
      R => '0'
    );
\q_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__3_n_5\,
      Q => q_reg_reg(18),
      R => '0'
    );
\q_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[16]_i_1__3_n_4\,
      Q => q_reg_reg(19),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__3_n_6\,
      Q => q_reg_reg(1),
      R => '0'
    );
\q_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[20]_i_1__3_n_7\,
      Q => q_reg_reg(20),
      R => '0'
    );
\q_reg_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[16]_i_1__3_n_0\,
      CO(3 downto 0) => \NLW_q_reg_reg[20]_i_1__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q_reg_reg[20]_i_1__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \q_reg_reg[20]_i_1__3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \q_reg[20]_i_2__4_n_0\
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__3_n_5\,
      Q => q_reg_reg(2),
      R => '0'
    );
\q_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[0]_i_1__3_n_4\,
      Q => q_reg_reg(3),
      R => '0'
    );
\q_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__3_n_7\,
      Q => q_reg_reg(4),
      R => '0'
    );
\q_reg_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[0]_i_1__3_n_0\,
      CO(3) => \q_reg_reg[4]_i_1__3_n_0\,
      CO(2) => \q_reg_reg[4]_i_1__3_n_1\,
      CO(1) => \q_reg_reg[4]_i_1__3_n_2\,
      CO(0) => \q_reg_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[4]_i_2__3_n_0\,
      DI(2) => \q_reg[4]_i_3__3_n_0\,
      DI(1) => \q_reg[4]_i_4__3_n_0\,
      DI(0) => \q_reg[4]_i_5__3_n_0\,
      O(3) => \q_reg_reg[4]_i_1__3_n_4\,
      O(2) => \q_reg_reg[4]_i_1__3_n_5\,
      O(1) => \q_reg_reg[4]_i_1__3_n_6\,
      O(0) => \q_reg_reg[4]_i_1__3_n_7\,
      S(3) => \q_reg[4]_i_6__4_n_0\,
      S(2) => \q_reg[4]_i_7__4_n_0\,
      S(1) => \q_reg[4]_i_8__4_n_0\,
      S(0) => \q_reg[4]_i_9__4_n_0\
    );
\q_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__3_n_6\,
      Q => q_reg_reg(5),
      R => '0'
    );
\q_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__3_n_5\,
      Q => q_reg_reg(6),
      R => '0'
    );
\q_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[4]_i_1__3_n_4\,
      Q => q_reg_reg(7),
      R => '0'
    );
\q_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__3_n_7\,
      Q => q_reg_reg(8),
      R => '0'
    );
\q_reg_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_reg_reg[4]_i_1__3_n_0\,
      CO(3) => \q_reg_reg[8]_i_1__3_n_0\,
      CO(2) => \q_reg_reg[8]_i_1__3_n_1\,
      CO(1) => \q_reg_reg[8]_i_1__3_n_2\,
      CO(0) => \q_reg_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \q_reg[8]_i_2__3_n_0\,
      DI(2) => \q_reg[8]_i_3__3_n_0\,
      DI(1) => \q_reg[8]_i_4__3_n_0\,
      DI(0) => \q_reg[8]_i_5__3_n_0\,
      O(3) => \q_reg_reg[8]_i_1__3_n_4\,
      O(2) => \q_reg_reg[8]_i_1__3_n_5\,
      O(1) => \q_reg_reg[8]_i_1__3_n_6\,
      O(0) => \q_reg_reg[8]_i_1__3_n_7\,
      S(3) => \q_reg[8]_i_6__4_n_0\,
      S(2) => \q_reg[8]_i_7__4_n_0\,
      S(1) => \q_reg[8]_i_8__4_n_0\,
      S(0) => \q_reg[8]_i_9__4_n_0\
    );
\q_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \q_reg_reg[8]_i_1__3_n_6\,
      Q => q_reg_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_dpram is
  port (
    sig_pixel_next : out STD_LOGIC;
    sig_pixel_current_reg : in STD_LOGIC;
    sig_pixel_current_reg_0 : in STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_wr : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_dpram : entity is "dpram";
end design_1_top_level_0_0_dpram;

architecture STRUCTURE of design_1_top_level_0_0_dpram is
  signal ram_reg_0_n_0 : STD_LOGIC;
  signal ram_reg_0_n_1 : STD_LOGIC;
  signal sig_vram_data_rd : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 32767;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 0;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 32767;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 32768;
  attribute bram_addr_end of ram_reg_1 : label is 65535;
  attribute bram_slice_begin of ram_reg_1 : label is 0;
  attribute bram_slice_end of ram_reg_1 : label is 0;
  attribute ram_addr_begin of ram_reg_1 : label is 32768;
  attribute ram_addr_end of ram_reg_1 : label is 65535;
  attribute ram_slice_begin of ram_reg_1 : label is 0;
  attribute ram_slice_end of ram_reg_1 : label is 0;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => ram_reg_1_0(15 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => ram_reg_0_n_0,
      CASCADEOUTB => ram_reg_0_n_1,
      CLKARDCLK => clk_wiz,
      CLKBWRCLK => clk_wiz,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => data_wr(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_0_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => ram_reg_1_0(15 downto 0),
      CASCADEINA => ram_reg_0_n_0,
      CASCADEINB => ram_reg_0_n_1,
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_wiz,
      CLKBWRCLK => clk_wiz,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => data_wr(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_1_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => sig_vram_data_rd,
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
sig_pixel_current_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_vram_data_rd,
      I1 => sig_pixel_current_reg,
      I2 => sig_pixel_current_reg_0,
      O => sig_pixel_next
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_receive is
  port (
    Sig_ClrDiv : out STD_LOGIC;
    state_next : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_wiz : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    state_current : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_current_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[1]_4\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[0]_3\ : in STD_LOGIC;
    rx : in STD_LOGIC;
    top16 : in STD_LOGIC;
    toprx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_receive : entity is "receive";
end design_1_top_level_0_0_receive;

architecture STRUCTURE of design_1_top_level_0_0_receive is
  signal ClrDiv_i_1_n_0 : STD_LOGIC;
  signal \Dout[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxFsm[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxFsm[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxFsm[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxFsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxFsm[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxFsm[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxFsm[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxFsm[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxFsm[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxFsm[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxFsm[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxFsm[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxFsm[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_4_n_0\ : STD_LOGIC;
  signal RxBitCnt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \RxBitCnt0_carry__0_n_0\ : STD_LOGIC;
  signal \RxBitCnt0_carry__0_n_1\ : STD_LOGIC;
  signal \RxBitCnt0_carry__0_n_2\ : STD_LOGIC;
  signal \RxBitCnt0_carry__0_n_3\ : STD_LOGIC;
  signal \RxBitCnt0_carry__1_n_0\ : STD_LOGIC;
  signal \RxBitCnt0_carry__1_n_1\ : STD_LOGIC;
  signal \RxBitCnt0_carry__1_n_2\ : STD_LOGIC;
  signal \RxBitCnt0_carry__1_n_3\ : STD_LOGIC;
  signal \RxBitCnt0_carry__2_n_0\ : STD_LOGIC;
  signal \RxBitCnt0_carry__2_n_1\ : STD_LOGIC;
  signal \RxBitCnt0_carry__2_n_2\ : STD_LOGIC;
  signal \RxBitCnt0_carry__2_n_3\ : STD_LOGIC;
  signal \RxBitCnt0_carry__3_n_0\ : STD_LOGIC;
  signal \RxBitCnt0_carry__3_n_1\ : STD_LOGIC;
  signal \RxBitCnt0_carry__3_n_2\ : STD_LOGIC;
  signal \RxBitCnt0_carry__3_n_3\ : STD_LOGIC;
  signal \RxBitCnt0_carry__4_n_0\ : STD_LOGIC;
  signal \RxBitCnt0_carry__4_n_1\ : STD_LOGIC;
  signal \RxBitCnt0_carry__4_n_2\ : STD_LOGIC;
  signal \RxBitCnt0_carry__4_n_3\ : STD_LOGIC;
  signal \RxBitCnt0_carry__5_n_0\ : STD_LOGIC;
  signal \RxBitCnt0_carry__5_n_1\ : STD_LOGIC;
  signal \RxBitCnt0_carry__5_n_2\ : STD_LOGIC;
  signal \RxBitCnt0_carry__5_n_3\ : STD_LOGIC;
  signal \RxBitCnt0_carry__6_n_2\ : STD_LOGIC;
  signal \RxBitCnt0_carry__6_n_3\ : STD_LOGIC;
  signal RxBitCnt0_carry_n_0 : STD_LOGIC;
  signal RxBitCnt0_carry_n_1 : STD_LOGIC;
  signal RxBitCnt0_carry_n_2 : STD_LOGIC;
  signal RxBitCnt0_carry_n_3 : STD_LOGIC;
  signal RxBitCnt_0 : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[22]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[23]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[24]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[25]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[26]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[27]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[28]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[29]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[30]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[31]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \RxBitCnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \RxFsm__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RxRdy : STD_LOGIC;
  signal Rx_Reg : STD_LOGIC;
  signal \Rx_Reg_reg_n_0_[0]\ : STD_LOGIC;
  signal Sig_RxRdy_i_1_n_0 : STD_LOGIC;
  signal in6 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_RxBitCnt0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RxBitCnt0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ClrDiv_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \FSM_sequential_RxFsm[0]_i_7\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \FSM_sequential_RxFsm[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \FSM_sequential_RxFsm[2]_i_1\ : label is "soft_lutpair66";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_RxFsm_reg[0]\ : label is "idle:000,start_rx:001,edge_rx:011,rx_ovf:010,shift_rx:101,stop_rx:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_RxFsm_reg[1]\ : label is "idle:000,start_rx:001,edge_rx:011,rx_ovf:010,shift_rx:101,stop_rx:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_RxFsm_reg[2]\ : label is "idle:000,start_rx:001,edge_rx:011,rx_ovf:010,shift_rx:101,stop_rx:100";
  attribute SOFT_HLUTNM of \RxBitCnt[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \RxBitCnt[10]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \RxBitCnt[11]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \RxBitCnt[12]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \RxBitCnt[13]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \RxBitCnt[14]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \RxBitCnt[15]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \RxBitCnt[16]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \RxBitCnt[17]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \RxBitCnt[18]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \RxBitCnt[19]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \RxBitCnt[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \RxBitCnt[20]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \RxBitCnt[21]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \RxBitCnt[22]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \RxBitCnt[23]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \RxBitCnt[24]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \RxBitCnt[25]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \RxBitCnt[26]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \RxBitCnt[27]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \RxBitCnt[28]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \RxBitCnt[29]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \RxBitCnt[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \RxBitCnt[30]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \RxBitCnt[31]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \RxBitCnt[3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \RxBitCnt[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \RxBitCnt[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \RxBitCnt[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \RxBitCnt[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \RxBitCnt[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \RxBitCnt[9]_i_1\ : label is "soft_lutpair79";
begin
ClrDiv_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RxFsm__0\(1),
      I1 => top16,
      I2 => rx,
      I3 => \RxFsm__0\(2),
      I4 => \RxFsm__0\(0),
      O => ClrDiv_i_1_n_0
    );
ClrDiv_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => ClrDiv_i_1_n_0,
      Q => Sig_ClrDiv
    );
\Dout[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => toprx,
      I1 => \RxFsm__0\(2),
      I2 => \RxFsm__0\(1),
      I3 => \RxFsm__0\(0),
      O => \Dout[7]_i_1_n_0\
    );
\Dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \Dout[7]_i_1_n_0\,
      CLR => AR(0),
      D => \Rx_Reg_reg_n_0_[0]\,
      Q => Dout(0)
    );
\Dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \Dout[7]_i_1_n_0\,
      CLR => AR(0),
      D => p_0_in(0),
      Q => Dout(1)
    );
\Dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \Dout[7]_i_1_n_0\,
      CLR => AR(0),
      D => p_0_in(1),
      Q => Dout(2)
    );
\Dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \Dout[7]_i_1_n_0\,
      CLR => AR(0),
      D => p_0_in(2),
      Q => Dout(3)
    );
\Dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \Dout[7]_i_1_n_0\,
      CLR => AR(0),
      D => p_0_in(3),
      Q => Dout(4)
    );
\Dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \Dout[7]_i_1_n_0\,
      CLR => AR(0),
      D => p_0_in(4),
      Q => Dout(5)
    );
\Dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \Dout[7]_i_1_n_0\,
      CLR => AR(0),
      D => p_0_in(5),
      Q => Dout(6)
    );
\Dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \Dout[7]_i_1_n_0\,
      CLR => AR(0),
      D => p_0_in(6),
      Q => Dout(7)
    );
\FSM_sequential_RxFsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \FSM_sequential_RxFsm[0]_i_2_n_0\,
      I1 => \FSM_sequential_RxFsm[0]_i_3_n_0\,
      I2 => \FSM_sequential_RxFsm[0]_i_4_n_0\,
      I3 => \FSM_sequential_RxFsm[0]_i_5_n_0\,
      I4 => \FSM_sequential_RxFsm[0]_i_6_n_0\,
      I5 => \RxFsm__0\(0),
      O => \FSM_sequential_RxFsm[0]_i_1_n_0\
    );
\FSM_sequential_RxFsm[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \RxBitCnt_reg_n_0_[25]\,
      I1 => \RxBitCnt_reg_n_0_[28]\,
      I2 => \RxBitCnt_reg_n_0_[29]\,
      I3 => \RxBitCnt_reg_n_0_[27]\,
      I4 => \FSM_sequential_RxFsm[0]_i_7_n_0\,
      I5 => \RxBitCnt_reg_n_0_[26]\,
      O => \FSM_sequential_RxFsm[0]_i_10_n_0\
    );
\FSM_sequential_RxFsm[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \RxBitCnt_reg_n_0_[20]\,
      I1 => \RxBitCnt_reg_n_0_[23]\,
      I2 => \RxBitCnt_reg_n_0_[24]\,
      I3 => \RxBitCnt_reg_n_0_[22]\,
      I4 => \FSM_sequential_RxFsm[0]_i_7_n_0\,
      I5 => \RxBitCnt_reg_n_0_[21]\,
      O => \FSM_sequential_RxFsm[0]_i_11_n_0\
    );
\FSM_sequential_RxFsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFB0000"
    )
        port map (
      I0 => \RxBitCnt_reg_n_0_[0]\,
      I1 => \RxBitCnt_reg_n_0_[3]\,
      I2 => \RxBitCnt_reg_n_0_[4]\,
      I3 => \RxBitCnt_reg_n_0_[2]\,
      I4 => \FSM_sequential_RxFsm[0]_i_7_n_0\,
      I5 => \RxBitCnt_reg_n_0_[1]\,
      O => \FSM_sequential_RxFsm[0]_i_2_n_0\
    );
\FSM_sequential_RxFsm[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \RxBitCnt_reg_n_0_[5]\,
      I1 => \RxBitCnt_reg_n_0_[8]\,
      I2 => \RxBitCnt_reg_n_0_[9]\,
      I3 => \RxBitCnt_reg_n_0_[7]\,
      I4 => \FSM_sequential_RxFsm[0]_i_7_n_0\,
      I5 => \RxBitCnt_reg_n_0_[6]\,
      O => \FSM_sequential_RxFsm[0]_i_3_n_0\
    );
\FSM_sequential_RxFsm[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \RxBitCnt_reg_n_0_[10]\,
      I1 => \RxBitCnt_reg_n_0_[13]\,
      I2 => \RxBitCnt_reg_n_0_[14]\,
      I3 => \RxBitCnt_reg_n_0_[12]\,
      I4 => \FSM_sequential_RxFsm[0]_i_7_n_0\,
      I5 => \RxBitCnt_reg_n_0_[11]\,
      O => \FSM_sequential_RxFsm[0]_i_4_n_0\
    );
\FSM_sequential_RxFsm[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_sequential_RxFsm[0]_i_8_n_0\,
      I1 => \FSM_sequential_RxFsm[0]_i_9_n_0\,
      I2 => \FSM_sequential_RxFsm[0]_i_10_n_0\,
      I3 => \FSM_sequential_RxFsm[0]_i_11_n_0\,
      O => \FSM_sequential_RxFsm[0]_i_5_n_0\
    );
\FSM_sequential_RxFsm[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44FF00BA10"
    )
        port map (
      I0 => \RxFsm__0\(0),
      I1 => rx,
      I2 => top16,
      I3 => toprx,
      I4 => \RxFsm__0\(2),
      I5 => \RxFsm__0\(1),
      O => \FSM_sequential_RxFsm[0]_i_6_n_0\
    );
\FSM_sequential_RxFsm[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => \RxFsm__0\(0),
      I2 => \RxFsm__0\(1),
      O => \FSM_sequential_RxFsm[0]_i_7_n_0\
    );
\FSM_sequential_RxFsm[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \RxBitCnt_reg_n_0_[15]\,
      I1 => \RxBitCnt_reg_n_0_[18]\,
      I2 => \RxBitCnt_reg_n_0_[19]\,
      I3 => \RxBitCnt_reg_n_0_[17]\,
      I4 => \FSM_sequential_RxFsm[0]_i_7_n_0\,
      I5 => \RxBitCnt_reg_n_0_[16]\,
      O => \FSM_sequential_RxFsm[0]_i_8_n_0\
    );
\FSM_sequential_RxFsm[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30C3308330F330B3"
    )
        port map (
      I0 => \RxBitCnt_reg_n_0_[30]\,
      I1 => \RxFsm__0\(1),
      I2 => \RxFsm__0\(0),
      I3 => \RxFsm__0\(2),
      I4 => \RxBitCnt_reg_n_0_[31]\,
      I5 => rx,
      O => \FSM_sequential_RxFsm[0]_i_9_n_0\
    );
\FSM_sequential_RxFsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1BA0A0"
    )
        port map (
      I0 => \RxFsm__0\(0),
      I1 => rx,
      I2 => toprx,
      I3 => \RxFsm__0\(2),
      I4 => \RxFsm__0\(1),
      O => \FSM_sequential_RxFsm[1]_i_1_n_0\
    );
\FSM_sequential_RxFsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F830"
    )
        port map (
      I0 => \RxFsm__0\(0),
      I1 => toprx,
      I2 => \RxFsm__0\(2),
      I3 => \RxFsm__0\(1),
      O => \FSM_sequential_RxFsm[2]_i_1_n_0\
    );
\FSM_sequential_RxFsm_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => \FSM_sequential_RxFsm[0]_i_1_n_0\,
      Q => \RxFsm__0\(0)
    );
\FSM_sequential_RxFsm_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => \FSM_sequential_RxFsm[1]_i_1_n_0\,
      Q => \RxFsm__0\(1)
    );
\FSM_sequential_RxFsm_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => \FSM_sequential_RxFsm[2]_i_1_n_0\,
      Q => \RxFsm__0\(2)
    );
\FSM_sequential_state_current[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => state_current(0),
      I1 => \FSM_sequential_state_current_reg[0]\,
      I2 => state_current(3),
      I3 => \FSM_sequential_state_current[0]_i_3_n_0\,
      I4 => state_current(2),
      I5 => \FSM_sequential_state_current_reg[0]_0\,
      O => state_next(0)
    );
\FSM_sequential_state_current[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044454444"
    )
        port map (
      I0 => state_current(1),
      I1 => RxRdy,
      I2 => \FSM_sequential_state_current_reg[0]_1\,
      I3 => \FSM_sequential_state_current_reg[0]_2\,
      I4 => \FSM_sequential_state_current_reg[0]_3\,
      I5 => state_current(0),
      O => \FSM_sequential_state_current[0]_i_3_n_0\
    );
\FSM_sequential_state_current[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \FSM_sequential_state_current_reg[1]\,
      I1 => \FSM_sequential_state_current_reg[1]_0\,
      I2 => \FSM_sequential_state_current_reg[1]_1\,
      I3 => \FSM_sequential_state_current_reg[1]_2\,
      I4 => \FSM_sequential_state_current[1]_i_4_n_0\,
      I5 => \FSM_sequential_state_current_reg[1]_3\,
      O => state_next(1)
    );
\FSM_sequential_state_current[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400000400"
    )
        port map (
      I0 => state_current(3),
      I1 => state_current(2),
      I2 => state_current(1),
      I3 => \FSM_sequential_state_current_reg[1]_4\,
      I4 => RxRdy,
      I5 => state_current(0),
      O => \FSM_sequential_state_current[1]_i_4_n_0\
    );
RxBitCnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => RxBitCnt0_carry_n_0,
      CO(2) => RxBitCnt0_carry_n_1,
      CO(1) => RxBitCnt0_carry_n_2,
      CO(0) => RxBitCnt0_carry_n_3,
      CYINIT => \RxBitCnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in6(4 downto 1),
      S(3) => \RxBitCnt_reg_n_0_[4]\,
      S(2) => \RxBitCnt_reg_n_0_[3]\,
      S(1) => \RxBitCnt_reg_n_0_[2]\,
      S(0) => \RxBitCnt_reg_n_0_[1]\
    );
\RxBitCnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => RxBitCnt0_carry_n_0,
      CO(3) => \RxBitCnt0_carry__0_n_0\,
      CO(2) => \RxBitCnt0_carry__0_n_1\,
      CO(1) => \RxBitCnt0_carry__0_n_2\,
      CO(0) => \RxBitCnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in6(8 downto 5),
      S(3) => \RxBitCnt_reg_n_0_[8]\,
      S(2) => \RxBitCnt_reg_n_0_[7]\,
      S(1) => \RxBitCnt_reg_n_0_[6]\,
      S(0) => \RxBitCnt_reg_n_0_[5]\
    );
\RxBitCnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \RxBitCnt0_carry__0_n_0\,
      CO(3) => \RxBitCnt0_carry__1_n_0\,
      CO(2) => \RxBitCnt0_carry__1_n_1\,
      CO(1) => \RxBitCnt0_carry__1_n_2\,
      CO(0) => \RxBitCnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in6(12 downto 9),
      S(3) => \RxBitCnt_reg_n_0_[12]\,
      S(2) => \RxBitCnt_reg_n_0_[11]\,
      S(1) => \RxBitCnt_reg_n_0_[10]\,
      S(0) => \RxBitCnt_reg_n_0_[9]\
    );
\RxBitCnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \RxBitCnt0_carry__1_n_0\,
      CO(3) => \RxBitCnt0_carry__2_n_0\,
      CO(2) => \RxBitCnt0_carry__2_n_1\,
      CO(1) => \RxBitCnt0_carry__2_n_2\,
      CO(0) => \RxBitCnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in6(16 downto 13),
      S(3) => \RxBitCnt_reg_n_0_[16]\,
      S(2) => \RxBitCnt_reg_n_0_[15]\,
      S(1) => \RxBitCnt_reg_n_0_[14]\,
      S(0) => \RxBitCnt_reg_n_0_[13]\
    );
\RxBitCnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \RxBitCnt0_carry__2_n_0\,
      CO(3) => \RxBitCnt0_carry__3_n_0\,
      CO(2) => \RxBitCnt0_carry__3_n_1\,
      CO(1) => \RxBitCnt0_carry__3_n_2\,
      CO(0) => \RxBitCnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in6(20 downto 17),
      S(3) => \RxBitCnt_reg_n_0_[20]\,
      S(2) => \RxBitCnt_reg_n_0_[19]\,
      S(1) => \RxBitCnt_reg_n_0_[18]\,
      S(0) => \RxBitCnt_reg_n_0_[17]\
    );
\RxBitCnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \RxBitCnt0_carry__3_n_0\,
      CO(3) => \RxBitCnt0_carry__4_n_0\,
      CO(2) => \RxBitCnt0_carry__4_n_1\,
      CO(1) => \RxBitCnt0_carry__4_n_2\,
      CO(0) => \RxBitCnt0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in6(24 downto 21),
      S(3) => \RxBitCnt_reg_n_0_[24]\,
      S(2) => \RxBitCnt_reg_n_0_[23]\,
      S(1) => \RxBitCnt_reg_n_0_[22]\,
      S(0) => \RxBitCnt_reg_n_0_[21]\
    );
\RxBitCnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \RxBitCnt0_carry__4_n_0\,
      CO(3) => \RxBitCnt0_carry__5_n_0\,
      CO(2) => \RxBitCnt0_carry__5_n_1\,
      CO(1) => \RxBitCnt0_carry__5_n_2\,
      CO(0) => \RxBitCnt0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in6(28 downto 25),
      S(3) => \RxBitCnt_reg_n_0_[28]\,
      S(2) => \RxBitCnt_reg_n_0_[27]\,
      S(1) => \RxBitCnt_reg_n_0_[26]\,
      S(0) => \RxBitCnt_reg_n_0_[25]\
    );
\RxBitCnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \RxBitCnt0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_RxBitCnt0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RxBitCnt0_carry__6_n_2\,
      CO(0) => \RxBitCnt0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_RxBitCnt0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => in6(31 downto 29),
      S(3) => '0',
      S(2) => \RxBitCnt_reg_n_0_[31]\,
      S(1) => \RxBitCnt_reg_n_0_[30]\,
      S(0) => \RxBitCnt_reg_n_0_[29]\
    );
\RxBitCnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => \RxBitCnt_reg_n_0_[0]\,
      O => RxBitCnt(0)
    );
\RxBitCnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(10),
      O => RxBitCnt(10)
    );
\RxBitCnt[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(11),
      O => RxBitCnt(11)
    );
\RxBitCnt[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(12),
      O => RxBitCnt(12)
    );
\RxBitCnt[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(13),
      O => RxBitCnt(13)
    );
\RxBitCnt[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(14),
      O => RxBitCnt(14)
    );
\RxBitCnt[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(15),
      O => RxBitCnt(15)
    );
\RxBitCnt[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(16),
      O => RxBitCnt(16)
    );
\RxBitCnt[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(17),
      O => RxBitCnt(17)
    );
\RxBitCnt[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(18),
      O => RxBitCnt(18)
    );
\RxBitCnt[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(19),
      O => RxBitCnt(19)
    );
\RxBitCnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(1),
      O => RxBitCnt(1)
    );
\RxBitCnt[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(20),
      O => RxBitCnt(20)
    );
\RxBitCnt[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(21),
      O => RxBitCnt(21)
    );
\RxBitCnt[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(22),
      O => RxBitCnt(22)
    );
\RxBitCnt[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(23),
      O => RxBitCnt(23)
    );
\RxBitCnt[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(24),
      O => RxBitCnt(24)
    );
\RxBitCnt[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(25),
      O => RxBitCnt(25)
    );
\RxBitCnt[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(26),
      O => RxBitCnt(26)
    );
\RxBitCnt[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(27),
      O => RxBitCnt(27)
    );
\RxBitCnt[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(28),
      O => RxBitCnt(28)
    );
\RxBitCnt[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(29),
      O => RxBitCnt(29)
    );
\RxBitCnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(2),
      O => RxBitCnt(2)
    );
\RxBitCnt[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(30),
      O => RxBitCnt(30)
    );
\RxBitCnt[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2101"
    )
        port map (
      I0 => \RxFsm__0\(0),
      I1 => \RxFsm__0\(1),
      I2 => \RxFsm__0\(2),
      I3 => toprx,
      O => RxBitCnt_0
    );
\RxBitCnt[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(31),
      O => RxBitCnt(31)
    );
\RxBitCnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(3),
      O => RxBitCnt(3)
    );
\RxBitCnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(4),
      O => RxBitCnt(4)
    );
\RxBitCnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(5),
      O => RxBitCnt(5)
    );
\RxBitCnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(6),
      O => RxBitCnt(6)
    );
\RxBitCnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(7),
      O => RxBitCnt(7)
    );
\RxBitCnt[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(8),
      O => RxBitCnt(8)
    );
\RxBitCnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \RxFsm__0\(2),
      I1 => in6(9),
      O => RxBitCnt(9)
    );
\RxBitCnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(0),
      Q => \RxBitCnt_reg_n_0_[0]\
    );
\RxBitCnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(10),
      Q => \RxBitCnt_reg_n_0_[10]\
    );
\RxBitCnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(11),
      Q => \RxBitCnt_reg_n_0_[11]\
    );
\RxBitCnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(12),
      Q => \RxBitCnt_reg_n_0_[12]\
    );
\RxBitCnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(13),
      Q => \RxBitCnt_reg_n_0_[13]\
    );
\RxBitCnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(14),
      Q => \RxBitCnt_reg_n_0_[14]\
    );
\RxBitCnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(15),
      Q => \RxBitCnt_reg_n_0_[15]\
    );
\RxBitCnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(16),
      Q => \RxBitCnt_reg_n_0_[16]\
    );
\RxBitCnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(17),
      Q => \RxBitCnt_reg_n_0_[17]\
    );
\RxBitCnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(18),
      Q => \RxBitCnt_reg_n_0_[18]\
    );
\RxBitCnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(19),
      Q => \RxBitCnt_reg_n_0_[19]\
    );
\RxBitCnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(1),
      Q => \RxBitCnt_reg_n_0_[1]\
    );
\RxBitCnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(20),
      Q => \RxBitCnt_reg_n_0_[20]\
    );
\RxBitCnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(21),
      Q => \RxBitCnt_reg_n_0_[21]\
    );
\RxBitCnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(22),
      Q => \RxBitCnt_reg_n_0_[22]\
    );
\RxBitCnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(23),
      Q => \RxBitCnt_reg_n_0_[23]\
    );
\RxBitCnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(24),
      Q => \RxBitCnt_reg_n_0_[24]\
    );
\RxBitCnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(25),
      Q => \RxBitCnt_reg_n_0_[25]\
    );
\RxBitCnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(26),
      Q => \RxBitCnt_reg_n_0_[26]\
    );
\RxBitCnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(27),
      Q => \RxBitCnt_reg_n_0_[27]\
    );
\RxBitCnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(28),
      Q => \RxBitCnt_reg_n_0_[28]\
    );
\RxBitCnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(29),
      Q => \RxBitCnt_reg_n_0_[29]\
    );
\RxBitCnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(2),
      Q => \RxBitCnt_reg_n_0_[2]\
    );
\RxBitCnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(30),
      Q => \RxBitCnt_reg_n_0_[30]\
    );
\RxBitCnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(31),
      Q => \RxBitCnt_reg_n_0_[31]\
    );
\RxBitCnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(3),
      Q => \RxBitCnt_reg_n_0_[3]\
    );
\RxBitCnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(4),
      Q => \RxBitCnt_reg_n_0_[4]\
    );
\RxBitCnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(5),
      Q => \RxBitCnt_reg_n_0_[5]\
    );
\RxBitCnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(6),
      Q => \RxBitCnt_reg_n_0_[6]\
    );
\RxBitCnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(7),
      Q => \RxBitCnt_reg_n_0_[7]\
    );
\RxBitCnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(8),
      Q => \RxBitCnt_reg_n_0_[8]\
    );
\RxBitCnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => RxBitCnt_0,
      CLR => AR(0),
      D => RxBitCnt(9),
      Q => \RxBitCnt_reg_n_0_[9]\
    );
\Rx_Reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => toprx,
      I1 => \RxFsm__0\(2),
      I2 => \RxFsm__0\(1),
      I3 => \RxFsm__0\(0),
      O => Rx_Reg
    );
\Rx_Reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => Rx_Reg,
      CLR => AR(0),
      D => p_0_in(0),
      Q => \Rx_Reg_reg_n_0_[0]\
    );
\Rx_Reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => Rx_Reg,
      CLR => AR(0),
      D => p_0_in(1),
      Q => p_0_in(0)
    );
\Rx_Reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => Rx_Reg,
      CLR => AR(0),
      D => p_0_in(2),
      Q => p_0_in(1)
    );
\Rx_Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => Rx_Reg,
      CLR => AR(0),
      D => p_0_in(3),
      Q => p_0_in(2)
    );
\Rx_Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => Rx_Reg,
      CLR => AR(0),
      D => p_0_in(4),
      Q => p_0_in(3)
    );
\Rx_Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => Rx_Reg,
      CLR => AR(0),
      D => p_0_in(5),
      Q => p_0_in(4)
    );
\Rx_Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => Rx_Reg,
      CLR => AR(0),
      D => p_0_in(6),
      Q => p_0_in(5)
    );
\Rx_Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => Rx_Reg,
      CLR => AR(0),
      D => rx,
      Q => p_0_in(6)
    );
Sig_RxRdy_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A300A000"
    )
        port map (
      I0 => RxRdy,
      I1 => \RxFsm__0\(0),
      I2 => \RxFsm__0\(1),
      I3 => \RxFsm__0\(2),
      I4 => toprx,
      O => Sig_RxRdy_i_1_n_0
    );
Sig_RxRdy_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => Sig_RxRdy_i_1_n_0,
      Q => RxRdy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_timing is
  port (
    top16 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    toptx : out STD_LOGIC;
    toprx : out STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    rst : in STD_LOGIC;
    Sig_ClrDiv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_timing : entity is "timing";
end design_1_top_level_0_0_timing;

architecture STRUCTURE of design_1_top_level_0_0_timing is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ClkDiv : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ClkDiv[31]_i_10_n_0\ : STD_LOGIC;
  signal \ClkDiv[31]_i_2_n_0\ : STD_LOGIC;
  signal \ClkDiv[31]_i_3_n_0\ : STD_LOGIC;
  signal \ClkDiv[31]_i_4_n_0\ : STD_LOGIC;
  signal \ClkDiv[31]_i_5_n_0\ : STD_LOGIC;
  signal \ClkDiv[31]_i_7_n_0\ : STD_LOGIC;
  signal \ClkDiv[31]_i_8_n_0\ : STD_LOGIC;
  signal \ClkDiv[31]_i_9_n_0\ : STD_LOGIC;
  signal ClkDiv_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ClkDiv_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \ClkDiv_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \ClkDiv_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \ClkDiv_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \ClkDiv_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \ClkDiv_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \ClkDiv_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \ClkDiv_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \ClkDiv_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \ClkDiv_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \ClkDiv_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \ClkDiv_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \ClkDiv_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \ClkDiv_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \ClkDiv_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \ClkDiv_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \ClkDiv_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \ClkDiv_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \ClkDiv_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \ClkDiv_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \ClkDiv_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \ClkDiv_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \ClkDiv_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \ClkDiv_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \ClkDiv_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \ClkDiv_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \ClkDiv_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \ClkDiv_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \ClkDiv_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \ClkDiv_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \Div16[0]_i_2_n_0\ : STD_LOGIC;
  signal \Div16[0]_i_3_n_0\ : STD_LOGIC;
  signal \Div16[0]_i_4_n_0\ : STD_LOGIC;
  signal \Div16[0]_i_5_n_0\ : STD_LOGIC;
  signal \Div16[0]_i_6_n_0\ : STD_LOGIC;
  signal \Div16[4]_i_2_n_0\ : STD_LOGIC;
  signal \Div16[4]_i_3_n_0\ : STD_LOGIC;
  signal \Div16[4]_i_4_n_0\ : STD_LOGIC;
  signal \Div16[4]_i_5_n_0\ : STD_LOGIC;
  signal \Div16[8]_i_2_n_0\ : STD_LOGIC;
  signal \Div16[8]_i_3_n_0\ : STD_LOGIC;
  signal \Div16[8]_i_4_n_0\ : STD_LOGIC;
  signal \Div16[8]_i_5_n_0\ : STD_LOGIC;
  signal Div16_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \Div16_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Div16_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \Div16_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \Div16_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \Div16_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \Div16_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \Div16_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \Div16_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \Div16_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Div16_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Div16_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Div16_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Div16_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Div16_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Div16_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Div16_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Div16_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Div16_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Div16_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Div16_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Div16_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Div16_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Div16_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal RxDiv : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \RxDiv[0]_i_1_n_0\ : STD_LOGIC;
  signal \RxDiv[31]_i_10_n_0\ : STD_LOGIC;
  signal \RxDiv[31]_i_11_n_0\ : STD_LOGIC;
  signal \RxDiv[31]_i_1_n_0\ : STD_LOGIC;
  signal \RxDiv[31]_i_3_n_0\ : STD_LOGIC;
  signal \RxDiv[31]_i_4_n_0\ : STD_LOGIC;
  signal \RxDiv[31]_i_5_n_0\ : STD_LOGIC;
  signal \RxDiv[31]_i_6_n_0\ : STD_LOGIC;
  signal \RxDiv[31]_i_8_n_0\ : STD_LOGIC;
  signal \RxDiv[31]_i_9_n_0\ : STD_LOGIC;
  signal \RxDiv_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \RxDiv_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \RxDiv_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \RxDiv_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \RxDiv_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \RxDiv_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \RxDiv_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \RxDiv_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \RxDiv_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \RxDiv_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \RxDiv_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \RxDiv_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \RxDiv_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \RxDiv_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \RxDiv_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \RxDiv_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \RxDiv_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \RxDiv_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \RxDiv_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \RxDiv_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \RxDiv_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \RxDiv_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \RxDiv_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \RxDiv_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \RxDiv_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \RxDiv_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \RxDiv_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \RxDiv_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \RxDiv_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \RxDiv_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \RxDiv_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \RxDiv_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \RxDiv_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \RxDiv_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \RxDiv_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \RxDiv_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \RxDiv_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \RxDiv_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \RxDiv_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \RxDiv_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \RxDiv_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \RxDiv_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \RxDiv_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \RxDiv_reg[31]_i_7_n_6\ : STD_LOGIC;
  signal \RxDiv_reg[31]_i_7_n_7\ : STD_LOGIC;
  signal \RxDiv_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \RxDiv_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \RxDiv_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \RxDiv_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \RxDiv_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \RxDiv_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \RxDiv_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \RxDiv_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \RxDiv_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \RxDiv_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \RxDiv_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \RxDiv_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \RxDiv_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \RxDiv_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \RxDiv_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \RxDiv_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal Top160_carry_i_1_n_0 : STD_LOGIC;
  signal Top160_carry_i_2_n_0 : STD_LOGIC;
  signal Top160_carry_i_3_n_0 : STD_LOGIC;
  signal Top160_carry_i_4_n_0 : STD_LOGIC;
  signal Top160_carry_n_1 : STD_LOGIC;
  signal Top160_carry_n_2 : STD_LOGIC;
  signal Top160_carry_n_3 : STD_LOGIC;
  signal TopRx1_out : STD_LOGIC;
  signal TopTx2_out : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal load : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^top16\ : STD_LOGIC;
  signal \NLW_ClkDiv_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ClkDiv_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Div16_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_RxDiv_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RxDiv_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_Top160_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  AR(0) <= \^ar\(0);
  top16 <= \^top16\;
\ClkDiv[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClkDiv(0),
      O => ClkDiv_0(0)
    );
\ClkDiv[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(10),
      O => ClkDiv_0(10)
    );
\ClkDiv[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(11),
      O => ClkDiv_0(11)
    );
\ClkDiv[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(12),
      O => ClkDiv_0(12)
    );
\ClkDiv[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(13),
      O => ClkDiv_0(13)
    );
\ClkDiv[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(14),
      O => ClkDiv_0(14)
    );
\ClkDiv[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(15),
      O => ClkDiv_0(15)
    );
\ClkDiv[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(16),
      O => ClkDiv_0(16)
    );
\ClkDiv[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(17),
      O => ClkDiv_0(17)
    );
\ClkDiv[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(18),
      O => ClkDiv_0(18)
    );
\ClkDiv[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(19),
      O => ClkDiv_0(19)
    );
\ClkDiv[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(1),
      O => ClkDiv_0(1)
    );
\ClkDiv[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(20),
      O => ClkDiv_0(20)
    );
\ClkDiv[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(21),
      O => ClkDiv_0(21)
    );
\ClkDiv[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(22),
      O => ClkDiv_0(22)
    );
\ClkDiv[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(23),
      O => ClkDiv_0(23)
    );
\ClkDiv[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(24),
      O => ClkDiv_0(24)
    );
\ClkDiv[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(25),
      O => ClkDiv_0(25)
    );
\ClkDiv[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(26),
      O => ClkDiv_0(26)
    );
\ClkDiv[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(27),
      O => ClkDiv_0(27)
    );
\ClkDiv[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(28),
      O => ClkDiv_0(28)
    );
\ClkDiv[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(29),
      O => ClkDiv_0(29)
    );
\ClkDiv[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(2),
      O => ClkDiv_0(2)
    );
\ClkDiv[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(30),
      O => ClkDiv_0(30)
    );
\ClkDiv[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(31),
      O => ClkDiv_0(31)
    );
\ClkDiv[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ClkDiv(21),
      I1 => ClkDiv(20),
      I2 => ClkDiv(23),
      I3 => ClkDiv(22),
      O => \ClkDiv[31]_i_10_n_0\
    );
\ClkDiv[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ClkDiv(10),
      I1 => ClkDiv(11),
      I2 => ClkDiv(8),
      I3 => ClkDiv(9),
      I4 => \ClkDiv[31]_i_7_n_0\,
      O => \ClkDiv[31]_i_2_n_0\
    );
\ClkDiv[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => ClkDiv(2),
      I1 => ClkDiv(3),
      I2 => ClkDiv(0),
      I3 => ClkDiv(1),
      I4 => \ClkDiv[31]_i_8_n_0\,
      O => \ClkDiv[31]_i_3_n_0\
    );
\ClkDiv[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ClkDiv(26),
      I1 => ClkDiv(27),
      I2 => ClkDiv(24),
      I3 => ClkDiv(25),
      I4 => \ClkDiv[31]_i_9_n_0\,
      O => \ClkDiv[31]_i_4_n_0\
    );
\ClkDiv[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ClkDiv(18),
      I1 => ClkDiv(19),
      I2 => ClkDiv(16),
      I3 => ClkDiv(17),
      I4 => \ClkDiv[31]_i_10_n_0\,
      O => \ClkDiv[31]_i_5_n_0\
    );
\ClkDiv[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ClkDiv(13),
      I1 => ClkDiv(12),
      I2 => ClkDiv(15),
      I3 => ClkDiv(14),
      O => \ClkDiv[31]_i_7_n_0\
    );
\ClkDiv[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ClkDiv(5),
      I1 => ClkDiv(4),
      I2 => ClkDiv(7),
      I3 => ClkDiv(6),
      O => \ClkDiv[31]_i_8_n_0\
    );
\ClkDiv[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ClkDiv(29),
      I1 => ClkDiv(28),
      I2 => ClkDiv(31),
      I3 => ClkDiv(30),
      O => \ClkDiv[31]_i_9_n_0\
    );
\ClkDiv[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(3),
      O => ClkDiv_0(3)
    );
\ClkDiv[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(4),
      O => ClkDiv_0(4)
    );
\ClkDiv[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(5),
      O => ClkDiv_0(5)
    );
\ClkDiv[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(6),
      O => ClkDiv_0(6)
    );
\ClkDiv[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(7),
      O => ClkDiv_0(7)
    );
\ClkDiv[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(8),
      O => ClkDiv_0(8)
    );
\ClkDiv[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => data0(9),
      O => ClkDiv_0(9)
    );
\ClkDiv_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(0),
      Q => ClkDiv(0)
    );
\ClkDiv_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(10),
      Q => ClkDiv(10)
    );
\ClkDiv_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(11),
      Q => ClkDiv(11)
    );
\ClkDiv_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(12),
      Q => ClkDiv(12)
    );
\ClkDiv_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClkDiv_reg[8]_i_2_n_0\,
      CO(3) => \ClkDiv_reg[12]_i_2_n_0\,
      CO(2) => \ClkDiv_reg[12]_i_2_n_1\,
      CO(1) => \ClkDiv_reg[12]_i_2_n_2\,
      CO(0) => \ClkDiv_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => ClkDiv(12 downto 9)
    );
\ClkDiv_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(13),
      Q => ClkDiv(13)
    );
\ClkDiv_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(14),
      Q => ClkDiv(14)
    );
\ClkDiv_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(15),
      Q => ClkDiv(15)
    );
\ClkDiv_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(16),
      Q => ClkDiv(16)
    );
\ClkDiv_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClkDiv_reg[12]_i_2_n_0\,
      CO(3) => \ClkDiv_reg[16]_i_2_n_0\,
      CO(2) => \ClkDiv_reg[16]_i_2_n_1\,
      CO(1) => \ClkDiv_reg[16]_i_2_n_2\,
      CO(0) => \ClkDiv_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => ClkDiv(16 downto 13)
    );
\ClkDiv_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(17),
      Q => ClkDiv(17)
    );
\ClkDiv_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(18),
      Q => ClkDiv(18)
    );
\ClkDiv_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(19),
      Q => ClkDiv(19)
    );
\ClkDiv_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(1),
      Q => ClkDiv(1)
    );
\ClkDiv_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(20),
      Q => ClkDiv(20)
    );
\ClkDiv_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClkDiv_reg[16]_i_2_n_0\,
      CO(3) => \ClkDiv_reg[20]_i_2_n_0\,
      CO(2) => \ClkDiv_reg[20]_i_2_n_1\,
      CO(1) => \ClkDiv_reg[20]_i_2_n_2\,
      CO(0) => \ClkDiv_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3 downto 0) => ClkDiv(20 downto 17)
    );
\ClkDiv_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(21),
      Q => ClkDiv(21)
    );
\ClkDiv_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(22),
      Q => ClkDiv(22)
    );
\ClkDiv_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(23),
      Q => ClkDiv(23)
    );
\ClkDiv_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(24),
      Q => ClkDiv(24)
    );
\ClkDiv_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClkDiv_reg[20]_i_2_n_0\,
      CO(3) => \ClkDiv_reg[24]_i_2_n_0\,
      CO(2) => \ClkDiv_reg[24]_i_2_n_1\,
      CO(1) => \ClkDiv_reg[24]_i_2_n_2\,
      CO(0) => \ClkDiv_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3 downto 0) => ClkDiv(24 downto 21)
    );
\ClkDiv_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(25),
      Q => ClkDiv(25)
    );
\ClkDiv_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(26),
      Q => ClkDiv(26)
    );
\ClkDiv_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(27),
      Q => ClkDiv(27)
    );
\ClkDiv_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(28),
      Q => ClkDiv(28)
    );
\ClkDiv_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClkDiv_reg[24]_i_2_n_0\,
      CO(3) => \ClkDiv_reg[28]_i_2_n_0\,
      CO(2) => \ClkDiv_reg[28]_i_2_n_1\,
      CO(1) => \ClkDiv_reg[28]_i_2_n_2\,
      CO(0) => \ClkDiv_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3 downto 0) => ClkDiv(28 downto 25)
    );
\ClkDiv_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(29),
      Q => ClkDiv(29)
    );
\ClkDiv_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(2),
      Q => ClkDiv(2)
    );
\ClkDiv_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(30),
      Q => ClkDiv(30)
    );
\ClkDiv_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(31),
      Q => ClkDiv(31)
    );
\ClkDiv_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClkDiv_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_ClkDiv_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ClkDiv_reg[31]_i_6_n_2\,
      CO(0) => \ClkDiv_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ClkDiv_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ClkDiv(31 downto 29)
    );
\ClkDiv_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(3),
      Q => ClkDiv(3)
    );
\ClkDiv_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(4),
      Q => ClkDiv(4)
    );
\ClkDiv_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ClkDiv_reg[4]_i_2_n_0\,
      CO(2) => \ClkDiv_reg[4]_i_2_n_1\,
      CO(1) => \ClkDiv_reg[4]_i_2_n_2\,
      CO(0) => \ClkDiv_reg[4]_i_2_n_3\,
      CYINIT => ClkDiv(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => ClkDiv(4 downto 1)
    );
\ClkDiv_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(5),
      Q => ClkDiv(5)
    );
\ClkDiv_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(6),
      Q => ClkDiv(6)
    );
\ClkDiv_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(7),
      Q => ClkDiv(7)
    );
\ClkDiv_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(8),
      Q => ClkDiv(8)
    );
\ClkDiv_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClkDiv_reg[4]_i_2_n_0\,
      CO(3) => \ClkDiv_reg[8]_i_2_n_0\,
      CO(2) => \ClkDiv_reg[8]_i_2_n_1\,
      CO(1) => \ClkDiv_reg[8]_i_2_n_2\,
      CO(0) => \ClkDiv_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => ClkDiv(8 downto 5)
    );
\ClkDiv_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \^top16\,
      CLR => \^ar\(0),
      D => ClkDiv_0(9),
      Q => ClkDiv(9)
    );
\Div16[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Div16_reg(0),
      I1 => load,
      O => \Div16[0]_i_2_n_0\
    );
\Div16[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Div16_reg(3),
      I1 => load,
      O => \Div16[0]_i_3_n_0\
    );
\Div16[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Div16_reg(2),
      I1 => load,
      O => \Div16[0]_i_4_n_0\
    );
\Div16[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Div16_reg(1),
      I1 => load,
      O => \Div16[0]_i_5_n_0\
    );
\Div16[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Div16_reg(0),
      I1 => load,
      O => \Div16[0]_i_6_n_0\
    );
\Div16[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Div16_reg(7),
      I1 => load,
      O => \Div16[4]_i_2_n_0\
    );
\Div16[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Div16_reg(6),
      I1 => load,
      O => \Div16[4]_i_3_n_0\
    );
\Div16[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Div16_reg(5),
      I1 => load,
      O => \Div16[4]_i_4_n_0\
    );
\Div16[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Div16_reg(4),
      I1 => load,
      O => \Div16[4]_i_5_n_0\
    );
\Div16[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Div16_reg(11),
      I1 => load,
      O => \Div16[8]_i_2_n_0\
    );
\Div16[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Div16_reg(10),
      I1 => load,
      O => \Div16[8]_i_3_n_0\
    );
\Div16[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Div16_reg(9),
      I1 => load,
      O => \Div16[8]_i_4_n_0\
    );
\Div16[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Div16_reg(8),
      I1 => load,
      O => \Div16[8]_i_5_n_0\
    );
\Div16_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => \Div16_reg[0]_i_1_n_7\,
      Q => Div16_reg(0)
    );
\Div16_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Div16_reg[0]_i_1_n_0\,
      CO(2) => \Div16_reg[0]_i_1_n_1\,
      CO(1) => \Div16_reg[0]_i_1_n_2\,
      CO(0) => \Div16_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Div16[0]_i_2_n_0\,
      O(3) => \Div16_reg[0]_i_1_n_4\,
      O(2) => \Div16_reg[0]_i_1_n_5\,
      O(1) => \Div16_reg[0]_i_1_n_6\,
      O(0) => \Div16_reg[0]_i_1_n_7\,
      S(3) => \Div16[0]_i_3_n_0\,
      S(2) => \Div16[0]_i_4_n_0\,
      S(1) => \Div16[0]_i_5_n_0\,
      S(0) => \Div16[0]_i_6_n_0\
    );
\Div16_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => \Div16_reg[8]_i_1_n_5\,
      Q => Div16_reg(10)
    );
\Div16_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => \Div16_reg[8]_i_1_n_4\,
      Q => Div16_reg(11)
    );
\Div16_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => \Div16_reg[0]_i_1_n_6\,
      Q => Div16_reg(1)
    );
\Div16_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => \Div16_reg[0]_i_1_n_5\,
      Q => Div16_reg(2)
    );
\Div16_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => \Div16_reg[0]_i_1_n_4\,
      Q => Div16_reg(3)
    );
\Div16_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => \Div16_reg[4]_i_1_n_7\,
      Q => Div16_reg(4)
    );
\Div16_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Div16_reg[0]_i_1_n_0\,
      CO(3) => \Div16_reg[4]_i_1_n_0\,
      CO(2) => \Div16_reg[4]_i_1_n_1\,
      CO(1) => \Div16_reg[4]_i_1_n_2\,
      CO(0) => \Div16_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Div16_reg[4]_i_1_n_4\,
      O(2) => \Div16_reg[4]_i_1_n_5\,
      O(1) => \Div16_reg[4]_i_1_n_6\,
      O(0) => \Div16_reg[4]_i_1_n_7\,
      S(3) => \Div16[4]_i_2_n_0\,
      S(2) => \Div16[4]_i_3_n_0\,
      S(1) => \Div16[4]_i_4_n_0\,
      S(0) => \Div16[4]_i_5_n_0\
    );
\Div16_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => \Div16_reg[4]_i_1_n_6\,
      Q => Div16_reg(5)
    );
\Div16_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => \Div16_reg[4]_i_1_n_5\,
      Q => Div16_reg(6)
    );
\Div16_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => \Div16_reg[4]_i_1_n_4\,
      Q => Div16_reg(7)
    );
\Div16_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => \Div16_reg[8]_i_1_n_7\,
      Q => Div16_reg(8)
    );
\Div16_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Div16_reg[4]_i_1_n_0\,
      CO(3) => \NLW_Div16_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Div16_reg[8]_i_1_n_1\,
      CO(1) => \Div16_reg[8]_i_1_n_2\,
      CO(0) => \Div16_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Div16_reg[8]_i_1_n_4\,
      O(2) => \Div16_reg[8]_i_1_n_5\,
      O(1) => \Div16_reg[8]_i_1_n_6\,
      O(0) => \Div16_reg[8]_i_1_n_7\,
      S(3) => \Div16[8]_i_2_n_0\,
      S(2) => \Div16[8]_i_3_n_0\,
      S(1) => \Div16[8]_i_4_n_0\,
      S(0) => \Div16[8]_i_5_n_0\
    );
\Div16_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => \Div16_reg[8]_i_1_n_6\,
      Q => Div16_reg(9)
    );
\RxDiv[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RxDiv(0),
      I1 => Sig_ClrDiv,
      O => \RxDiv[0]_i_1_n_0\
    );
\RxDiv[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[12]_i_2_n_6\,
      O => p_1_in(10)
    );
\RxDiv[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[12]_i_2_n_5\,
      O => p_1_in(11)
    );
\RxDiv[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[12]_i_2_n_4\,
      O => p_1_in(12)
    );
\RxDiv[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[16]_i_2_n_7\,
      O => p_1_in(13)
    );
\RxDiv[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[16]_i_2_n_6\,
      O => p_1_in(14)
    );
\RxDiv[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[16]_i_2_n_5\,
      O => p_1_in(15)
    );
\RxDiv[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[16]_i_2_n_4\,
      O => p_1_in(16)
    );
\RxDiv[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[20]_i_2_n_7\,
      O => p_1_in(17)
    );
\RxDiv[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[20]_i_2_n_6\,
      O => p_1_in(18)
    );
\RxDiv[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[20]_i_2_n_5\,
      O => p_1_in(19)
    );
\RxDiv[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[4]_i_2_n_7\,
      O => p_1_in(1)
    );
\RxDiv[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[20]_i_2_n_4\,
      O => p_1_in(20)
    );
\RxDiv[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[24]_i_2_n_7\,
      O => p_1_in(21)
    );
\RxDiv[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[24]_i_2_n_6\,
      O => p_1_in(22)
    );
\RxDiv[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[24]_i_2_n_5\,
      O => p_1_in(23)
    );
\RxDiv[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[24]_i_2_n_4\,
      O => p_1_in(24)
    );
\RxDiv[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[28]_i_2_n_7\,
      O => p_1_in(25)
    );
\RxDiv[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[28]_i_2_n_6\,
      O => p_1_in(26)
    );
\RxDiv[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[28]_i_2_n_5\,
      O => p_1_in(27)
    );
\RxDiv[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[28]_i_2_n_4\,
      O => p_1_in(28)
    );
\RxDiv[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[31]_i_7_n_7\,
      O => p_1_in(29)
    );
\RxDiv[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[4]_i_2_n_6\,
      O => p_1_in(2)
    );
\RxDiv[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[31]_i_7_n_6\,
      O => p_1_in(30)
    );
\RxDiv[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^top16\,
      I1 => Sig_ClrDiv,
      O => \RxDiv[31]_i_1_n_0\
    );
\RxDiv[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RxDiv(29),
      I1 => RxDiv(28),
      I2 => RxDiv(31),
      I3 => RxDiv(30),
      O => \RxDiv[31]_i_10_n_0\
    );
\RxDiv[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RxDiv(21),
      I1 => RxDiv(20),
      I2 => RxDiv(23),
      I3 => RxDiv(22),
      O => \RxDiv[31]_i_11_n_0\
    );
\RxDiv[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[31]_i_7_n_5\,
      O => p_1_in(31)
    );
\RxDiv[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => RxDiv(10),
      I1 => RxDiv(11),
      I2 => RxDiv(8),
      I3 => RxDiv(9),
      I4 => \RxDiv[31]_i_8_n_0\,
      O => \RxDiv[31]_i_3_n_0\
    );
\RxDiv[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => RxDiv(3),
      I1 => RxDiv(2),
      I2 => RxDiv(0),
      I3 => RxDiv(1),
      I4 => \RxDiv[31]_i_9_n_0\,
      O => \RxDiv[31]_i_4_n_0\
    );
\RxDiv[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => RxDiv(26),
      I1 => RxDiv(27),
      I2 => RxDiv(24),
      I3 => RxDiv(25),
      I4 => \RxDiv[31]_i_10_n_0\,
      O => \RxDiv[31]_i_5_n_0\
    );
\RxDiv[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => RxDiv(18),
      I1 => RxDiv(19),
      I2 => RxDiv(16),
      I3 => RxDiv(17),
      I4 => \RxDiv[31]_i_11_n_0\,
      O => \RxDiv[31]_i_6_n_0\
    );
\RxDiv[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RxDiv(13),
      I1 => RxDiv(12),
      I2 => RxDiv(15),
      I3 => RxDiv(14),
      O => \RxDiv[31]_i_8_n_0\
    );
\RxDiv[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => RxDiv(5),
      I1 => RxDiv(4),
      I2 => RxDiv(7),
      I3 => RxDiv(6),
      O => \RxDiv[31]_i_9_n_0\
    );
\RxDiv[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[4]_i_2_n_5\,
      O => p_1_in(3)
    );
\RxDiv[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[4]_i_2_n_4\,
      O => p_1_in(4)
    );
\RxDiv[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[8]_i_2_n_7\,
      O => p_1_in(5)
    );
\RxDiv[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[8]_i_2_n_6\,
      O => p_1_in(6)
    );
\RxDiv[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[8]_i_2_n_5\,
      O => p_1_in(7)
    );
\RxDiv[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[8]_i_2_n_4\,
      O => p_1_in(8)
    );
\RxDiv[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \RxDiv_reg[12]_i_2_n_7\,
      O => p_1_in(9)
    );
\RxDiv_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \RxDiv[0]_i_1_n_0\,
      Q => RxDiv(0)
    );
\RxDiv_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(10),
      Q => RxDiv(10)
    );
\RxDiv_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(11),
      Q => RxDiv(11)
    );
\RxDiv_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(12),
      Q => RxDiv(12)
    );
\RxDiv_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \RxDiv_reg[8]_i_2_n_0\,
      CO(3) => \RxDiv_reg[12]_i_2_n_0\,
      CO(2) => \RxDiv_reg[12]_i_2_n_1\,
      CO(1) => \RxDiv_reg[12]_i_2_n_2\,
      CO(0) => \RxDiv_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \RxDiv_reg[12]_i_2_n_4\,
      O(2) => \RxDiv_reg[12]_i_2_n_5\,
      O(1) => \RxDiv_reg[12]_i_2_n_6\,
      O(0) => \RxDiv_reg[12]_i_2_n_7\,
      S(3 downto 0) => RxDiv(12 downto 9)
    );
\RxDiv_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(13),
      Q => RxDiv(13)
    );
\RxDiv_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(14),
      Q => RxDiv(14)
    );
\RxDiv_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(15),
      Q => RxDiv(15)
    );
\RxDiv_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(16),
      Q => RxDiv(16)
    );
\RxDiv_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \RxDiv_reg[12]_i_2_n_0\,
      CO(3) => \RxDiv_reg[16]_i_2_n_0\,
      CO(2) => \RxDiv_reg[16]_i_2_n_1\,
      CO(1) => \RxDiv_reg[16]_i_2_n_2\,
      CO(0) => \RxDiv_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \RxDiv_reg[16]_i_2_n_4\,
      O(2) => \RxDiv_reg[16]_i_2_n_5\,
      O(1) => \RxDiv_reg[16]_i_2_n_6\,
      O(0) => \RxDiv_reg[16]_i_2_n_7\,
      S(3 downto 0) => RxDiv(16 downto 13)
    );
\RxDiv_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(17),
      Q => RxDiv(17)
    );
\RxDiv_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(18),
      Q => RxDiv(18)
    );
\RxDiv_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(19),
      Q => RxDiv(19)
    );
\RxDiv_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(1),
      Q => RxDiv(1)
    );
\RxDiv_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(20),
      Q => RxDiv(20)
    );
\RxDiv_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \RxDiv_reg[16]_i_2_n_0\,
      CO(3) => \RxDiv_reg[20]_i_2_n_0\,
      CO(2) => \RxDiv_reg[20]_i_2_n_1\,
      CO(1) => \RxDiv_reg[20]_i_2_n_2\,
      CO(0) => \RxDiv_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \RxDiv_reg[20]_i_2_n_4\,
      O(2) => \RxDiv_reg[20]_i_2_n_5\,
      O(1) => \RxDiv_reg[20]_i_2_n_6\,
      O(0) => \RxDiv_reg[20]_i_2_n_7\,
      S(3 downto 0) => RxDiv(20 downto 17)
    );
\RxDiv_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(21),
      Q => RxDiv(21)
    );
\RxDiv_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(22),
      Q => RxDiv(22)
    );
\RxDiv_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(23),
      Q => RxDiv(23)
    );
\RxDiv_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(24),
      Q => RxDiv(24)
    );
\RxDiv_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \RxDiv_reg[20]_i_2_n_0\,
      CO(3) => \RxDiv_reg[24]_i_2_n_0\,
      CO(2) => \RxDiv_reg[24]_i_2_n_1\,
      CO(1) => \RxDiv_reg[24]_i_2_n_2\,
      CO(0) => \RxDiv_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \RxDiv_reg[24]_i_2_n_4\,
      O(2) => \RxDiv_reg[24]_i_2_n_5\,
      O(1) => \RxDiv_reg[24]_i_2_n_6\,
      O(0) => \RxDiv_reg[24]_i_2_n_7\,
      S(3 downto 0) => RxDiv(24 downto 21)
    );
\RxDiv_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(25),
      Q => RxDiv(25)
    );
\RxDiv_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(26),
      Q => RxDiv(26)
    );
\RxDiv_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(27),
      Q => RxDiv(27)
    );
\RxDiv_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(28),
      Q => RxDiv(28)
    );
\RxDiv_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \RxDiv_reg[24]_i_2_n_0\,
      CO(3) => \RxDiv_reg[28]_i_2_n_0\,
      CO(2) => \RxDiv_reg[28]_i_2_n_1\,
      CO(1) => \RxDiv_reg[28]_i_2_n_2\,
      CO(0) => \RxDiv_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \RxDiv_reg[28]_i_2_n_4\,
      O(2) => \RxDiv_reg[28]_i_2_n_5\,
      O(1) => \RxDiv_reg[28]_i_2_n_6\,
      O(0) => \RxDiv_reg[28]_i_2_n_7\,
      S(3 downto 0) => RxDiv(28 downto 25)
    );
\RxDiv_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(29),
      Q => RxDiv(29)
    );
\RxDiv_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(2),
      Q => RxDiv(2)
    );
\RxDiv_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(30),
      Q => RxDiv(30)
    );
\RxDiv_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(31),
      Q => RxDiv(31)
    );
\RxDiv_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \RxDiv_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_RxDiv_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \RxDiv_reg[31]_i_7_n_2\,
      CO(0) => \RxDiv_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_RxDiv_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2) => \RxDiv_reg[31]_i_7_n_5\,
      O(1) => \RxDiv_reg[31]_i_7_n_6\,
      O(0) => \RxDiv_reg[31]_i_7_n_7\,
      S(3) => '0',
      S(2 downto 0) => RxDiv(31 downto 29)
    );
\RxDiv_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(3),
      Q => RxDiv(3)
    );
\RxDiv_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(4),
      Q => RxDiv(4)
    );
\RxDiv_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \RxDiv_reg[4]_i_2_n_0\,
      CO(2) => \RxDiv_reg[4]_i_2_n_1\,
      CO(1) => \RxDiv_reg[4]_i_2_n_2\,
      CO(0) => \RxDiv_reg[4]_i_2_n_3\,
      CYINIT => RxDiv(0),
      DI(3 downto 0) => B"0000",
      O(3) => \RxDiv_reg[4]_i_2_n_4\,
      O(2) => \RxDiv_reg[4]_i_2_n_5\,
      O(1) => \RxDiv_reg[4]_i_2_n_6\,
      O(0) => \RxDiv_reg[4]_i_2_n_7\,
      S(3 downto 0) => RxDiv(4 downto 1)
    );
\RxDiv_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(5),
      Q => RxDiv(5)
    );
\RxDiv_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(6),
      Q => RxDiv(6)
    );
\RxDiv_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(7),
      Q => RxDiv(7)
    );
\RxDiv_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(8),
      Q => RxDiv(8)
    );
\RxDiv_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \RxDiv_reg[4]_i_2_n_0\,
      CO(3) => \RxDiv_reg[8]_i_2_n_0\,
      CO(2) => \RxDiv_reg[8]_i_2_n_1\,
      CO(1) => \RxDiv_reg[8]_i_2_n_2\,
      CO(0) => \RxDiv_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \RxDiv_reg[8]_i_2_n_4\,
      O(2) => \RxDiv_reg[8]_i_2_n_5\,
      O(1) => \RxDiv_reg[8]_i_2_n_6\,
      O(0) => \RxDiv_reg[8]_i_2_n_7\,
      S(3 downto 0) => RxDiv(8 downto 5)
    );
\RxDiv_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \RxDiv[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => p_1_in(9),
      Q => RxDiv(9)
    );
Top160_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => load,
      CO(2) => Top160_carry_n_1,
      CO(1) => Top160_carry_n_2,
      CO(0) => Top160_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_Top160_carry_O_UNCONNECTED(3 downto 0),
      S(3) => Top160_carry_i_1_n_0,
      S(2) => Top160_carry_i_2_n_0,
      S(1) => Top160_carry_i_3_n_0,
      S(0) => Top160_carry_i_4_n_0
    );
Top160_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Div16_reg(11),
      I1 => Div16_reg(10),
      I2 => Div16_reg(9),
      O => Top160_carry_i_1_n_0
    );
Top160_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Div16_reg(8),
      I1 => Div16_reg(7),
      I2 => Div16_reg(6),
      O => Top160_carry_i_2_n_0
    );
Top160_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Div16_reg(3),
      I1 => Div16_reg(5),
      I2 => Div16_reg(4),
      O => Top160_carry_i_3_n_0
    );
Top160_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Div16_reg(0),
      I1 => Div16_reg(2),
      I2 => Div16_reg(1),
      O => Top160_carry_i_4_n_0
    );
Top16_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => load,
      Q => \^top16\
    );
TopRx_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \RxDiv[31]_i_3_n_0\,
      I1 => \RxDiv[31]_i_4_n_0\,
      I2 => \RxDiv[31]_i_5_n_0\,
      I3 => \RxDiv[31]_i_6_n_0\,
      I4 => Sig_ClrDiv,
      I5 => \^top16\,
      O => TopRx1_out
    );
TopRx_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => TopRx1_out,
      Q => toprx
    );
TopTx_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \ClkDiv[31]_i_2_n_0\,
      I1 => \ClkDiv[31]_i_3_n_0\,
      I2 => \ClkDiv[31]_i_4_n_0\,
      I3 => \ClkDiv[31]_i_5_n_0\,
      I4 => \^top16\,
      O => TopTx2_out
    );
TopTx_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => \^ar\(0),
      D => TopTx2_out,
      Q => toptx
    );
\Tx_Reg[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst,
      O => \^ar\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_transmit is
  port (
    tx : out STD_LOGIC;
    toptx : in STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_transmit : entity is "transmit";
end design_1_top_level_0_0_transmit;

architecture STRUCTURE of design_1_top_level_0_0_transmit is
  signal \FSM_sequential_TxFsm[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_TxFsm[1]_i_1_n_0\ : STD_LOGIC;
  signal \TxBitCnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \TxBitCnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \TxBitCnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \TxBitCnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \TxBitCnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \TxBitCnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \TxBitCnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \TxBitCnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \TxFsm__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \TxFsm__2\ : STD_LOGIC;
  signal Tx_Reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Tx_Reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Tx_Reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Tx_Reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Tx_Reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Tx_Reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Tx_Reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Tx_Reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Tx_Reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Tx_Reg_reg_n_0_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_TxFsm[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_TxFsm[1]_i_1\ : label is "soft_lutpair85";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_TxFsm_reg[0]\ : label is "load_tx:01,shift_tx:10,idle:00,stop_tx:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_TxFsm_reg[1]\ : label is "load_tx:01,shift_tx:10,idle:00,stop_tx:11";
  attribute SOFT_HLUTNM of \TxBitCnt[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \TxBitCnt[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \TxBitCnt[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \TxBitCnt[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Tx_Reg[0]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Tx_Reg[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Tx_Reg[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Tx_Reg[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Tx_Reg[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Tx_Reg[5]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Tx_Reg[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Tx_Reg[7]_i_1\ : label is "soft_lutpair90";
begin
\FSM_sequential_TxFsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5850"
    )
        port map (
      I0 => toptx,
      I1 => \TxFsm__0\(1),
      I2 => \TxFsm__0\(0),
      I3 => \TxFsm__2\,
      O => \FSM_sequential_TxFsm[0]_i_1_n_0\
    );
\FSM_sequential_TxFsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"686C"
    )
        port map (
      I0 => toptx,
      I1 => \TxFsm__0\(1),
      I2 => \TxFsm__0\(0),
      I3 => \TxFsm__2\,
      O => \FSM_sequential_TxFsm[1]_i_1_n_0\
    );
\FSM_sequential_TxFsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => toptx,
      I1 => \TxBitCnt_reg_n_0_[1]\,
      I2 => \TxBitCnt_reg_n_0_[0]\,
      I3 => \TxBitCnt_reg_n_0_[2]\,
      I4 => \TxBitCnt_reg_n_0_[3]\,
      O => \TxFsm__2\
    );
\FSM_sequential_TxFsm_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => \FSM_sequential_TxFsm[0]_i_1_n_0\,
      Q => \TxFsm__0\(0)
    );
\FSM_sequential_TxFsm_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => \FSM_sequential_TxFsm[1]_i_1_n_0\,
      Q => \TxFsm__0\(1)
    );
\TxBitCnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \TxFsm__0\(1),
      I1 => \TxBitCnt_reg_n_0_[0]\,
      O => \TxBitCnt[0]_i_1_n_0\
    );
\TxBitCnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \TxFsm__0\(1),
      I1 => \TxBitCnt_reg_n_0_[1]\,
      I2 => \TxBitCnt_reg_n_0_[0]\,
      O => \TxBitCnt[1]_i_1_n_0\
    );
\TxBitCnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8882"
    )
        port map (
      I0 => \TxFsm__0\(1),
      I1 => \TxBitCnt_reg_n_0_[2]\,
      I2 => \TxBitCnt_reg_n_0_[0]\,
      I3 => \TxBitCnt_reg_n_0_[1]\,
      O => \TxBitCnt[2]_i_1_n_0\
    );
\TxBitCnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \TxFsm__0\(1),
      I1 => \TxBitCnt_reg_n_0_[3]\,
      I2 => \TxBitCnt_reg_n_0_[1]\,
      I3 => \TxBitCnt_reg_n_0_[0]\,
      I4 => \TxBitCnt_reg_n_0_[2]\,
      O => \TxBitCnt[3]_i_1_n_0\
    );
\TxBitCnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \Tx_Reg[0]_i_1_n_0\,
      CLR => AR(0),
      D => \TxBitCnt[0]_i_1_n_0\,
      Q => \TxBitCnt_reg_n_0_[0]\
    );
\TxBitCnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \Tx_Reg[0]_i_1_n_0\,
      CLR => AR(0),
      D => \TxBitCnt[1]_i_1_n_0\,
      Q => \TxBitCnt_reg_n_0_[1]\
    );
\TxBitCnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \Tx_Reg[0]_i_1_n_0\,
      CLR => AR(0),
      D => \TxBitCnt[2]_i_1_n_0\,
      Q => \TxBitCnt_reg_n_0_[2]\
    );
\TxBitCnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => \Tx_Reg[0]_i_1_n_0\,
      CLR => AR(0),
      D => \TxBitCnt[3]_i_1_n_0\,
      Q => \TxBitCnt_reg_n_0_[3]\
    );
\Tx_Reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => toptx,
      I1 => \TxFsm__0\(1),
      I2 => \TxFsm__0\(0),
      O => \Tx_Reg[0]_i_1_n_0\
    );
\Tx_Reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TxFsm__0\(1),
      I1 => \Tx_Reg_reg_n_0_[1]\,
      O => Tx_Reg(0)
    );
\Tx_Reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TxFsm__0\(1),
      I1 => \Tx_Reg_reg_n_0_[2]\,
      O => Tx_Reg(1)
    );
\Tx_Reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TxFsm__0\(1),
      I1 => \Tx_Reg_reg_n_0_[3]\,
      O => Tx_Reg(2)
    );
\Tx_Reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TxFsm__0\(1),
      I1 => \Tx_Reg_reg_n_0_[4]\,
      O => Tx_Reg(3)
    );
\Tx_Reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TxFsm__0\(1),
      I1 => \Tx_Reg_reg_n_0_[5]\,
      O => Tx_Reg(4)
    );
\Tx_Reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TxFsm__0\(1),
      I1 => \Tx_Reg_reg_n_0_[6]\,
      O => Tx_Reg(5)
    );
\Tx_Reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TxFsm__0\(1),
      I1 => \Tx_Reg_reg_n_0_[7]\,
      O => Tx_Reg(6)
    );
\Tx_Reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \TxFsm__0\(1),
      I1 => \Tx_Reg_reg_n_0_[8]\,
      O => Tx_Reg(7)
    );
\Tx_Reg_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk_wiz,
      CE => \Tx_Reg[0]_i_1_n_0\,
      D => Tx_Reg(0),
      PRE => AR(0),
      Q => tx
    );
\Tx_Reg_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => clk_wiz,
      CE => \Tx_Reg[0]_i_1_n_0\,
      D => Tx_Reg(1),
      PRE => AR(0),
      Q => \Tx_Reg_reg_n_0_[1]\
    );
\Tx_Reg_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk_wiz,
      CE => \Tx_Reg[0]_i_1_n_0\,
      D => Tx_Reg(2),
      PRE => AR(0),
      Q => \Tx_Reg_reg_n_0_[2]\
    );
\Tx_Reg_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk_wiz,
      CE => \Tx_Reg[0]_i_1_n_0\,
      D => Tx_Reg(3),
      PRE => AR(0),
      Q => \Tx_Reg_reg_n_0_[3]\
    );
\Tx_Reg_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk_wiz,
      CE => \Tx_Reg[0]_i_1_n_0\,
      D => Tx_Reg(4),
      PRE => AR(0),
      Q => \Tx_Reg_reg_n_0_[4]\
    );
\Tx_Reg_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk_wiz,
      CE => \Tx_Reg[0]_i_1_n_0\,
      D => Tx_Reg(5),
      PRE => AR(0),
      Q => \Tx_Reg_reg_n_0_[5]\
    );
\Tx_Reg_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => clk_wiz,
      CE => \Tx_Reg[0]_i_1_n_0\,
      D => Tx_Reg(6),
      PRE => AR(0),
      Q => \Tx_Reg_reg_n_0_[6]\
    );
\Tx_Reg_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk_wiz,
      CE => \Tx_Reg[0]_i_1_n_0\,
      D => Tx_Reg(7),
      PRE => AR(0),
      Q => \Tx_Reg_reg_n_0_[7]\
    );
\Tx_Reg_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => clk_wiz,
      CE => \Tx_Reg[0]_i_1_n_0\,
      D => \TxFsm__0\(1),
      PRE => AR(0),
      Q => \Tx_Reg_reg_n_0_[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_vga_ctrl is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \vc_reg[7]_0\ : out STD_LOGIC;
    pixel_row : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \hc_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    vs_tl : out STD_LOGIC;
    blu_out_tl : out STD_LOGIC_VECTOR ( 0 to 0 );
    hs_tl : out STD_LOGIC;
    \sig_vram_addr_rd_current_reg[0]\ : in STD_LOGIC;
    \sig_vram_addr_rd_current_reg[8]\ : in STD_LOGIC;
    \sig_vram_addr_rd_current_reg[8]_0\ : in STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    red_en_o : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_vga_ctrl : entity is "vga_ctrl";
end design_1_top_level_0_0_vga_ctrl;

architecture STRUCTURE of design_1_top_level_0_0_vga_ctrl is
  signal \blu_out_tl[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \blu_out_tl[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \blu_out_tl[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \blu_out_tl[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal clkdiv_flag : STD_LOGIC;
  signal clkdiv_flag_i_1_n_0 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \hc[0]_i_1_n_0\ : STD_LOGIC;
  signal \hc[1]_i_1_n_0\ : STD_LOGIC;
  signal \hc[2]_i_1_n_0\ : STD_LOGIC;
  signal \hc[3]_i_1_n_0\ : STD_LOGIC;
  signal \hc[4]_i_1_n_0\ : STD_LOGIC;
  signal \hc[9]_i_1_n_0\ : STD_LOGIC;
  signal \hc[9]_i_3_n_0\ : STD_LOGIC;
  signal \hc[9]_i_4_n_0\ : STD_LOGIC;
  signal \^hc_reg[6]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \hc_reg_n_0_[4]\ : STD_LOGIC;
  signal \hc_reg_n_0_[5]\ : STD_LOGIC;
  signal \hc_reg_n_0_[6]\ : STD_LOGIC;
  signal \hc_reg_n_0_[7]\ : STD_LOGIC;
  signal \hc_reg_n_0_[8]\ : STD_LOGIC;
  signal \hc_reg_n_0_[9]\ : STD_LOGIC;
  signal hs_tl_INST_0_i_1_n_0 : STD_LOGIC;
  signal hs_tl_INST_0_i_2_n_0 : STD_LOGIC;
  signal pixel_col : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pixel_row\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_pixel_current_i_4_n_0 : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_10_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_11_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_12_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_13_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_14_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_15_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_16_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_17_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_18_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_19_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sig_vram_addr_rd_current_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \vc[0]_i_1_n_0\ : STD_LOGIC;
  signal \vc[1]_i_1_n_0\ : STD_LOGIC;
  signal \vc[2]_i_1_n_0\ : STD_LOGIC;
  signal \vc[3]_i_1_n_0\ : STD_LOGIC;
  signal \vc[4]_i_1_n_0\ : STD_LOGIC;
  signal \vc[5]_i_1_n_0\ : STD_LOGIC;
  signal \vc[6]_i_1_n_0\ : STD_LOGIC;
  signal \vc[7]_i_1_n_0\ : STD_LOGIC;
  signal \vc[8]_i_1_n_0\ : STD_LOGIC;
  signal \vc[9]_i_1_n_0\ : STD_LOGIC;
  signal \vc[9]_i_2_n_0\ : STD_LOGIC;
  signal \vc[9]_i_3_n_0\ : STD_LOGIC;
  signal \^vc_reg[7]_0\ : STD_LOGIC;
  signal \vc_reg_n_0_[0]\ : STD_LOGIC;
  signal \vc_reg_n_0_[1]\ : STD_LOGIC;
  signal \vc_reg_n_0_[2]\ : STD_LOGIC;
  signal \vc_reg_n_0_[3]\ : STD_LOGIC;
  signal \vc_reg_n_0_[4]\ : STD_LOGIC;
  signal \vc_reg_n_0_[5]\ : STD_LOGIC;
  signal \vc_reg_n_0_[6]\ : STD_LOGIC;
  signal \vc_reg_n_0_[7]\ : STD_LOGIC;
  signal \vc_reg_n_0_[8]\ : STD_LOGIC;
  signal \vc_reg_n_0_[9]\ : STD_LOGIC;
  signal vs_tl_INST_0_i_1_n_0 : STD_LOGIC;
  signal vsenable_i_1_n_0 : STD_LOGIC;
  signal vsenable_reg_n_0 : STD_LOGIC;
  signal \NLW_sig_vram_addr_rd_current_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_vram_addr_rd_current_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_vram_addr_rd_current_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_vram_addr_rd_current_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \blu_out_tl[0]_INST_0_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \blu_out_tl[0]_INST_0_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \blu_out_tl[0]_INST_0_i_4\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \hc[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \hc[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \hc[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \hc[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \hc[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \hc[8]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \hc[9]_i_4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of hs_tl_INST_0_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_vram_addr_rd_current[15]_i_18\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_vram_addr_rd_current[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_vram_addr_rd_current[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \vc[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \vc[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \vc[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \vc[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \vc[7]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \vc[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of vs_tl_INST_0 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of vsenable_i_1 : label is "soft_lutpair100";
begin
  \hc_reg[6]_0\(5 downto 0) <= \^hc_reg[6]_0\(5 downto 0);
  pixel_row(9 downto 0) <= \^pixel_row\(9 downto 0);
  \vc_reg[7]_0\ <= \^vc_reg[7]_0\;
\blu_out_tl[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \blu_out_tl[0]_INST_0_i_1_n_0\,
      I1 => red_en_o,
      I2 => \vc_reg_n_0_[9]\,
      I3 => \blu_out_tl[0]_INST_0_i_2_n_0\,
      O => blu_out_tl(0)
    );
\blu_out_tl[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555757EEEEEAAA"
    )
        port map (
      I0 => \hc_reg_n_0_[8]\,
      I1 => \hc_reg_n_0_[7]\,
      I2 => \hc_reg_n_0_[4]\,
      I3 => hs_tl_INST_0_i_1_n_0,
      I4 => \blu_out_tl[0]_INST_0_i_3_n_0\,
      I5 => \hc_reg_n_0_[9]\,
      O => \blu_out_tl[0]_INST_0_i_1_n_0\
    );
\blu_out_tl[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFC"
    )
        port map (
      I0 => \blu_out_tl[0]_INST_0_i_4_n_0\,
      I1 => \vc_reg_n_0_[5]\,
      I2 => \vc_reg_n_0_[8]\,
      I3 => \vc_reg_n_0_[7]\,
      I4 => \vc_reg_n_0_[6]\,
      O => \blu_out_tl[0]_INST_0_i_2_n_0\
    );
\blu_out_tl[0]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \hc_reg_n_0_[5]\,
      I1 => \hc_reg_n_0_[6]\,
      O => \blu_out_tl[0]_INST_0_i_3_n_0\
    );
\blu_out_tl[0]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \vc_reg_n_0_[0]\,
      I1 => \vc_reg_n_0_[3]\,
      I2 => \vc_reg_n_0_[1]\,
      I3 => \vc_reg_n_0_[2]\,
      I4 => \vc_reg_n_0_[4]\,
      O => \blu_out_tl[0]_INST_0_i_4_n_0\
    );
clkdiv_flag_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clkdiv_flag,
      O => clkdiv_flag_i_1_n_0
    );
clkdiv_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_wiz,
      CE => '1',
      D => clkdiv_flag_i_1_n_0,
      Q => clkdiv_flag,
      R => '0'
    );
\hc[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFE0000"
    )
        port map (
      I0 => pixel_col(3),
      I1 => pixel_col(2),
      I2 => pixel_col(1),
      I3 => \hc[9]_i_3_n_0\,
      I4 => clkdiv_flag,
      I5 => pixel_col(0),
      O => \hc[0]_i_1_n_0\
    );
\hc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pixel_col(1),
      I1 => pixel_col(0),
      O => \hc[1]_i_1_n_0\
    );
\hc[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => pixel_col(1),
      I1 => pixel_col(2),
      I2 => pixel_col(0),
      O => \hc[2]_i_1_n_0\
    );
\hc[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => pixel_col(1),
      I1 => pixel_col(2),
      I2 => pixel_col(3),
      I3 => pixel_col(0),
      O => \hc[3]_i_1_n_0\
    );
\hc[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFE80008000"
    )
        port map (
      I0 => pixel_col(1),
      I1 => pixel_col(2),
      I2 => pixel_col(3),
      I3 => pixel_col(0),
      I4 => \hc[9]_i_3_n_0\,
      I5 => \hc_reg_n_0_[4]\,
      O => \hc[4]_i_1_n_0\
    );
\hc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \hc_reg_n_0_[4]\,
      I1 => pixel_col(2),
      I2 => pixel_col(0),
      I3 => pixel_col(1),
      I4 => pixel_col(3),
      I5 => \hc_reg_n_0_[5]\,
      O => data0(5)
    );
\hc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \hc_reg_n_0_[5]\,
      I1 => \hc[9]_i_4_n_0\,
      I2 => \hc_reg_n_0_[6]\,
      O => data0(6)
    );
\hc[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \hc_reg_n_0_[5]\,
      I1 => \hc_reg_n_0_[6]\,
      I2 => \hc[9]_i_4_n_0\,
      I3 => \hc_reg_n_0_[7]\,
      O => data0(7)
    );
\hc[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \hc[9]_i_4_n_0\,
      I1 => \hc_reg_n_0_[7]\,
      I2 => \hc_reg_n_0_[6]\,
      I3 => \hc_reg_n_0_[5]\,
      I4 => \hc_reg_n_0_[8]\,
      O => data0(8)
    );
\hc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => clkdiv_flag,
      I1 => pixel_col(1),
      I2 => pixel_col(2),
      I3 => pixel_col(3),
      I4 => pixel_col(0),
      I5 => \hc[9]_i_3_n_0\,
      O => \hc[9]_i_1_n_0\
    );
\hc[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \hc[9]_i_4_n_0\,
      I1 => \hc_reg_n_0_[8]\,
      I2 => \hc_reg_n_0_[7]\,
      I3 => \hc_reg_n_0_[6]\,
      I4 => \hc_reg_n_0_[5]\,
      I5 => \hc_reg_n_0_[9]\,
      O => data0(9)
    );
\hc[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => \hc_reg_n_0_[8]\,
      I1 => \hc_reg_n_0_[9]\,
      I2 => \hc_reg_n_0_[4]\,
      I3 => \hc_reg_n_0_[7]\,
      I4 => \hc_reg_n_0_[5]\,
      I5 => \hc_reg_n_0_[6]\,
      O => \hc[9]_i_3_n_0\
    );
\hc[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pixel_col(3),
      I1 => pixel_col(1),
      I2 => pixel_col(0),
      I3 => pixel_col(2),
      I4 => \hc_reg_n_0_[4]\,
      O => \hc[9]_i_4_n_0\
    );
\hc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => '1',
      D => \hc[0]_i_1_n_0\,
      Q => pixel_col(0),
      R => '0'
    );
\hc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => clkdiv_flag,
      D => \hc[1]_i_1_n_0\,
      Q => pixel_col(1),
      R => '0'
    );
\hc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => clkdiv_flag,
      D => \hc[2]_i_1_n_0\,
      Q => pixel_col(2),
      R => '0'
    );
\hc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => clkdiv_flag,
      D => \hc[3]_i_1_n_0\,
      Q => pixel_col(3),
      R => '0'
    );
\hc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => clkdiv_flag,
      D => \hc[4]_i_1_n_0\,
      Q => \hc_reg_n_0_[4]\,
      R => '0'
    );
\hc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => clkdiv_flag,
      D => data0(5),
      Q => \hc_reg_n_0_[5]\,
      R => \hc[9]_i_1_n_0\
    );
\hc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => clkdiv_flag,
      D => data0(6),
      Q => \hc_reg_n_0_[6]\,
      R => \hc[9]_i_1_n_0\
    );
\hc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => clkdiv_flag,
      D => data0(7),
      Q => \hc_reg_n_0_[7]\,
      R => \hc[9]_i_1_n_0\
    );
\hc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => clkdiv_flag,
      D => data0(8),
      Q => \hc_reg_n_0_[8]\,
      R => \hc[9]_i_1_n_0\
    );
\hc_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => clkdiv_flag,
      D => data0(9),
      Q => \hc_reg_n_0_[9]\,
      R => \hc[9]_i_1_n_0\
    );
hs_tl_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010F0F0F0"
    )
        port map (
      I0 => hs_tl_INST_0_i_1_n_0,
      I1 => \hc_reg_n_0_[4]\,
      I2 => hs_tl_INST_0_i_2_n_0,
      I3 => \hc_reg_n_0_[6]\,
      I4 => \hc_reg_n_0_[5]\,
      I5 => \hc_reg_n_0_[7]\,
      O => hs_tl
    );
hs_tl_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pixel_col(1),
      I1 => pixel_col(2),
      I2 => pixel_col(3),
      I3 => pixel_col(0),
      O => hs_tl_INST_0_i_1_n_0
    );
hs_tl_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hc_reg_n_0_[8]\,
      I1 => \hc_reg_n_0_[9]\,
      O => hs_tl_INST_0_i_2_n_0
    );
sig_pixel_current_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100001111000"
    )
        port map (
      I0 => \^pixel_row\(9),
      I1 => \^hc_reg[6]_0\(5),
      I2 => \^hc_reg[6]_0\(2),
      I3 => \^hc_reg[6]_0\(3),
      I4 => \^hc_reg[6]_0\(4),
      I5 => sig_pixel_current_i_4_n_0,
      O => \^vc_reg[7]_0\
    );
sig_pixel_current_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => pixel_col(3),
      I1 => pixel_col(2),
      I2 => pixel_col(0),
      I3 => pixel_col(1),
      I4 => \^hc_reg[6]_0\(1),
      I5 => \^hc_reg[6]_0\(0),
      O => sig_pixel_current_i_4_n_0
    );
\sig_vram_addr_rd_current[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222882800000000"
    )
        port map (
      I0 => \^vc_reg[7]_0\,
      I1 => \^pixel_row\(8),
      I2 => \^pixel_row\(6),
      I3 => \sig_vram_addr_rd_current_reg[0]\,
      I4 => \^pixel_row\(7),
      I5 => \^pixel_row\(0),
      O => D(0)
    );
\sig_vram_addr_rd_current[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00000000000000"
    )
        port map (
      I0 => \^hc_reg[6]_0\(4),
      I1 => \^hc_reg[6]_0\(3),
      I2 => \^hc_reg[6]_0\(2),
      I3 => \sig_vram_addr_rd_current_reg[8]\,
      I4 => \sig_vram_addr_rd_current_reg[8]_0\,
      I5 => pixel_col(2),
      O => D(10)
    );
\sig_vram_addr_rd_current[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00000000000000"
    )
        port map (
      I0 => \^hc_reg[6]_0\(4),
      I1 => \^hc_reg[6]_0\(3),
      I2 => \^hc_reg[6]_0\(2),
      I3 => \sig_vram_addr_rd_current_reg[8]\,
      I4 => \sig_vram_addr_rd_current_reg[8]_0\,
      I5 => pixel_col(3),
      O => D(11)
    );
\sig_vram_addr_rd_current[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \hc_reg_n_0_[5]\,
      I1 => \hc_reg_n_0_[6]\,
      O => \sig_vram_addr_rd_current[15]_i_10_n_0\
    );
\sig_vram_addr_rd_current[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_vram_addr_rd_current[15]_i_8_n_0\,
      I1 => \hc_reg_n_0_[5]\,
      O => \sig_vram_addr_rd_current[15]_i_11_n_0\
    );
\sig_vram_addr_rd_current[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \vc_reg_n_0_[9]\,
      I1 => \blu_out_tl[0]_INST_0_i_1_n_0\,
      I2 => \blu_out_tl[0]_INST_0_i_2_n_0\,
      I3 => \hc_reg_n_0_[4]\,
      O => \sig_vram_addr_rd_current[15]_i_12_n_0\
    );
\sig_vram_addr_rd_current[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vc_reg_n_0_[8]\,
      I1 => \vc_reg_n_0_[9]\,
      O => \sig_vram_addr_rd_current[15]_i_13_n_0\
    );
\sig_vram_addr_rd_current[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vc_reg_n_0_[7]\,
      I1 => \vc_reg_n_0_[8]\,
      O => \sig_vram_addr_rd_current[15]_i_14_n_0\
    );
\sig_vram_addr_rd_current[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555557"
    )
        port map (
      I0 => \sig_vram_addr_rd_current[15]_i_17_n_0\,
      I1 => \blu_out_tl[0]_INST_0_i_3_n_0\,
      I2 => \hc_reg_n_0_[8]\,
      I3 => \hc_reg_n_0_[9]\,
      I4 => \sig_vram_addr_rd_current[15]_i_18_n_0\,
      I5 => \sig_vram_addr_rd_current[15]_i_19_n_0\,
      O => \sig_vram_addr_rd_current[15]_i_15_n_0\
    );
\sig_vram_addr_rd_current[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAAAAAAAAAF"
    )
        port map (
      I0 => \vc_reg_n_0_[9]\,
      I1 => \blu_out_tl[0]_INST_0_i_4_n_0\,
      I2 => \vc_reg_n_0_[5]\,
      I3 => \vc_reg_n_0_[8]\,
      I4 => \vc_reg_n_0_[7]\,
      I5 => \vc_reg_n_0_[6]\,
      O => \sig_vram_addr_rd_current[15]_i_16_n_0\
    );
\sig_vram_addr_rd_current[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \vc_reg_n_0_[6]\,
      I1 => \vc_reg_n_0_[7]\,
      I2 => \vc_reg_n_0_[8]\,
      I3 => \vc_reg_n_0_[5]\,
      O => \sig_vram_addr_rd_current[15]_i_17_n_0\
    );
\sig_vram_addr_rd_current[15]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => pixel_col(0),
      I1 => pixel_col(3),
      I2 => pixel_col(2),
      I3 => pixel_col(1),
      I4 => \hc_reg_n_0_[4]\,
      O => \sig_vram_addr_rd_current[15]_i_18_n_0\
    );
\sig_vram_addr_rd_current[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \vc_reg_n_0_[7]\,
      I1 => \blu_out_tl[0]_INST_0_i_4_n_0\,
      I2 => \vc_reg_n_0_[6]\,
      I3 => \vc_reg_n_0_[8]\,
      I4 => \vc_reg_n_0_[5]\,
      I5 => \vc_reg_n_0_[9]\,
      O => \sig_vram_addr_rd_current[15]_i_19_n_0\
    );
\sig_vram_addr_rd_current[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \hc_reg_n_0_[8]\,
      I1 => \hc_reg_n_0_[9]\,
      I2 => \hc_reg_n_0_[7]\,
      I3 => \sig_vram_addr_rd_current[15]_i_15_n_0\,
      O => \sig_vram_addr_rd_current[15]_i_5_n_0\
    );
\sig_vram_addr_rd_current[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \hc_reg_n_0_[8]\,
      I1 => \hc_reg_n_0_[9]\,
      O => \sig_vram_addr_rd_current[15]_i_6_n_0\
    );
\sig_vram_addr_rd_current[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A5D5"
    )
        port map (
      I0 => \hc_reg_n_0_[8]\,
      I1 => \hc_reg_n_0_[9]\,
      I2 => \hc_reg_n_0_[7]\,
      I3 => \sig_vram_addr_rd_current[15]_i_15_n_0\,
      O => \sig_vram_addr_rd_current[15]_i_7_n_0\
    );
\sig_vram_addr_rd_current[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEEEEEEFFF"
    )
        port map (
      I0 => \hc_reg_n_0_[4]\,
      I1 => \sig_vram_addr_rd_current[15]_i_16_n_0\,
      I2 => \hc_reg_n_0_[7]\,
      I3 => \blu_out_tl[0]_INST_0_i_3_n_0\,
      I4 => \hc_reg_n_0_[8]\,
      I5 => \hc_reg_n_0_[9]\,
      O => \sig_vram_addr_rd_current[15]_i_8_n_0\
    );
\sig_vram_addr_rd_current[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => \vc_reg_n_0_[9]\,
      I1 => \blu_out_tl[0]_INST_0_i_1_n_0\,
      I2 => \blu_out_tl[0]_INST_0_i_2_n_0\,
      I3 => \hc_reg_n_0_[6]\,
      I4 => \hc_reg_n_0_[7]\,
      O => \sig_vram_addr_rd_current[15]_i_9_n_0\
    );
\sig_vram_addr_rd_current[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222882800000000"
    )
        port map (
      I0 => \^vc_reg[7]_0\,
      I1 => \^pixel_row\(8),
      I2 => \^pixel_row\(6),
      I3 => \sig_vram_addr_rd_current_reg[0]\,
      I4 => \^pixel_row\(7),
      I5 => \^pixel_row\(1),
      O => D(1)
    );
\sig_vram_addr_rd_current[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222882800000000"
    )
        port map (
      I0 => \^vc_reg[7]_0\,
      I1 => \^pixel_row\(8),
      I2 => \^pixel_row\(6),
      I3 => \sig_vram_addr_rd_current_reg[0]\,
      I4 => \^pixel_row\(7),
      I5 => \^pixel_row\(2),
      O => D(2)
    );
\sig_vram_addr_rd_current[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222882800000000"
    )
        port map (
      I0 => \^vc_reg[7]_0\,
      I1 => \^pixel_row\(8),
      I2 => \^pixel_row\(6),
      I3 => \sig_vram_addr_rd_current_reg[0]\,
      I4 => \^pixel_row\(7),
      I5 => \^pixel_row\(3),
      O => D(3)
    );
\sig_vram_addr_rd_current[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \vc_reg_n_0_[9]\,
      I1 => \blu_out_tl[0]_INST_0_i_1_n_0\,
      I2 => \blu_out_tl[0]_INST_0_i_2_n_0\,
      I3 => \vc_reg_n_0_[0]\,
      O => \sig_vram_addr_rd_current[3]_i_4_n_0\
    );
\sig_vram_addr_rd_current[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \^pixel_row\(4),
      I1 => \^pixel_row\(7),
      I2 => \^pixel_row\(8),
      I3 => \^vc_reg[7]_0\,
      O => D(4)
    );
\sig_vram_addr_rd_current[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06600000"
    )
        port map (
      I0 => \^pixel_row\(7),
      I1 => \^pixel_row\(8),
      I2 => \^pixel_row\(4),
      I3 => \^pixel_row\(5),
      I4 => \^vc_reg[7]_0\,
      O => D(5)
    );
\sig_vram_addr_rd_current[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0666600000000000"
    )
        port map (
      I0 => \^pixel_row\(7),
      I1 => \^pixel_row\(8),
      I2 => \^pixel_row\(5),
      I3 => \^pixel_row\(4),
      I4 => \^pixel_row\(6),
      I5 => \^vc_reg[7]_0\,
      O => D(6)
    );
\sig_vram_addr_rd_current[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2008080808080808"
    )
        port map (
      I0 => \^vc_reg[7]_0\,
      I1 => \^pixel_row\(8),
      I2 => \^pixel_row\(7),
      I3 => \^pixel_row\(6),
      I4 => \^pixel_row\(4),
      I5 => \^pixel_row\(5),
      O => D(7)
    );
\sig_vram_addr_rd_current[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAFAAAFAAFEAAF"
    )
        port map (
      I0 => \sig_vram_addr_rd_current[15]_i_15_n_0\,
      I1 => \blu_out_tl[0]_INST_0_i_3_n_0\,
      I2 => \hc_reg_n_0_[8]\,
      I3 => \hc_reg_n_0_[9]\,
      I4 => \hc_reg_n_0_[4]\,
      I5 => \hc_reg_n_0_[7]\,
      O => \sig_vram_addr_rd_current[7]_i_3_n_0\
    );
\sig_vram_addr_rd_current[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \vc_reg_n_0_[9]\,
      I1 => \blu_out_tl[0]_INST_0_i_1_n_0\,
      I2 => \blu_out_tl[0]_INST_0_i_2_n_0\,
      O => \sig_vram_addr_rd_current[7]_i_4_n_0\
    );
\sig_vram_addr_rd_current[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vc_reg_n_0_[6]\,
      I1 => \vc_reg_n_0_[7]\,
      O => \sig_vram_addr_rd_current[7]_i_5_n_0\
    );
\sig_vram_addr_rd_current[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_vram_addr_rd_current[7]_i_3_n_0\,
      I1 => \vc_reg_n_0_[6]\,
      O => \sig_vram_addr_rd_current[7]_i_6_n_0\
    );
\sig_vram_addr_rd_current[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \vc_reg_n_0_[9]\,
      I1 => \blu_out_tl[0]_INST_0_i_1_n_0\,
      I2 => \blu_out_tl[0]_INST_0_i_2_n_0\,
      I3 => \vc_reg_n_0_[5]\,
      O => \sig_vram_addr_rd_current[7]_i_7_n_0\
    );
\sig_vram_addr_rd_current[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00000000000000"
    )
        port map (
      I0 => \^hc_reg[6]_0\(4),
      I1 => \^hc_reg[6]_0\(3),
      I2 => \^hc_reg[6]_0\(2),
      I3 => \sig_vram_addr_rd_current_reg[8]\,
      I4 => \sig_vram_addr_rd_current_reg[8]_0\,
      I5 => pixel_col(0),
      O => D(8)
    );
\sig_vram_addr_rd_current[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00000000000000"
    )
        port map (
      I0 => \^hc_reg[6]_0\(4),
      I1 => \^hc_reg[6]_0\(3),
      I2 => \^hc_reg[6]_0\(2),
      I3 => \sig_vram_addr_rd_current_reg[8]\,
      I4 => \sig_vram_addr_rd_current_reg[8]_0\,
      I5 => pixel_col(1),
      O => D(9)
    );
\sig_vram_addr_rd_current_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_vram_addr_rd_current_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_sig_vram_addr_rd_current_reg[15]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sig_vram_addr_rd_current_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_vram_addr_rd_current[15]_i_5_n_0\,
      O(3 downto 2) => \NLW_sig_vram_addr_rd_current_reg[15]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^hc_reg[6]_0\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \sig_vram_addr_rd_current[15]_i_6_n_0\,
      S(0) => \sig_vram_addr_rd_current[15]_i_7_n_0\
    );
\sig_vram_addr_rd_current_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_vram_addr_rd_current_reg[15]_i_3_n_0\,
      CO(2) => \sig_vram_addr_rd_current_reg[15]_i_3_n_1\,
      CO(1) => \sig_vram_addr_rd_current_reg[15]_i_3_n_2\,
      CO(0) => \sig_vram_addr_rd_current_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \hc_reg_n_0_[6]\,
      DI(2) => \hc_reg_n_0_[5]\,
      DI(1) => \sig_vram_addr_rd_current[15]_i_8_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^hc_reg[6]_0\(3 downto 0),
      S(3) => \sig_vram_addr_rd_current[15]_i_9_n_0\,
      S(2) => \sig_vram_addr_rd_current[15]_i_10_n_0\,
      S(1) => \sig_vram_addr_rd_current[15]_i_11_n_0\,
      S(0) => \sig_vram_addr_rd_current[15]_i_12_n_0\
    );
\sig_vram_addr_rd_current_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_vram_addr_rd_current_reg[7]_i_2_n_0\,
      CO(3 downto 1) => \NLW_sig_vram_addr_rd_current_reg[15]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sig_vram_addr_rd_current_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vc_reg_n_0_[7]\,
      O(3 downto 2) => \NLW_sig_vram_addr_rd_current_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^pixel_row\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \sig_vram_addr_rd_current[15]_i_13_n_0\,
      S(0) => \sig_vram_addr_rd_current[15]_i_14_n_0\
    );
\sig_vram_addr_rd_current_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_vram_addr_rd_current_reg[3]_i_3_n_0\,
      CO(2) => \sig_vram_addr_rd_current_reg[3]_i_3_n_1\,
      CO(1) => \sig_vram_addr_rd_current_reg[3]_i_3_n_2\,
      CO(0) => \sig_vram_addr_rd_current_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vc_reg_n_0_[0]\,
      O(3 downto 0) => \^pixel_row\(3 downto 0),
      S(3) => \vc_reg_n_0_[3]\,
      S(2) => \vc_reg_n_0_[2]\,
      S(1) => \vc_reg_n_0_[1]\,
      S(0) => \sig_vram_addr_rd_current[3]_i_4_n_0\
    );
\sig_vram_addr_rd_current_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_vram_addr_rd_current_reg[3]_i_3_n_0\,
      CO(3) => \sig_vram_addr_rd_current_reg[7]_i_2_n_0\,
      CO(2) => \sig_vram_addr_rd_current_reg[7]_i_2_n_1\,
      CO(1) => \sig_vram_addr_rd_current_reg[7]_i_2_n_2\,
      CO(0) => \sig_vram_addr_rd_current_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \vc_reg_n_0_[6]\,
      DI(2) => \sig_vram_addr_rd_current[7]_i_3_n_0\,
      DI(1) => \sig_vram_addr_rd_current[7]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^pixel_row\(7 downto 4),
      S(3) => \sig_vram_addr_rd_current[7]_i_5_n_0\,
      S(2) => \sig_vram_addr_rd_current[7]_i_6_n_0\,
      S(1) => \sig_vram_addr_rd_current[7]_i_7_n_0\,
      S(0) => \vc_reg_n_0_[4]\
    );
\vc[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vsenable_reg_n_0,
      I1 => clkdiv_flag,
      I2 => \vc_reg_n_0_[0]\,
      O => \vc[0]_i_1_n_0\
    );
\vc[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23CC33CC"
    )
        port map (
      I0 => vs_tl_INST_0_i_1_n_0,
      I1 => \vc_reg_n_0_[1]\,
      I2 => \vc_reg_n_0_[3]\,
      I3 => \vc_reg_n_0_[0]\,
      I4 => \vc_reg_n_0_[9]\,
      O => \vc[1]_i_1_n_0\
    );
\vc[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23FF33FFCC00CC00"
    )
        port map (
      I0 => vs_tl_INST_0_i_1_n_0,
      I1 => \vc_reg_n_0_[1]\,
      I2 => \vc_reg_n_0_[3]\,
      I3 => \vc_reg_n_0_[0]\,
      I4 => \vc_reg_n_0_[9]\,
      I5 => \vc_reg_n_0_[2]\,
      O => \vc[2]_i_1_n_0\
    );
\vc[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CF03CF0E0F0F0F0"
    )
        port map (
      I0 => vs_tl_INST_0_i_1_n_0,
      I1 => \vc_reg_n_0_[1]\,
      I2 => \vc_reg_n_0_[3]\,
      I3 => \vc_reg_n_0_[0]\,
      I4 => \vc_reg_n_0_[9]\,
      I5 => \vc_reg_n_0_[2]\,
      O => \vc[3]_i_1_n_0\
    );
\vc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \vc_reg_n_0_[0]\,
      I1 => \vc_reg_n_0_[3]\,
      I2 => \vc_reg_n_0_[1]\,
      I3 => \vc_reg_n_0_[2]\,
      I4 => \vc_reg_n_0_[4]\,
      O => \vc[4]_i_1_n_0\
    );
\vc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \vc_reg_n_0_[4]\,
      I1 => \vc_reg_n_0_[2]\,
      I2 => \vc_reg_n_0_[1]\,
      I3 => \vc_reg_n_0_[3]\,
      I4 => \vc_reg_n_0_[0]\,
      I5 => \vc_reg_n_0_[5]\,
      O => \vc[5]_i_1_n_0\
    );
\vc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \blu_out_tl[0]_INST_0_i_4_n_0\,
      I1 => \vc_reg_n_0_[5]\,
      I2 => \vc_reg_n_0_[6]\,
      O => \vc[6]_i_1_n_0\
    );
\vc[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \blu_out_tl[0]_INST_0_i_4_n_0\,
      I1 => \vc_reg_n_0_[6]\,
      I2 => \vc_reg_n_0_[5]\,
      I3 => \vc_reg_n_0_[7]\,
      O => \vc[7]_i_1_n_0\
    );
\vc[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \vc_reg_n_0_[6]\,
      I1 => \blu_out_tl[0]_INST_0_i_4_n_0\,
      I2 => \vc_reg_n_0_[7]\,
      I3 => \vc_reg_n_0_[5]\,
      I4 => \vc_reg_n_0_[8]\,
      O => \vc[8]_i_1_n_0\
    );
\vc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \vc[9]_i_2_n_0\,
      I1 => vs_tl_INST_0_i_1_n_0,
      I2 => \vc_reg_n_0_[1]\,
      I3 => \vc_reg_n_0_[3]\,
      I4 => \vc_reg_n_0_[0]\,
      I5 => \vc_reg_n_0_[9]\,
      O => \vc[9]_i_1_n_0\
    );
\vc[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clkdiv_flag,
      I1 => vsenable_reg_n_0,
      O => \vc[9]_i_2_n_0\
    );
\vc[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => \vc_reg_n_0_[7]\,
      I1 => \blu_out_tl[0]_INST_0_i_4_n_0\,
      I2 => \vc_reg_n_0_[6]\,
      I3 => \vc_reg_n_0_[8]\,
      I4 => \vc_reg_n_0_[5]\,
      I5 => \vc_reg_n_0_[9]\,
      O => \vc[9]_i_3_n_0\
    );
\vc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => '1',
      D => \vc[0]_i_1_n_0\,
      Q => \vc_reg_n_0_[0]\,
      R => '0'
    );
\vc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \vc[9]_i_2_n_0\,
      D => \vc[1]_i_1_n_0\,
      Q => \vc_reg_n_0_[1]\,
      R => '0'
    );
\vc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \vc[9]_i_2_n_0\,
      D => \vc[2]_i_1_n_0\,
      Q => \vc_reg_n_0_[2]\,
      R => '0'
    );
\vc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \vc[9]_i_2_n_0\,
      D => \vc[3]_i_1_n_0\,
      Q => \vc_reg_n_0_[3]\,
      R => '0'
    );
\vc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \vc[9]_i_2_n_0\,
      D => \vc[4]_i_1_n_0\,
      Q => \vc_reg_n_0_[4]\,
      R => \vc[9]_i_1_n_0\
    );
\vc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \vc[9]_i_2_n_0\,
      D => \vc[5]_i_1_n_0\,
      Q => \vc_reg_n_0_[5]\,
      R => \vc[9]_i_1_n_0\
    );
\vc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \vc[9]_i_2_n_0\,
      D => \vc[6]_i_1_n_0\,
      Q => \vc_reg_n_0_[6]\,
      R => \vc[9]_i_1_n_0\
    );
\vc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \vc[9]_i_2_n_0\,
      D => \vc[7]_i_1_n_0\,
      Q => \vc_reg_n_0_[7]\,
      R => \vc[9]_i_1_n_0\
    );
\vc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \vc[9]_i_2_n_0\,
      D => \vc[8]_i_1_n_0\,
      Q => \vc_reg_n_0_[8]\,
      R => \vc[9]_i_1_n_0\
    );
\vc_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \vc[9]_i_2_n_0\,
      D => \vc[9]_i_3_n_0\,
      Q => \vc_reg_n_0_[9]\,
      R => \vc[9]_i_1_n_0\
    );
vs_tl_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => \vc_reg_n_0_[9]\,
      I1 => \vc_reg_n_0_[3]\,
      I2 => vs_tl_INST_0_i_1_n_0,
      I3 => \vc_reg_n_0_[1]\,
      I4 => \vc_reg_n_0_[0]\,
      O => vs_tl
    );
vs_tl_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \vc_reg_n_0_[4]\,
      I1 => \vc_reg_n_0_[2]\,
      I2 => \vc_reg_n_0_[5]\,
      I3 => \vc_reg_n_0_[8]\,
      I4 => \vc_reg_n_0_[7]\,
      I5 => \vc_reg_n_0_[6]\,
      O => vs_tl_INST_0_i_1_n_0
    );
vsenable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \hc[9]_i_1_n_0\,
      I1 => clkdiv_flag,
      I2 => vsenable_reg_n_0,
      O => vsenable_i_1_n_0
    );
vsenable_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => vsenable_i_1_n_0,
      Q => vsenable_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_video_driver is
  port (
    red_en_o : out STD_LOGIC;
    \vc_reg[7]\ : out STD_LOGIC;
    \vc_reg[6]\ : out STD_LOGIC;
    \vc_reg[6]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_pixel_next : in STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \sig_vram_addr_rd_current_reg[14]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pixel_row : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_video_driver : entity is "video_driver";
end design_1_top_level_0_0_video_driver;

architecture STRUCTURE of design_1_top_level_0_0_video_driver is
  signal sig_pixel_current_i_5_n_0 : STD_LOGIC;
  signal sig_vram_addr_rd_next : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal \^vc_reg[6]\ : STD_LOGIC;
  signal \^vc_reg[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_vram_addr_rd_current[13]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_vram_addr_rd_current[14]_i_1\ : label is "soft_lutpair102";
begin
  \vc_reg[6]\ <= \^vc_reg[6]\;
  \vc_reg[7]\ <= \^vc_reg[7]\;
sig_pixel_current_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDFECFFCCFFCCFFC"
    )
        port map (
      I0 => pixel_row(6),
      I1 => sig_pixel_current_i_5_n_0,
      I2 => pixel_row(7),
      I3 => pixel_row(8),
      I4 => pixel_row(5),
      I5 => pixel_row(4),
      O => \^vc_reg[6]\
    );
sig_pixel_current_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => pixel_row(2),
      I1 => pixel_row(3),
      I2 => pixel_row(0),
      I3 => pixel_row(1),
      I4 => pixel_row(7),
      I5 => pixel_row(8),
      O => sig_pixel_current_i_5_n_0
    );
sig_pixel_current_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => sig_pixel_next,
      Q => red_en_o
    );
\sig_vram_addr_rd_current[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00000000000000"
    )
        port map (
      I0 => \sig_vram_addr_rd_current_reg[14]_0\(4),
      I1 => \sig_vram_addr_rd_current_reg[14]_0\(3),
      I2 => \sig_vram_addr_rd_current_reg[14]_0\(2),
      I3 => \^vc_reg[7]\,
      I4 => \^vc_reg[6]\,
      I5 => \sig_vram_addr_rd_current_reg[14]_0\(0),
      O => sig_vram_addr_rd_next(12)
    );
\sig_vram_addr_rd_current[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00000000000000"
    )
        port map (
      I0 => \sig_vram_addr_rd_current_reg[14]_0\(4),
      I1 => \sig_vram_addr_rd_current_reg[14]_0\(3),
      I2 => \sig_vram_addr_rd_current_reg[14]_0\(2),
      I3 => \^vc_reg[7]\,
      I4 => \^vc_reg[6]\,
      I5 => \sig_vram_addr_rd_current_reg[14]_0\(1),
      O => sig_vram_addr_rd_next(13)
    );
\sig_vram_addr_rd_current[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_vram_addr_rd_current_reg[14]_0\(5),
      I1 => pixel_row(9),
      O => \^vc_reg[7]\
    );
\sig_vram_addr_rd_current[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \sig_vram_addr_rd_current_reg[14]_0\(2),
      I1 => \sig_vram_addr_rd_current_reg[14]_0\(4),
      I2 => \^vc_reg[6]\,
      I3 => \sig_vram_addr_rd_current_reg[14]_0\(5),
      I4 => pixel_row(9),
      O => sig_vram_addr_rd_next(14)
    );
\sig_vram_addr_rd_current[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002800"
    )
        port map (
      I0 => \sig_vram_addr_rd_current_reg[14]_0\(4),
      I1 => \sig_vram_addr_rd_current_reg[14]_0\(2),
      I2 => \sig_vram_addr_rd_current_reg[14]_0\(3),
      I3 => \^vc_reg[6]\,
      I4 => \sig_vram_addr_rd_current_reg[14]_0\(5),
      I5 => pixel_row(9),
      O => sig_vram_addr_rd_next(15)
    );
\sig_vram_addr_rd_current[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixel_row(4),
      I1 => pixel_row(5),
      O => \vc_reg[6]_0\
    );
\sig_vram_addr_rd_current_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q(0)
    );
\sig_vram_addr_rd_current_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => D(10),
      Q => Q(10)
    );
\sig_vram_addr_rd_current_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => D(11),
      Q => Q(11)
    );
\sig_vram_addr_rd_current_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => sig_vram_addr_rd_next(12),
      Q => Q(12)
    );
\sig_vram_addr_rd_current_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => sig_vram_addr_rd_next(13),
      Q => Q(13)
    );
\sig_vram_addr_rd_current_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => sig_vram_addr_rd_next(14),
      Q => Q(14)
    );
\sig_vram_addr_rd_current_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => sig_vram_addr_rd_next(15),
      Q => Q(15)
    );
\sig_vram_addr_rd_current_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q(1)
    );
\sig_vram_addr_rd_current_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => Q(2)
    );
\sig_vram_addr_rd_current_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => Q(3)
    );
\sig_vram_addr_rd_current_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => D(4),
      Q => Q(4)
    );
\sig_vram_addr_rd_current_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => D(5),
      Q => Q(5)
    );
\sig_vram_addr_rd_current_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => D(6),
      Q => Q(6)
    );
\sig_vram_addr_rd_current_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => D(7),
      Q => Q(7)
    );
\sig_vram_addr_rd_current_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => D(8),
      Q => Q(8)
    );
\sig_vram_addr_rd_current_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_wiz,
      CE => '1',
      CLR => AR(0),
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_bindec : entity is "bindec";
end design_1_top_level_0_0_bindec;

architecture STRUCTURE of design_1_top_level_0_0_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => addra(3),
      I1 => addra(2),
      I2 => addra(0),
      I3 => addra(1),
      O => ena_array(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => addra(3),
      I1 => addra(2),
      I2 => addra(0),
      I3 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(0),
      I1 => addra(1),
      I2 => addra(3),
      I3 => addra(2),
      O => ena_array(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(3),
      I3 => addra(1),
      O => ena_array(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(3),
      I3 => addra(1),
      O => ena_array(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(3),
      I3 => addra(1),
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(1),
      I1 => addra(2),
      I2 => addra(3),
      I3 => addra(0),
      O => ena_array(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => addra(1),
      I1 => addra(2),
      I2 => addra(3),
      I3 => addra(0),
      O => ena_array(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      I3 => addra(3),
      O => ena_array(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    douta_array : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end design_1_top_level_0_0_blk_mem_gen_mux;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      I2 => douta_array(64),
      I3 => \douta[0]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(2),
      I5 => sel_pipe_d1(3),
      O => douta(0)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(8),
      I1 => douta_array(24),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(0),
      I5 => douta_array(16),
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(40),
      I1 => douta_array(56),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(32),
      I5 => douta_array(48),
      O => \douta[0]_INST_0_i_2_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      I2 => douta_array(65),
      I3 => \douta[1]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(2),
      I5 => sel_pipe_d1(3),
      O => douta(1)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(9),
      I1 => douta_array(25),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(1),
      I5 => douta_array(17),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(41),
      I1 => douta_array(57),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(33),
      I5 => douta_array(49),
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      I2 => douta_array(66),
      I3 => \douta[2]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(2),
      I5 => sel_pipe_d1(3),
      O => douta(2)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(10),
      I1 => douta_array(26),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(2),
      I5 => douta_array(18),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(42),
      I1 => douta_array(58),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(34),
      I5 => douta_array(50),
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      I2 => douta_array(67),
      I3 => \douta[3]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(2),
      I5 => sel_pipe_d1(3),
      O => douta(3)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(11),
      I1 => douta_array(27),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(3),
      I5 => douta_array(19),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(43),
      I1 => douta_array(59),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(35),
      I5 => douta_array(51),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      I2 => douta_array(68),
      I3 => \douta[4]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(2),
      I5 => sel_pipe_d1(3),
      O => douta(4)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(12),
      I1 => douta_array(28),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(4),
      I5 => douta_array(20),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(44),
      I1 => douta_array(60),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(36),
      I5 => douta_array(52),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      I2 => douta_array(69),
      I3 => \douta[5]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(2),
      I5 => sel_pipe_d1(3),
      O => douta(5)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(13),
      I1 => douta_array(29),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(5),
      I5 => douta_array(21),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(45),
      I1 => douta_array(61),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(37),
      I5 => douta_array(53),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      I2 => douta_array(70),
      I3 => \douta[6]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(2),
      I5 => sel_pipe_d1(3),
      O => douta(6)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(14),
      I1 => douta_array(30),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(6),
      I5 => douta_array(22),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(46),
      I1 => douta_array(62),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(38),
      I5 => douta_array(54),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C0FF00AAAA"
    )
        port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      I2 => douta_array(71),
      I3 => \douta[7]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(2),
      I5 => sel_pipe_d1(3),
      O => douta(7)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(15),
      I1 => douta_array(31),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(7),
      I5 => douta_array(23),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel_pipe_d1(1),
      I1 => sel_pipe_d1(0),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => douta_array(47),
      I1 => douta_array(63),
      I2 => sel_pipe_d1(0),
      I3 => sel_pipe_d1(1),
      I4 => douta_array(39),
      I5 => douta_array(55),
      O => \douta[7]_INST_0_i_3_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BAD05FB9D361BDD160BAD25FBBD060BDCF62C0CE62BFD063C2CF66C6CF68C9D0",
      INIT_01 => X"CB4AA8CA4CA9CA4EABCA4EABCB4EACC951AFC953B0CA55B2CB58B4CC5BB6CE5E",
      INIT_02 => X"3291D93393D73695D53997D23B99D23F9CD0419DD0439FCF46A1CF47A3CD48A5",
      INIT_03 => X"91DC3794DA3A96D83D98D6429BD5439DD33F9BD23D9AD43B98D43795D63493D8",
      INIT_04 => X"F72286F42286F22386F02487EE2689E8278AE52A8BE12C8DE12E8DE1318FE035",
      INIT_05 => X"1A83071C83051C84051D84051D84051D84041D84011E84FF1F84FC2285FA2386",
      INIT_06 => X"831112830F13830E12820E13830E15830B16830A15820A168309178309188309",
      INIT_07 => X"1B0C841B0C841B0D841B0F841B12841913841813841611831410831511831312",
      INIT_08 => X"F88214FB8216FB8215FC8214FE821400821502821704831805831906831B0984",
      INIT_09 => X"891FE1881DE4871DE6861CE7861BEA8519ED8418F08416F38314F58213F68213",
      INIT_0A => X"25C89425CB9326CE9227CF9127D29028D68F28D88E28DB8D26DC8B24DD8A22DF",
      INIT_0B => X"B1A01CB39F1CB59E1DB69E1FB89D20BA9B21BC9A21BE9922C09822C39623C695",
      INIT_0C => X"AC17A4AC15A6AA17A7A918A8A819A9A81BAAA71AAAA619ACA51AADA41AAFA21C",
      INIT_0D => X"1699B9169BB7159BB7169CB5149DB4149DB3149EB2149FB115A0B014A2AD15A4",
      INIT_0E => X"9BB91C9ABA1C99BC1D99BD1F99BD1E98BD1C98BD1B97BE1A98BD1998BC1899BA",
      INIT_0F => X"AE25A6AE23A4AF21A3B122A2B223A1B321A1B3209FB41E9DB61C9CB81C9CB81B",
      INIT_10 => X"34B1AA30B1A82EAFAA2DADAB2CAEA929ABAB28ABAB29AAAC29AAAB27A8AD26A7",
      INIT_11 => X"C3AC49C0AC46BDAB43BAAB40B8AB3DB8A93AB8A838B9A637B7A938B4AB38B2AB",
      INIT_12 => X"B35CD3B25AD1B259CFB156CFAE54CEAE53CDAD52CDAC50CBAA4DC8AB4CC5AB4A",
      INIT_13 => X"64F5B466F3B768EFB868EAB666E7B463E4B361E2B260DEB360DBB35ED8B35DD6",
      INIT_14 => X"009D51009F53FFA054FEA155FEA458FCA75BFBA85CFBAA5EFAAC60FAAF62F7B2",
      INIT_15 => X"923E1194420F94420D95450D97470D994A0C9B4C0A9C4F089D50049D51029E52",
      INIT_16 => X"2A198B2C178B2E178D32168E34178F36178F3617913A17903915913B14923D13",
      INIT_17 => X"17871F1887221888231B89261A8A28188927158826148929188927198B2B1A8B",
      INIT_18 => X"840D18830E15831013831213831414841515841713851A11851D13851D15861F",
      INIT_19 => X"0528870428870427860424860322850322850523850822860B20850E1D850E1A",
      INIT_1A => X"2887F72887FA2887FD2987FE2A88FF2E89002E89022E89062D89062A88042A88",
      INIT_1B => X"91FD3F91FA3F91F73E91F73C90F3388FF2368DF2338CF12F8BF12C89F22988F4",
      INIT_1C => X"0D3F920B3F92084092064192034092013F91003F91003E90013E90003E90FF3F",
      INIT_1D => X"4496114294103E92113B9012378F13368E12378E10398F0F3A900E3B900E3E91",
      INIT_1E => X"9D184F9F1850A017509F174C9D184B9C194B9C194A9B18499A18479916469714",
      INIT_1F => X"2054A62054A61F54A41D53A31B53A41D53A31C52A31A51A11A51A1184F9F194D",
      INIT_20 => X"59AE2858AC2659AD255AAF275AAF275BB0265AAD2359AB2057A91F56A71E55A6",
      INIT_21 => X"B4225FB3245EB2235EB3255DB1255BB1275BB12A5CB32A5CB32B5BB22B5AB02A",
      INIT_22 => X"2B63BE2B63BC2A62BA2962B82662B62261B42060B21E5EAF1D5DAE1D5FB11F60",
      INIT_23 => X"68C22867C12867C12767BF2666BF2566BE2666BF2667C02767C12767C12865C0",
      INIT_24 => X"C22169C12269C12369C22368C12469C12468C12569C22568C12568C12668C227",
      INIT_25 => X"1D6DC51E6DC51E6CC51E6CC41E6CC41F6CC4206BC4206BC3216AC2216AC2216A",
      INIT_26 => X"6CC21A6DC31B6DC41B6EC51A6FC71B6EC71B6EC61C6EC61C6DC61D6DC61D6DC5",
      INIT_27 => X"C6146FC5156FC6156FC5166EC4166EC4166DC3166DC3176DC2176DC3186CC219",
      INIT_28 => X"0D6FC40D70C50C71C60C71C70D71C70F71C71071C71070C71270C71270C6136F",
      INIT_29 => X"68B80E69BA106ABB116ABB106BBC106CBE0F6CBF0D6DC00D6EC10D6EC20E6FC3",
      INIT_2A => X"B60966B50A65B30B64B20B64B20D63B20E63B20F64B30F65B40F66B50E67B70D",
      INIT_2B => X"FB6DBEFC6CBDFD6BBBFD6BBBFE6BBB006ABA0169B90369B80569B80768B80967",
      INIT_2C => X"73CA0273C90172C80072C80072C7FF71C6FF71C6FE71C5FE70C4FD70C3FC6EBF",
      INIT_2D => X"CD0574CC0674CD0475CD0374CD0374CB0274CB0174CC0074CC0074CB0173CB02",
      INIT_2E => X"0377D40477D40577D40677D20676D20676D10675CF0775CE0675CE0575CD0574",
      INIT_2F => X"77D30077D20176D10176D00175CF0276D00276D00376D20377D20477D30477D4",
      INIT_30 => X"D7FE78D6FF78D5FF77D4FE77D4FF77D30077D30077D30077D20076D10077D200",
      INIT_31 => X"FC79D8FD7ADBFD7ADDFD7ADDFE7ADDFF7ADD007ADB007ADBFE79D9FE79D8FE78",
      INIT_32 => X"77D4FB77D2FC75CFFB76D1FC76D1FD77D2FD77D3FD77D3FE77D4FC78D5FC79D8",
      INIT_33 => X"D3F376D3F276D4F277D4F376D3F476D2F576D1F776D1F876D2FA77D3F977D4FA",
      INIT_34 => X"E977D9EA77D7EB77D7ED76D5ED76D5EC76D4ED76D3EF76D2F075D1F176D2F176",
      INIT_35 => X"77E0E177E0E177DFE378DFE577DEE478DEE578DDE677DCE777DCE777DBE877DA",
      INIT_36 => X"EFDB78EEDB78ECDB78EBDB78E9DC78E8DC78E7DD77E5DD77E4DE77E2DE77E0DF",
      INIT_37 => X"D075F1D075F2D076F4D276F5D277F5D477F4D478F3D778F2D878F1D978F0DA78",
      INIT_38 => X"73F0CC73F1CB73F3CB74F4CC74F5CD74F4CE75F3CF74F2CF74F0CF75F0D075EF",
      INIT_39 => X"ECC16EECC36EEDC36EEFC36FF1C470F2C571F2C772F1C972EFCA72EECA73EECC",
      INIT_3A => X"B967EDB868ECBA69EBBB69E9BC6AE7BF6BE7C06CE7C26CE8C26CE8C16DEAC26D",
      INIT_3B => X"6DE4C56DE3C56CE3C36BE5C16AE5C06AE6BE69E6BE69E7BD69E9BB68EABA68EB",
      INIT_3C => X"DCCD6FDECC6FDFCC6FDFCB6EE0C96DE1C76EE1C86FE2C96FE1CA70E2CB6FE3C8",
      INIT_3D => X"D06CCFD16BCFD06ACECE6BD1CF6CD1D06CD3CF6DD5CF6ED7CF6ED8CE6EDACD6F",
      INIT_3E => X"00008069CAD06ACBD16ACCD069CAD068CACF68CBCE69CCCF6ACDCF6ACDCF6BCE",
      INIT_3F => X"21C96D21C86D22C96D24CA6D24CA6D26CB6D28CC6C2BCC6B2DCC6A2ECC6A30CC",
      INIT_40 => X"C87017C86F19C86E1CC66E1BC56D1CC56D1DC66D1FC66D1EC66E1FC76E20C86E",
      INIT_41 => X"6F11C46F11C57010C6710FC77110C87011C67012C66F14C66F15C67014C77015",
      INIT_42 => X"1CB8641DB7631FB7661FBB691EBE6B1BC06C1AC16C18C16D16C26E15C36F13C4",
      INIT_43 => X"C26E0FC36E11C36E12C26C15BF6C13BF6A14BD6A15BC6816BA6818BA661AB965",
      INIT_44 => X"7201C87100C67101C57103C57005C47006C46F08C36F0AC26F0BC26F0DC26E0F",
      INIT_45 => X"0FD7770DD6770AD57808D57709D47707D47806D57703D47700D37300CA7302C9",
      INIT_46 => X"E5791CE4791AE27919E37A18E37916E17914DF7914DD7813DC7811DA780FD977",
      INIT_47 => X"7A23F57A21F47A21F37A20F17A1FEF7A20EE7A1FEC7A1DEB7A1DE8781FE6791D",
      INIT_48 => X"23057A23017B20007C1EFE7C1EFC7C1DFA7C1AFA7C1BF77C1BF57B1EF47A20F5",
      INIT_49 => X"0D75300F762D0C772C0C78280B79260B7926097829087926087926077926057A",
      INIT_4A => X"772716772714772A12762B1178281178261079240D7A230C79250B78280C762D",
      INIT_4B => X"212C73222A74222874242576222376202176232175242176241C76261C772718",
      INIT_4C => X"26781324781526771825771925771B24762025742028751D29741E2B73202D73",
      INIT_4D => X"6C07436D06416E053F70053D710839730A36750B31760D2D770D2B780F297811",
      INIT_4E => X"11386F123B6E153C6D143E6B13426A12456911476A0F456B0E436E0B406C0A43",
      INIT_4F => X"376F1E376E1B396E183A70163972153572163374163074143073143372133671",
      INIT_50 => X"681945681945681A456A19416B19406B1C406C1B3D6D1A3C6E1D3A6E1E386E1F",
      INIT_51 => X"0E4A670F49671048671249671349671448681547681646681746671846671946",
      INIT_52 => X"49680B48690A476B0B446A0C456A0D46690C47680C48670C49670D49670E4967",
      INIT_53 => X"65074D65074E65084D65074D66084C66094B660A4B660B4B670B4B670B4A670B",
      INIT_54 => X"FF5360005361005361005362025263025163035063045063064F64054E65064D",
      INIT_55 => X"565EFA565FFA555FF9555FFA545FFB545FFC545FFE545FFE5460FE5361FE5360",
      INIT_56 => X"57FE5D58FE5C59FE5B5AFF5A5A005A5BFF5A5BFF595CFE585DFD575DFD565EFC",
      INIT_57 => X"F25D56F15C57F25C57F35C58F45B58F55C58F75C57F85C57F95D57FB5D57FC5D",
      INIT_58 => X"654DF2654DF1644EF1634FF1634FF06251F06152F16153F26054F25E55F25D56",
      INIT_59 => X"4DFE654CFD664CFC674CFA664CF9664BF8664BF7674BF5664CF5664DF4654CF2",
      INIT_5A => X"055E55055F54045F5403605302605301615100625000634F00644EFF654DFF65",
      INIT_5B => X"5B58105A590E5A590D5B580C5B570A5C57095D57085D57075C57065C57055D56",
      INIT_5C => X"511A5E52195E53195E53175E53175E54165E54155E55145D56125D56115C5710",
      INIT_5D => X"1E5D521C5D521C5E511C5E501D5F501C5F4F1C604E1C614F1B614F1B60501B5F",
      INIT_5E => X"5958155A57165B55175C55185C55195C551A5B541B5C531C5C531E5C521F5D52",
      INIT_5F => X"5818595917585A17575A16575915585A15575B15575B13575A13585913595914",
      INIT_60 => X"215C52205C53205C54205A551F5A551E59561D59571B59571C59571A59571959",
      INIT_61 => X"5E4F255D4E275D4F275C4F265C4F255D4F245D4F235D50235D50235D50225D51",
      INIT_62 => X"4E275D4D285D4D285E4D275D4C285E4C285F4C275F4C265F4C265F4D255E4E24",
      INIT_63 => X"275A52265A52255A51265B50275B50265B50265C4F275C4F285C4E295C4E295C",
      INIT_64 => X"57532B57532B57532A5753295753285853275852275952275952285952265951",
      INIT_65 => X"522C56522D56522E56522F55532F55533054532E54532E55532D55532C56522B",
      INIT_66 => X"2F5B4D2E5A4E2E5A4E2D5A4F2C594F2D594F2D59502D58512C58512B59522B58",
      INIT_67 => X"564B37574C36574C34584B34584B34594B325A4C315A4B305B4C2F5B4C305A4C",
      INIT_68 => X"443D59453D57473D56483E55493D554B3D544C3C534C3C534C3A544B39554B38",
      INIT_69 => X"336141346041356042365F42375E42385D42395D423A5C413C5C423D5B423D5A",
      INIT_6A => X"66442565452764452864442963432B63432C63432E62422E6242306242326142",
      INIT_6B => X"441B68441C68431D69421E694220694121684122684024684125674225674325",
      INIT_6C => X"12654A1466491467481368471268461369461469451569451769451869441968",
      INIT_6D => X"664C0A664C0B654C0C654C0D654C0E654C10654D11644C12654C13644C13644B",
      INIT_6E => X"49FC6949FE684AFF684A00684B00674B02674C04674C05664C06664C08664C09",
      INIT_6F => X"EF6A45F06A46F26A47F46948F46949F5684AF6674AF76749F86849F9684AFB68",
      INIT_70 => X"6F38E46F39E66F3BE76E3CE96E3CEA6E3DEC6E3FEE6D40EE6D42EE6C43EF6B44",
      INIT_71 => X"2DDE732DDE722EDD722FDE7130DF7131E07133E07133E07034E17035E37037E3",
      INIT_72 => X"DC771DDD771EDD771FDC7620DC7622DD7624DE7526DF7528DF742ADE742BDF73",
      INIT_73 => X"7B15E37A16E27A17E17A18E07918DF791ADF791ADF791ADE781BDD781BDC771D",
      INIT_74 => X"0AED7E0CEB7D0DEA7D0EE97D0FE77C10E57C11E47B12E37B12E47B13E47B14E3",
      INIT_75 => X"007F0BFE7F0BFD7F0AFB7F0BF97F0BF87F0BF57F0BF47F0AF27E09F07E09EF7E",
      INIT_76 => X"7E090F7E090D7F0A0C7F0C0B7F0D0A7F0E087F0E067F0D037F0D027F0C007F0C",
      INIT_77 => X"01157E02147E03157E05157E07167E08157E08147E09137E0A127E0A127E0911",
      INIT_78 => X"197DF8187DF9177DFB157EFD147EFF137EFF147E00147E00147E00167E01147E",
      INIT_79 => X"7AEA1D7AEC1C7BED1D7BEF1C7BF11C7BF21B7CF31B7CF31C7CF41B7CF51A7CF7",
      INIT_7A => X"DA1877DB1977DD1978DE1978E01A79E21A79E31B79E41C79E51D79E71D79E91D",
      INIT_7B => X"1D6FCA1D6FCB1D70CD1D71CE1D71CF1D72D11C73D31B74D51B75D71A75D81976",
      INIT_7C => X"65BB2066BC2166BE2167BF2168C12069C2206AC41F6BC51E6CC61D6DC81E6EC9",
      INIT_7D => X"B92A61B92961B92862B92762B92562B82462B82363B92263B92164BA2164BA21",
      INIT_7E => X"3B5FC1395FC0385EBE365EBD345EBB325EBA305EBA2F5FB92E5FB92D60B92C60",
      INIT_7F => X"5FCD435FCD435FCC425FCB4160CA3E60C93E60C93E60C73E5FC63D5FC43C5EC3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DB4B60DA4961D84861D74761D64662D54462D44462D34461D14461D04460CF44",
      INIT_01 => X"515FE6515FE4515EE3515EE2515EE1515DE0505DDF505DDD4F5EDC4E5EDB4D5F",
      INIT_02 => X"63F24F63F15162F05062EF5062EF5062EE5062ED5061EB5061EA5060E9525FE8",
      INIT_03 => X"FE555FFD555FFC5460FB5460FB5361FA5261F95262F85162F65162F55062F44F",
      INIT_04 => X"5F540A5F55095E56075D56065D57055C59045A5A03595B02585C00575DFF565E",
      INIT_05 => X"4F1A614E18624E17624F17624F15624F1361501261511161520F60520D60530B",
      INIT_06 => X"17575A175859175958175A57175B56185C55185D54185E53185F511960501A61",
      INIT_07 => X"505E20515D20515D1E535C1D545C1C545B1C555B1A565B19555C19555B19565B",
      INIT_08 => X"5F2C485F2B4960294960284A5F274B5F264C5F244D5F224E5F224E5F224F5E20",
      INIT_09 => X"3A3F5E39405F37415F35425F34435F33445F31445F31455F30475F2E475F2E48",
      INIT_0A => X"3F5B3D3F5C3B405D3B3F5E3C3D5E3E3D5E3F3C5D3F3B5E3D3C5E3C3D5E3B3E5E",
      INIT_0B => X"5C33495C34475C35465C36465C37455C38445C39435C3B415C3C405D3D405C3E",
      INIT_0C => X"25525A27515B28505B294F5B2A4E5B2B4E5B2C4D5C2D4B5C2E4B5C304A5C314A",
      INIT_0D => X"5A551D59571C58581C57591C555A1D555A1F555A20545A21535B22535A24535A",
      INIT_0E => X"4625634725634824624923614B22614C21604E205E501F5D511E5C531E5B541D",
      INIT_0F => X"2F663C2E663D2C663E2C663F2A66402966402865422765432765442664452564",
      INIT_10 => X"5F43365F42375F4038603F37604036604034614033633E32643C31653C30663B",
      INIT_11 => X"49355A49375948385A47365A48355B48345B48335C48345D47345D45345E4534",
      INIT_12 => X"3F534A3E524A3E534A3C544B3B554A3A564A3A564A39574938584A375949355A",
      INIT_13 => X"5C43395B443A5A453B59463C58463D57473E56473F55474054473F54483F5349",
      INIT_14 => X"3736653836643936633A37623C37613D38603E395F3E3A5E3F395E40385D4239",
      INIT_15 => X"356B2D366A2D36692F3669303668313668323668323667343666353666373666",
      INIT_16 => X"6F29306E2A306F2A316F28316F28316E29316E2A336D2B336C2C346C2D356B2C",
      INIT_17 => X"232D72232E71232F71233071233071232F71242E71242D71252D71272E70282F",
      INIT_18 => X"1F77212077212176222276232475232675232774232974232973232B73232C72",
      INIT_19 => X"7C18137C19127C1B127B1C147B1D167A1D177A1E19791F1A79201C78201D7820",
      INIT_1A => X"15207A151E7A151C7B151B7B151A7B16187B16177C16167C17157C18147C1714",
      INIT_1B => X"2C78072B780829780A28790C26790E2579102479102379112379122279132279",
      INIT_1C => X"76FF3076002F77002F77002E77012E77032F76033076042F77042E77062C7706",
      INIT_1D => X"F72879F72978F82B78F92B78FA2B78FA2C78FB2D77FC2E77FC2F76FD3176FD31",
      INIT_1E => X"2479F12579F12579F2247AF3237AF4227AF5227BF6247AF6227BF7247AF72679",
      INIT_1F => X"7CEE187CED1A7CED1A7CEE1C7BEE1E7BEF1E7BEF1F7BEF207AEF217AF0237AF0",
      INIT_20 => X"EA0E7DEA0F7DEB107DEC117DED117DED127DEE127DEE137DEE157DEE177CED17",
      INIT_21 => X"037CE1027CE2037CE4047DE5057DE7067DE7087DE8097DE90A7DE90B7DEA0D7D",
      INIT_22 => X"7DE90F7DE80F7CE70D7CE50C7CE40B7CE3097CE3077CE3067CE3057CE2047CE1",
      INIT_23 => X"EA1D7BEB1C7BEB1A7BEB187CEC177CEC157CEC147CEC147CEB127CEA127CEA10",
      INIT_24 => X"177AE2177AE3187AE3177AE4197AE41A7AE51A7AE61B7AE61B7AE91D7AE91D7A",
      INIT_25 => X"78DC1579DD1579DD1579DE1479DE137ADF137AE0137AE0157AE0167AE0177AE1",
      INIT_26 => X"DB2375DA2175D82075D81E75D71C75D71B76D71A76D71876D81877D91778DA16",
      INIT_27 => X"2E72DD2D72DD2D72DE2C73DE2C73DF2A74E02875E02775DE2675DE2575DC2375",
      INIT_28 => X"6FD62D70D72C70D62C71D82C71D82E70D82E70D82E70D92F70DA2E71DB2E71DC",
      INIT_29 => X"CE316BCE316BCF306CD0306CD0316CD1306CD12F6DD22F6DD22F6ED32E6ED42E",
      INIT_2A => X"3664C73665C83566C83466C93467CA3467C93368CA3368CB3169CC316ACD316A",
      INIT_2B => X"5FC53E5FC63D5FC53C60C53C60C63B61C73A62C63962C73963C83864C83764C7",
      INIT_2C => X"C9425DC8415DC6415EC7405FC8405FC8405FC73F5EC63F5EC63E5FC63E5EC53E",
      INIT_2D => X"4A5ACC495BCD485BCC475BCB465CCA455CC9445CC8435CC7435DC8435DC9435D",
      INIT_2E => X"59CF4D58CE4D57CD4E57CC4D57CB4D56CA4D56C94C57CA4C58CB4B59CC4B59CC",
      INIT_2F => X"CD5353CE5254CF5255CF5156D05057D05057D15058D24E59D14E58D04E58CF4D",
      INIT_30 => X"5151C95152CA5153CB5054CC4F55CC5055CD5154CC5154CD5253CD5252CC5352",
      INIT_31 => X"52C34E51C44E52C54E52C64E52C64E52C74E52C74F52C75051C75150C75151C8",
      INIT_32 => X"BF4952C04853C04854C04854C14855C14954C24954C24A53C24B53C34C53C44C",
      INIT_33 => X"514EC4504FC4504EC34E4EC14D4FC04C4FBF4B50BF4A50BE4951BE4951BF4952",
      INIT_34 => X"45C25745C25646C25647C35548C35549C3544AC3534AC2524BC3524DC3524DC4",
      INIT_35 => X"BF5C3BBE5B3CBE5A3DBE593FBE5940BF5741BE5743BF5644C05644C05645C157",
      INIT_36 => X"6431C36432C26332C26233C26134C16134C06035C05F36BF5F37BF5E38BF5D39",
      INIT_37 => X"32C86731C86730C76730C66630C56630C46530C46630C56630C56530C46531C3",
      INIT_38 => X"CC6833CC6833CB6833CA6733CA6634C96733C96732C96732C86633C96732C866",
      INIT_39 => X"75FBCD75FACF74F8CD74FACC73FACA73FAC973FDCA74FFCB7400CD0000806932",
      INIT_3A => X"2C4E592C4F592C50582C51572B52562B53552C54542D54542F5400008076FED1",
      INIT_3B => X"4B5B304B5B314A5C304A5C2F4B5C2E4B5C2F4A5C2E4A5C2D4B5C2D4C5B2C4D5A",
      INIT_3C => X"5939475938485937485A35485A35495A344A59344A59334B59324C5A324B5A31",
      INIT_3D => X"3B4C533C4B533D4A533E49543F48553F47553F46563D46573D47573C47583A47",
      INIT_3E => X"5354315254325255335055344F55354F55364E54374E54384D54394D533A4C53",
      INIT_3F => X"4A49B74B48B64D45B64D45B64C45B54C44B44E41B45040B4523FB50000805430",
      INIT_40 => X"52B94253B94253B94353BA4551BB4452BA4552BC4651BB4850BB494EBA494CB9",
      INIT_41 => X"B34947B44748B3464BB4484AB5484CB7474EB9474FBA4650BA4650B94451B842",
      INIT_42 => X"513DB24F3EB24D40B14B41B14942B04A43B04943B04944B14945B14846B24847",
      INIT_43 => X"4CB6454EB7454FB8464FB8474DB8474CB7543DB6533DB5533CB5543CB6533CB4",
      INIT_44 => X"C00000803562C30000803463C33164C30000803166C53365C53564C500008046",
      INIT_45 => X"1D69BE1D6AC01E6AC1206AC1206BC2226BC3236AC3246AC22769C32868C22867",
      INIT_46 => X"69BF1E69BE1F68BD1E68BC1E67BB1D67BB1B67BA1C67BB1C68BC1E69BE1D69BD",
      INIT_47 => X"BB1369BA1269B91268B81367B71566B70000802767BF2567BF2368BF2269C020",
      INIT_48 => X"0E66B51067B60E67B60C68B70D68B70E69B91169BA106ABB106BBD106BBD126A",
      INIT_49 => X"00802B70D62A70D52872D62873D82A72D92B71D80000801566B61366B51266B5",
      INIT_4A => X"D70478D60378D40577D20676CF0875CD0B73CB0B73CA0C72C90F71C70F71C700",
      INIT_4B => X"F874CBF975CDF976D0FB76D1FA77D3FB78D4FE78D5FE78D6FF79D60079D70279",
      INIT_4C => X"6FC30A70C40971C50871C50571C40270C20171C5FF71C5FD72C7FB72C7F972C8",
      INIT_4D => X"B7553CB7543CB6553DB7573BB8573AB75939B80000800E71C60D70C50C70C40A",
      INIT_4E => X"E05FB1E25FB10000805B37BA5936B65835B55835B45734B35736B45539B5553B",
      INIT_4F => X"66BFDA67C0DD67BEDB66BDDD65BCDF65BAE165B9E164B7E263B6E161B4E060B3",
      INIT_50 => X"D2C868D2CB6AD2CE6BD1D16CD0D06BD0D26BCDD46ACAD469C8D568C5D667C2D9",
      INIT_51 => X"B85CCDB85CCFB85DD2B960D4BB60D2BE62D1C264D2C567D2C869D3C969D3C969",
      INIT_52 => X"4BB5BC4DB5BD4EB6BD50B8BE53BABD55BEBD57C1BB58C4B958C7B959C8BA5BCB",
      INIT_53 => X"B3B644B2B745B2B946B2B747B4B947B2BB47B1BA48B2B849B5B848B5B84AB6BA",
      INIT_54 => X"B833A4B533A7B332A9B234ABB137ADB137AEB139AFB13BB0B23DB1B23FB2B442",
      INIT_55 => X"369ACA3499CB3499CA3499C8339AC6339BC6329BC3319CC0319EBD31A0BB32A2",
      INIT_56 => X"9BD8439BD7419BD5409BD53F9AD53E9AD33D9AD03B9AD03B9AD03999CE389ACC",
      INIT_57 => X"E24D9FE54D9EE74D9EE94C9DE64B9CE54A9CE3499CE1489CE0479BDE469BDB44",
      INIT_58 => X"56A6E555A5E355A6E256A7E056A8E057A9DD54A7DC51A5DA4FA4DA4DA2DE4CA0",
      INIT_59 => X"B0E45FB0E55EAFE55EAFE65EAEE75CACE85CACE75BABE659A9E657A7E556A7E6",
      INIT_5A => X"71C60771C60771C50771C50671C60671C60A71C60B70C40A70C50A000080E35F",
      INIT_5B => X"C70572C70472C80472C70272C80373CA0374CC0474CC0474CB0473CB0573CA06",
      INIT_5C => X"0000008073CA0773C90872C90972C90972C80972C80772C80772C90672C80672",
      INIT_5D => X"78D50378D50278D50278D50178D60078D70078D70178D60178D70178D70179D7",
      INIT_5E => X"D50877D50878D50778D50677D40678D60578D50677D40578D50577D50478D503",
      INIT_5F => X"0D76D30C77D40B77D40B77D30A77D40B77D50A77D50978D60878D60778D60878",
      INIT_60 => X"75D00F74D01074CF1174D01275D11175D11075D00F75D10E75D10F76D20E76D3",
      INIT_61 => X"CA0C73CA0B73CB0B74CC0B74CD0B74CD0D74CD0D74CD0E74CE0F74CE0E75D00E",
      INIT_62 => X"1471C91372C91272CA1272CA1172CA1073CB1073CB0F73CB0F73CB0E73CB0D73",
      INIT_63 => X"71CB1871CB1772CB1672CC1472CB1571CA1671CA1870C91870C91771C91671C9",
      INIT_64 => X"CF1573CF1673CE1773CE1772CD1772CD1872CD1872CC1871CC1871CB1871CB18",
      INIT_65 => X"1500008074D11474D11474D11474D01374D01374CF1374CF1474CF1473CF1573",
      INIT_66 => X"75D41775D31875D31774D21874D21874D11773CF1874D01774D01674D11674D1",
      INIT_67 => X"D51076D51176D51176D51276D41276D51376D41476D41575D41675D41675D416",
      INIT_68 => X"0F77D70F78D81078D81077D71177D71077D71177D71277D61077D61077D61177",
      INIT_69 => X"79D90B79DA0C79DA0D78D90D78D90D78D80D78D90E78D90E78D80F78D80F78D8",
      INIT_6A => X"DB0679D90679DA0779DA0779DB077ADB0879DB0979DB0979DA0A79DA0A79DA0B",
      INIT_6B => X"0279D80379D80379D90379DA037ADB027ADB037ADB037ADC047ADD057ADC0579",
      INIT_6C => X"7DEC097DEC097DEC0900008079D9007ADB007ADC017ADD027ADD037ADB0279D9",
      INIT_6D => X"F2097EF1097EF1097EF0097EF1097EF0087EEF097EEF087EEE087EED087DEC08",
      INIT_6E => X"0C7EF30C7EF30C7EF40B7EF40A7EF30A7EF30B7EF20B7EF20A7EF20A7EF2097E",
      INIT_6F => X"7FF90B7FF90B7EF80B7EF80B7EF70B7EF70A7EF60A7EF50A7EF50A7EF40B7EF4",
      INIT_70 => X"F80F7EF90F7EF90F7EFA0F7EFA0E7EFA0E7EF90D7EF90D7EFA0D7EFA0C7EF90C",
      INIT_71 => X"107EF9107EF8107EF8107EF80F7EF80F7EF70F7EF60F7EF70F7EF70F7EF80F7E",
      INIT_72 => X"7EFC137EFC127EFC117EFC117EFB117EFA117EFA117EF9127EF8137EF9117EF9",
      INIT_73 => X"F9157DFA157DF9157DF9147DFA147EFB147EFA137EF9137EFA137EFB137EFB13",
      INIT_74 => X"1B7CF71B7CF71B7CF71A7CF7197CF71A7CF7197CF6197DF7187DF8177DF9167D",
      INIT_75 => X"7AF3217AF4217AF4207AF4207BF5207BF5207BF51E7BF61E7CF61C7CF51B7CF6",
      INIT_76 => X"EF2778ED2678EE2678EF2578EF2778F02778F12679F12479F12379F2237AF222",
      INIT_77 => X"2974E22975E42A76E62876E72876E82876E92976EB2977EC2977EE2978F02878",
      INIT_78 => X"6FD2296FD32B6ED32E6ED52E70D82C71DA2B73DD2A73DD2974DF2974E02974E1",
      INIT_79 => X"DE1A78DF1B77DC1D76DB1D76DA1C75D81D74D61F73D52172D42371D32470D227",
      INIT_7A => X"1579E11679DF1679DF1879E01878DF1978E01978DF1A78DF1978DE1878DD1978",
      INIT_7B => X"7BE40C7CE40C7CE40C7CE50D7CE50E7BE60F7BE5107BE4127BE4137AE3147AE2",
      INIT_7C => X"E7087CE7097CE7097CE70A7CE70A7CE60A7CE6097CE5097CE50A7CE40A7CE40A",
      INIT_7D => X"446CFA436DFB426DFC426DFD420000807DEA097DEA087DE9087DE9077DE8077C",
      INIT_7E => X"69FA4769FA4769F94869FA476AFA476AFA466AF9466AF9466AF9466BFA456BFA",
      INIT_7F => X"FC4A68FD4968FC4968FB4968FB4968FB4A68FA4A68FA4969FB4869FA4769FA47",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4E65FB4D65FA4D66FA4C66FB4C66FB4C66FC4C66FC4C66FD4C67FD4B67FD4A67",
      INIT_01 => X"63FB5063FB5063FC5064FD4F63FC5064FB4F64FA4F64FA4F64F94F64FA4E65FB",
      INIT_02 => X"005162FF5162FE5162FD5162FC5162FB5262FA5162F95161F95262F95162FA50",
      INIT_03 => X"4B66004C66004C65004D65014D65024D64024E64014F63015063015162005162",
      INIT_04 => X"6BFE446BFE456AFD466AFD4769FC4769FD4769FE4869FE4868FF4968004A6700",
      INIT_05 => X"F44B66F34B66F34B67F44A67F34A67F44A67F54A68F54968F64869F6486BFD44",
      INIT_06 => X"4E64F64E64F44E63F34E64F34E64F34D65F34D65F44D65F44C65F34C65F44C66",
      INIT_07 => X"00008069F64869F84868F84869F94868F94967F94A67F94B66F84C65F84D64F8",
      INIT_08 => X"E2ED86E6EA86E9E986EBE885EFE785F2E785F3E884F7E784FAE884FDE78400E8",
      INIT_09 => X"0187DAFE88D9FB88DAF887DBF987DDF986DFFA86DFF686DFF687E0F287E1EE87",
      INIT_0A => X"8DD0178CD2148BD3138AD60F8AD60D89D70A88D90987DD0B87DB0887DC0587DB",
      INIT_0B => X"E50F86E30F86E21087E01288DC148AD9168BD7178CD5188DD21B8ED11D8FD01D",
      INIT_0C => X"2D89FD2A88F92888F62687F42286F31E85F31C84F11684EF1484ED1285E81186",
      INIT_0D => X"8A1E23891B228A1A268A1726891426890F28890C2A8A0A2C89062B89002B8A00",
      INIT_0E => X"2B0B8A2D0D8B2C108B2C128B2A188C291B8C2A1B8C28208C261F8B24208B2222",
      INIT_0F => X"EB8C2FF08C31F28D33F58C33F78D33F98C32FF8C33018C32068B30068A2C098A",
      INIT_10 => X"8B1AD78B1BD88C1DD88C1FD98C22DA8C25DD8C27E08C29E18C2AE58C2CE98D2F",
      INIT_11 => X"08DF8707DC8806D98807D9890AD7890CD7890ED68A11D78A15D78B18D88B19D7",
      INIT_12 => X"9CB0059DAE059FAC08A10000808400E78503E58506E58608E28609E28609E186",
      INIT_13 => X"B00A9EB1099DB4099BB70B99B90C98B80B98B60999B4089BB3079BB2049CB202",
      INIT_14 => X"12ACA515AAA813A7A910A5AB0EA2AD0DA1AD0BA0AD0AA0000080AD08A1AF089F",
      INIT_15 => X"3274F33273F43472F036000080AC09A1AA0BA3A90BA4A80CA5A70EA7A410ABA3",
      INIT_16 => X"73EA3273EC3274EC3174EB2F74EC2F75ED2F74ED3274EF3174F03174F13174F3",
      INIT_17 => X"1B117B1B127A1C157A1D16791E1779201978211878231800008072EC3473EC34",
      INIT_18 => X"177C0A1A000080782316791F157A1E127B1D107C1C0B7C1B0A7C1B0C7C1A0E7B",
      INIT_19 => X"7D08177D08167D08137E07137D06177D04167D05197D07197C061B7C081A7D08",
      INIT_1A => X"00807D19FC7D16FB7D19FA7D19FC7D16FD7E13FE7D16FF7D17FF0000807D0A17",
      INIT_1B => X"345EBC345CB9345EBA335DB9325DB8315EB9315EB72D5FB72C60B92C63BD2C00",
      INIT_1C => X"308C172F8C192D8C1D00008062BD2D61BC2E60BC2F60BC315FBC325EBC335EBB",
      INIT_1D => X"564FD2594FD65B4F0000802C8D212C8B1B2F8B15308B112F8A0C318B0D328C12",
      INIT_1E => X"56DD5657DB5557D95457D65456D25256D05056CD5054CB5053CA5151CA544FCE",
      INIT_1F => X"E55F51E65E51E55E52E45D52E35D52E35C53E15C53DF5B53E05B53DE5955DE57",
      INIT_20 => X"7C15127D13117D120F7E12000080DB5D4FDD5E4FDF5E4FDD5E4EE05F4FE45F50",
      INIT_21 => X"932ACF9229CE922ACD932CCF930000800D7D140E7D16127C16147C15157C1615",
      INIT_22 => X"00008026891A26891B278A1C28891827891927902F2891312791320000802CCF",
      INIT_23 => X"0080288C22288D240000802A8D222A8E252A8F282A8F29298F2B298F2B278F2C",
      INIT_24 => X"C1FC6FC2FB70C3F970C3F86FC2000080278E29278D27278D25278C22288B2100",
      INIT_25 => X"0269B8026AB9026CBC026DBE026EBF026EC0016FC0006FC1006FC1FF6FC1FE6F",
      INIT_26 => X"6BBBFF6DBEFE6DBEFE6EBF006FC0016EBF016DBD006BBA0269B70368B70369B7",
      INIT_27 => X"BDF76BBCF86BBBF86BBCF96CBDFA6CBCFC6CBDFC6DBEFC6DBDFF6BBBFF6ABAFF",
      INIT_28 => X"5D36BB000080F56FC2F46FC2F46EC1F66EC0FA6EC0FB6DBFF96DBFF76CBEF66C",
      INIT_29 => X"30BC6130BE642FC1652EC2672DC5662EC4662FC46431C26331C06034BE5C36BB",
      INIT_2A => X"D8F079DDF17ADD0000805B36BA5C35BA5C34BA5C34BA5E34BC6032BD5F31BB60",
      INIT_2B => X"F177D6F177D4F276D2F176D1F075CFF074CDED73CCED73CDEE75D0EF77D5EF78",
      INIT_2C => X"7BE0FB7BDEFA7BDDF87BDEF77ADDF17ADFF27ADEF37ADDF37ADCF379DAF378D8",
      INIT_2D => X"EE087EED067EEA047EE9047DE8047DE7027DE6017CE4007CE2007CE2FE7CE1FC",
      INIT_2E => X"FE7EE9007EEC037EED047EEE057FF0077FF1087FF20C7FF50B7FF30B7EF0097E",
      INIT_2F => X"4B9BEC4D9DED509FEF52A0EE53A1000080F47ADEF47BE1F37BE1F77CE4F97DE7",
      INIT_30 => X"93EA3E93E93E93EA3F94EB4496EC4597ED4697EF4798F04A99EF4A9AEE4D9CEC",
      INIT_31 => X"F84B99F74998F54797F34495F24395F14596EF4495ED4294EC4094EB3E93EA3E",
      INIT_32 => X"5CA7FB5BA7FB5BA7F95AA6FA59A5FC58A4FC57A3FD56A2FC54A0FB519EF94D9B",
      INIT_33 => X"AAF95DAAFA5EAAFB5EAAFB5DA9FC5CA8FC5FABFE60ACFF5FABFF5DA9FE5CA7FD",
      INIT_34 => X"000080EF55A2F053A1F053A1F254A1F555A2F657A3F75AA6F85BA7F85DA9F85D",
      INIT_35 => X"0021AE37B1AC36B2AA34B3A933B3AA32B2AA31B1AB32B0AE33AEAD33AFAD36B1",
      INIT_36 => X"207B05207B05207B04207B04207B03207B02217B02217B01217B01217B00217B",
      INIT_37 => X"7B0B1E7B0B1F7B0A1F7B0A1F7B091F7B091F7B08207B08207B07207B06207B06",
      INIT_38 => X"111C7B111C7B101C7B101C7B0F1D7B0F1D7B0E1D7B0E1E7B0D1E7B0C1E7B0C1E",
      INIT_39 => X"187B16187B15197B15197B14197B141A7B131A7B131A7B131B7B121B7B121B7B",
      INIT_3A => X"7B1A137B1A147B19147B19157B19157B18167B18167B17177B17177B17177B16",
      INIT_3B => X"1D0E7B1D0F7B1D0F7B1C107B1C107B1C117B1C117B1B127B1B127B1B137B1A13",
      INIT_3C => X"087B1F097B1F097B1F0A7B1F0A7B1F0B7B1E0B7B1E0C7B1E0C7B1E0D7B1E0E7B",
      INIT_3D => X"7B21027B20037B20047B20047B20057B20057B20067B20067B20077B20087B20",
      INIT_3E => X"20FD7B21FE7B21FE7B21FF7B21FF7B21007B21007B21007B21017B21017B2102",
      INIT_3F => X"F77B1FF77B20F87B20F87B20F97B20FA7B20FA7B20FB7B20FB7B20FC7B20FC7B",
      INIT_40 => X"7B1DF17B1DF27B1EF27B1EF37B1EF47B1EF47B1EF57B1FF57B1FF67B1FF67B1F",
      INIT_41 => X"1AEC7B1AED7B1AED7B1BED7B1BEE7B1BEE7B1CEF7B1CEF7B1CF07B1CF07B1DF1",
      INIT_42 => X"E77B16E87B16E87B17E97B17E97B17E97B18EA7B18EA7B19EB7B19EB7B19EC7B",
      INIT_43 => X"7B11E47B11E47B12E57B12E57B13E57B13E67B13E67B14E67B14E77B15E77B15",
      INIT_44 => X"0BE17B0BE27B0CE27B0CE27B0DE27B0EE27B0EE37B0FE37B0FE37B10E47B10E4",
      INIT_45 => X"E07B05E07B06E07B06E07B07E07B08E07B08E07B09E17B09E17B0AE17B0AE17B",
      INIT_46 => X"7B00DF7B00DF7B00DF7B01DF7B01DF7B02DF7B02DF7B03E07B04E07B04E07B05",
      INIT_47 => X"FAE07BFAE07BFBE07BFBE07BFCE07BFCE07BFDE07BFEDF7BFEDF7BFFDF7BFFDF",
      INIT_48 => X"E27BF4E27BF5E27BF5E17BF6E17BF6E17BF7E17BF7E17BF8E07BF8E07BF9E07B",
      INIT_49 => X"7BEEE57BEFE47BEFE47BF0E47BF0E47BF1E37BF1E37BF2E37BF2E27BF3E27BF4",
      INIT_4A => X"E9E97BEAE87BEAE87BEBE77BEBE77BECE77BECE67BEDE67BEDE67BEDE57BEEE5",
      INIT_4B => X"ED7BE6ED7BE6ED7BE6EC7BE7EC7BE7EB7BE7EB7BE8EA7BE8EA7BE9E97BE9E97B",
      INIT_4C => X"7BE2F27BE3F27BE3F17BE3F17BE4F07BE4F07BE4EF7BE4EF7BE5EE7BE5EE7BE5",
      INIT_4D => X"E0F87BE0F87BE1F77BE1F77BE1F67BE1F67BE1F57BE2F57BE2F47BE2F47BE2F3",
      INIT_4E => X"FF7BDFFE7BDFFE7BE0FD7BE0FC7BE0FC7BE0FB7BE0FB7BE0FA7BE0FA7BE0F97B",
      INIT_4F => X"7BE0047BE0037BDF027BDF027BDF017BDF017BDF007BDF007BDF007BDFFF7BDF",
      INIT_50 => X"E10A7BE1097BE1097BE0087BE0087BE0077BE0067BE0067BE0057BE0057BE004",
      INIT_51 => X"107BE30F7BE30F7BE30E7BE20E7BE20D7BE20C7BE20C7BE20B7BE10B7BE10A7B",
      INIT_52 => X"7BE7147BE6147BE6137BE6137BE5137BE5127BE5127BE4117BE4117BE4107BE4",
      INIT_53 => X"EB197BEB197BEA187BEA187BE9177BE9177BE9177BE8167BE8167BE7157BE715",
      INIT_54 => X"1C7BF01C7BEF1C7BEF1C7BEE1B7BEE1B7BED1B7BED1A7BED1A7BEC1A7BEC197B",
      INIT_55 => X"7BF61F7BF51F7BF51E7BF41E7BF41E7BF31E7BF21E7BF21D7BF11D7BF11D7BF0",
      INIT_56 => X"FC207BFB207BFB207BFA207BFA207BF9207BF8207BF8207BF71F7BF71F7BF61F",
      INIT_57 => X"3F6E023F6E013F6E00407B00217BFF217BFF217BFE217BFE217BFD207BFC207B",
      INIT_58 => X"6E0E3E6E0D3E6E0C3E6E0B3F6E0A3F6E083F6E073F6E063F6E053F6E043F6E03",
      INIT_59 => X"1A3A6E193A6E173B6E163B6E153C6E143C6E133C6E123D6E113D6E103D6E0F3E",
      INIT_5A => X"346E23356E22356E21366E20366E20376E1F376E1E386E1D396E1C396E1B3A6E",
      INIT_5B => X"6E2D2D6E2C2E6E2B2E6E2A2F6E29306E29316E28316E27326E26336E25336E24",
      INIT_5C => X"35236E34246E33256E33266E32276E31286E31296E30296E2F2A6E2E2B6E2E2C",
      INIT_5D => X"196E3A1A6E3A1B6E391C6E391D6E381E6E371F6E37206E36206E36216E35226E",
      INIT_5E => X"6E3E0E6E3E0F6E3D106E3D116E3D126E3C136E3C146E3C156E3B166E3B176E3A",
      INIT_5F => X"3F026E3F036E3F046E3F056E3F066E3F076E3F086E3F0A6E3F0B6E3E0C6E3E0D",
      INIT_60 => X"F66E3FF86E3FF96E3FFA6E3FFB6E3FFC6E3FFD6E3FFE6E3FFF6E40006E3F016E",
      INIT_61 => X"6E3CEC6E3CED6E3DEE6E3DEF6E3DF06E3EF16E3EF26E3EF36E3EF46E3FF56E3F",
      INIT_62 => X"37E06E37E16E38E26E39E36E39E46E3AE56E3AE66E3AE76E3BE96E3BEA6E3CEB",
      INIT_63 => X"D76E31D76E31D86E32D96E33DA6E33DB6E34DC6E35DD6E35DE6E36DF6E36E06E",
      INIT_64 => X"6E28CF6E29CF6E29D06E2AD16E2BD26E2CD26E2DD36E2ED46E2ED56E2FD66E30",
      INIT_65 => X"1EC86E1FC96E20C96E20CA6E21CA6E22CB6E23CB6E24CC6E25CD6E26CD6E27CE",
      INIT_66 => X"C36E13C46E14C46E15C46E16C56E17C56E19C66E1AC66E1BC66E1CC76E1DC76E",
      INIT_67 => X"6E07C16E08C16E0AC16E0BC16E0CC26E0DC26E0EC26E0FC26E10C36E11C36E12",
      INIT_68 => X"FCC16EFDC16EFEC16EFFC16E00C06E01C16E02C16E03C16E04C16E05C16E06C1",
      INIT_69 => X"C36EF1C26EF2C26EF3C26EF4C26EF5C16EF6C16EF8C16EF9C16EFAC16EFBC16E",
      INIT_6A => X"6EE5C66EE6C66EE7C66EE9C56EEAC56EEBC46EECC46EEDC46EEEC36EEFC36EF0",
      INIT_6B => X"DBCD6EDCCC6EDDCB6EDECB6EDFCA6EE0CA6EE0C96EE1C96EE2C86EE3C76EE4C7",
      INIT_6C => X"D56ED2D46ED3D36ED4D26ED5D26ED6D16ED7D06ED7CF6ED8CF6ED9CE6EDACD6E",
      INIT_6D => X"6ECBDE6ECBDD6ECCDC6ECDDB6ECDDA6ECED96ECFD86ECFD76ED0D76ED1D66ED2",
      INIT_6E => X"C5E96EC6E76EC6E66EC6E56EC7E46EC7E36EC8E26EC9E16EC9E06ECAE06ECADF",
      INIT_6F => X"F46EC2F36EC2F26EC2F16EC3F06EC3EF6EC3EE6EC4ED6EC4EC6EC4EB6EC5EA6E",
      INIT_70 => X"6EC1FF6EC1FE6EC1FD6EC1FC6EC1FB6EC1FA6EC1F96EC1F86EC1F66EC1F56EC2",
      INIT_71 => X"C10B6EC10A6EC1086EC1076EC1066EC1056EC1046EC1036EC1026EC1016EC000",
      INIT_72 => X"166EC4156EC4146EC4136EC3126EC3116EC3106EC20F6EC20E6EC20D6EC20C6E",
      INIT_73 => X"6ECA206EC9206EC91F6EC81E6EC71D6EC71C6EC61B6EC61A6EC6196EC5176EC5",
      INIT_74 => X"D12A6ED0296ECF296ECF286ECE276ECD266ECD256ECC246ECB236ECB226ECA21",
      INIT_75 => X"336ED9326ED8316ED7316ED7306ED62F6ED52E6ED42E6ED32D6ED22C6ED22B6E",
      INIT_76 => X"6EE3396EE2386EE1376EE0376EE0366EDF366EDE356EDD356EDC346EDB336EDA",
      INIT_77 => X"EF3D6EEE3D6EED3C6EEC3C6EEB3C6EEA3B6EE93B6EE73A6EE63A6EE53A6EE439",
      INIT_78 => X"3F6EFA3F6EF93F6EF83F6EF63F6EF53F6EF43E6EF33E6EF23E6EF13E6EF03D6E",
      INIT_79 => X"5A075A5A065A5A045A5A035A5A015A5A005A6EFF3F6EFE3F6EFD3F6EFC3F6EFB",
      INIT_7A => X"18575A17575A15575A14585A12585A11585A0F595A0E595A0C595A0B595A095A",
      INIT_7B => X"505A27515A26525A24525A23535A21535A20545A1E555A1D555A1B565A1A565A",
      INIT_7C => X"5A36485A35495A334A5A324B5A314B5A2F4C5A2E4D5A2D4E5A2B4F5A2A4F5A29",
      INIT_7D => X"433C5A423D5A413E5A40405A3E415A3D425A3C435A3B445A3A455A38465A3747",
      INIT_7E => X"2E5A4C2F5A4B315A4B325A4A335A49355A48365A47375A46385A453A5A443B5A",
      INIT_7F => X"5A54205A53215A53235A52245A52265A51275A50295A4F2A5A4F2B5A4E2D5A4D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"590F5A58115A58125A58145A57155A57175A57185A561A5A561B5A551D5A551E",
      INIT_01 => X"FF5A5A005A5A015A5A035A5A045A5A065A5A075A5A095A590B5A590C5A590E5A",
      INIT_02 => X"5A58EF5A59F15A59F25A59F45A59F55A5AF75A5AF95A5AFA5A5AFC5A5AFD5A5A",
      INIT_03 => X"53DF5A54E05A55E25A55E35A56E55A56E65A57E85A57E95A57EB5A58EC5A58EE",
      INIT_04 => X"CF5A4CD15A4DD25A4ED35A4FD55A4FD65A50D75A51D95A52DA5A52DC5A53DD5A",
      INIT_05 => X"5A42C35A43C45A44C55A45C65A46C85A47C95A48CA5A49CB5A4ACD5A4BCE5A4B",
      INIT_06 => X"35B75A36B85A37B95A38BA5A3ABB5A3BBC5A3CBD5A3DBE5A3EBF5A40C05A41C2",
      INIT_07 => X"AE5A27AF5A29B05A2AB15A2BB15A2DB25A2EB35A2FB45A31B55A32B55A33B65A",
      INIT_08 => X"5A17A95A18A95A1AAA5A1BAA5A1DAB5A1EAB5A20AC5A21AD5A23AD5A24AE5A26",
      INIT_09 => X"06A65A07A65A09A65A0BA75A0CA75A0EA75A0FA75A11A85A12A85A14A85A15A9",
      INIT_0A => X"A75AF7A65AF9A65AFAA65AFCA65AFDA65AFFA65A00A65A01A65A03A65A04A65A",
      INIT_0B => X"5AE6AA5AE8A95AE9A95AEBA95AECA85AEEA85AEFA85AF1A75AF2A75AF4A75AF5",
      INIT_0C => X"D6B15AD7B05AD9AF5ADAAE5ADCAE5ADDAD5ADFAD5AE0AC5AE2AB5AE3AB5AE5AA",
      INIT_0D => X"BA5AC9B95ACAB85ACBB75ACDB65ACEB55ACFB55AD1B45AD2B35AD3B25AD5B15A",
      INIT_0E => X"5ABCC55ABDC45ABEC35ABFC25AC0C05AC2BF5AC3BE5AC4BD5AC5BC5AC6BB5AC8",
      INIT_0F => X"B2D35AB3D25AB4D15AB5CF5AB5CE5AB6CD5AB7CB5AB8CA5AB9C95ABAC85ABBC6",
      INIT_10 => X"E35AABE25AACE05AADDF5AADDD5AAEDC5AAEDA5AAFD95AB0D75AB1D65AB1D55A",
      INIT_11 => X"5AA7F25AA7F15AA8EF5AA8EE5AA8EC5AA9EB5AA9E95AA9E85AAAE65AAAE55AAB",
      INIT_12 => X"A6035AA6015AA6005AA6FF5AA6FD5AA6FC5AA6FA5AA6F95AA6F75AA7F55AA7F4",
      INIT_13 => X"145AA8125AA8115AA70F5AA70E5AA70C5AA70B5AA6095AA6075AA6065AA6045A",
      INIT_14 => X"5AAD235AAD215AAC205AAB1E5AAB1D5AAA1B5AAA1A5AA9185AA9175AA9155AA8",
      INIT_15 => X"B5325AB5315AB42F5AB32E5AB22D5AB12B5AB12A5AB0295AAF275AAE265AAE24",
      INIT_16 => X"405ABF3E5ABE3D5ABD3C5ABC3B5ABB3A5ABA385AB9375AB8365AB7355AB6335A",
      INIT_17 => X"5ACD4A5ACB495ACA485AC9475AC8465AC6455AC5445AC4435AC3425AC2415AC0",
      INIT_18 => X"DC525ADA525AD9515AD7505AD64F5AD54F5AD34E5AD24D5AD14C5ACF4B5ACE4B",
      INIT_19 => X"585AEB575AE9575AE8575AE6565AE5565AE3555AE2555AE0545ADF535ADD535A",
      INIT_1A => X"5AFC5A5AFA5A5AF95A5AF75A5AF5595AF4595AF2595AF1595AEF585AEE585AEC",
      INIT_1B => X"0F6D400D6E400B6E40096E40076E40056E40036E40016E40006E5AFF5A5AFD5A",
      INIT_1C => X"6840226940206A401E6A401C6B401A6B40186C40176C40156C40136D40116D40",
      INIT_1D => X"403560403461403262403063402E64402D65402B664029664027674025684024",
      INIT_1E => X"4754404556404457404258404159403F5A403D5B403C5C403A5E40395F403760",
      INIT_1F => X"4540544740534840524A40514B404F4D404E4E404D4F404B51404A5240485340",
      INIT_20 => X"406035406037405F39405E3A405C3C405B3D405A3F4059414058424057444056",
      INIT_21 => X"692240682440682540672740662940662B40652D40642E406330406232406134",
      INIT_22 => X"0D406D0F406D11406D13406C15406C17406C18406B1A406B1C406A1E406A2040",
      INIT_23 => X"406EFB406EFD406EFF406E00406E01406E03406E05406E07406E09406E0B406E",
      INIT_24 => X"6BE6406CE8406CE9406CEB406DED406DEF406DF1406EF3406EF5406EF7406EF9",
      INIT_25 => X"D24065D34066D54066D74067D94068DB4068DC4069DE406AE0406AE2406BE440",
      INIT_26 => X"405AC1405BC3405CC4405EC6405FC74060C94060CB4061CC4062CE4063D04064",
      INIT_27 => X"4DB1404EB2404FB34051B54052B64053B84054B94056BB4057BC4058BE4059BF",
      INIT_28 => X"A4403DA5403FA64041A74042A84044A94045AA4047AC4048AD404AAE404BAF40",
      INIT_29 => X"402B9A402D9B402E9C40309D40329E40349F4035A04037A04039A1403AA2403C",
      INIT_2A => X"1794401894401A95401C95401E9640209640229740249840259840279940299A",
      INIT_2B => X"92400392400592400792400992400B92400D92400F9340119340139340159440",
      INIT_2C => X"40EF9340F19340F39240F59240F79240F99240FB9240FD9240FF924000924001",
      INIT_2D => X"DB9840DC9840DE9740E09640E29640E49540E69540E89440E99440EB9440ED93",
      INIT_2E => X"A140C9A040CBA040CC9F40CE9E40D09D40D29C40D39B40D59A40D79A40D99940",
      INIT_2F => X"40B8AD40B9AC40BBAA40BCA940BEA840BFA740C1A640C3A540C4A440C6A240C7",
      INIT_30 => X"A9BC40AABB40ACB940ADB840AEB640AFB540B1B340B2B240B3B140B5AF40B6AE",
      INIT_31 => X"CE409FCC40A0CB40A0C940A1C740A2C640A4C440A5C340A6C140A7BF40A8BE40",
      INIT_32 => X"4096E04097DE4098DC4098DB4099D9409AD7409AD5409BD3409CD2409DD0409E",
      INIT_33 => X"92F54092F34093F14093EF4093ED4094EB4094E94094E84095E64095E44096E2",
      INIT_34 => X"094092074092054092034092014092004092FF4092FD4092FB4092F94092F740",
      INIT_35 => X"40951C40951A40941840941740941540931340931140930F40920D40920B4092",
      INIT_36 => X"9D30409C2E409B2D409A2B409A2940992740982540982440972240962040961E",
      INIT_37 => X"4240A74140A63F40A53D40A43C40A23A40A13940A03740A035409F34409E3240",
      INIT_38 => X"40B55140B34F40B24E40B14D40AF4B40AE4A40AD4840AC4740AA4540A94440A8",
      INIT_39 => X"C65E40C45C40C35B40C15A40BF5940BE5840BC5740BB5640B95440B85340B652",
      INIT_3A => X"6740D76640D56640D36540D26440D06340CE6240CC6140CB6040C96040C75F40",
      INIT_3B => X"40EB6C40E96C40E86C40E66B40E46B40E26A40E06A40DE6940DC6840DB6840D9",
      INIT_3C => X"007B40FF6E40FD6E40FB6E40F96E40F76E40F56E40F36E40F16D40EF6D40ED6D",
      INIT_3D => X"7921157921137A21117A210F7A210C7A210A7B21087B21067B21047B21027B21",
      INIT_3E => X"212C73212A74212874212675212476212276212077211D77211B782119782117",
      INIT_3F => X"4168213F69213D6B213B6C213A6D21386E21366F213470213270213071212E72",
      INIT_40 => X"5A21525B21515D214F5E214D60214C61214A6221486421466521456621436721",
      INIT_41 => X"21624A21614C21604D215E4F215D51215B52215A542158552157572155582154",
      INIT_42 => X"6F36216E38216D3A216C3B216B3D21693F216841216743216645216546216448",
      INIT_43 => X"2021762221762421752621742821742A21732C21722E21713021703221703421",
      INIT_44 => X"217B0A217A0C217A0F217A11217A1321791521791721781921781B21771D2177",
      INIT_45 => X"7AF4217BF6217BF8217BFA217BFC217BFE217B00217B02217B04217B06217B08",
      INIT_46 => X"DC2176DE2177E02177E32178E52178E72179E92179EB217AED217AEF217AF121",
      INIT_47 => X"216EC8216FCA2170CC2170CE2171D02172D22173D42174D62174D82175DA2176",
      INIT_48 => X"61B42162B62164B82165BA2166BB2167BD2168BF2169C1216BC3216CC5216DC6",
      INIT_49 => X"A32152A52154A62155A82157A92158AB215AAC215BAE215DAF215EB12160B321",
      INIT_4A => X"213F9721419821439921459A21469B21489C214A9E214C9F214DA0214FA22151",
      INIT_4B => X"2A8C212C8D212E8E21308F213290213490213691213892213A93213B94213D95",
      INIT_4C => X"86211587211787211988211B88211D8921208921228A21248A21268B21288C21",
      INIT_4D => X"21FE85210085210285210485210685210885210A85210C86210F862111862113",
      INIT_4E => X"E78821E98721EB8721ED8621EF8621F18621F48621F68521F88521FA8521FC85",
      INIT_4F => X"8F21D28E21D48D21D68C21D88C21DA8B21DC8A21DE8A21E08921E38921E58821",
      INIT_50 => X"21BD9921BF9821C19721C39521C59421C69321C89221CA9121CC9021CE9021D0",
      INIT_51 => X"ABA821ACA621AEA521AFA321B1A221B3A021B49F21B69E21B89C21BA9B21BB9A",
      INIT_52 => X"BA219CB8219EB6219FB421A0B321A2B121A3AF21A5AE21A6AC21A8AB21A9A921",
      INIT_53 => X"2190CC2191CA2192C82193C62194C52195C32197C12198BF2199BD219ABB219B",
      INIT_54 => X"89E32189E0218ADE218ADC218BDA218CD8218CD6218DD4218ED2218FD02190CE",
      INIT_55 => X"FA2185F82185F62186F42186F12186EF2186ED2187EB2187E92188E72188E521",
      INIT_56 => X"21860F21860C21850A2185082185062185042185022185002185FE2185FC2185",
      INIT_57 => X"8B26218A24218A2221892021891D21881B218819218717218715218613218611",
      INIT_58 => X"3B21933A219238219136219034219032218F30218E2E218D2C218C2A218C2821",
      INIT_59 => X"21A04D219F4C219E4A219C48219B46219A4521994321984121973F21953D2194",
      INIT_5A => X"B15E21AF5D21AE5B21AC5A21AB5821A95721A85521A65421A55221A35121A24F",
      INIT_5B => X"6C21C36B21C16921BF6821BD6721BB6621BA6521B86421B66221B46121B36021",
      INIT_5C => X"21D87421D67421D47321D27221D07121CE7021CC7021CA6F21C86E21C66D21C5",
      INIT_5D => X"EF7A21ED7A21EB7921E97921E77821E57821E37721E07721DE7621DC7621DA75",
      INIT_5E => X"7F00047F00027F00008021FE7B21FC7B21FA7B21F87B21F67B21F47A21F17A21",
      INIT_5F => X"001C7C001A7D00187D00167E00147E00117E000F7F000D7F000B7F00087F0006",
      INIT_60 => X"3474003275002F76002D77002B7800297900277900257A00237B00217B001E7C",
      INIT_61 => X"6800476A00456B00436C00416D00406E003E6F003C71003A7200387300367400",
      INIT_62 => X"005A5A00585C00575D00555F005360005262005063004E64004D66004B670049",
      INIT_63 => X"6A4700684900674B00664D00644E006350006252006053005F55005D57005C58",
      INIT_64 => X"3200743400743600733800723A00713C006F3E006E40006D41006C43006B4500",
      INIT_65 => X"007C1C007C1E007B21007B23007A2500792700792900782B00772D00762F0075",
      INIT_66 => X"7F04007F06007F08007F0B007F0D007F0F007E11007E14007E16007D18007D1A",
      INIT_67 => X"EC007EEF007FF1007FF3007FF5007FF8007FFA007FFC007FFE008000007F0200",
      INIT_68 => X"0079D70079D9007ADB007BDD007BDF007CE2007CE4007DE6007DE8007EEA007E",
      INIT_69 => X"6EC0006FC20071C40072C60073C80074CA0074CC0075CE0076D10077D30078D5",
      INIT_6A => X"AD0062AE0063B00064B20066B30067B50068B7006AB9006BBB006CBD006DBF00",
      INIT_6B => X"00509D00529E0053A00055A10057A30058A4005AA6005CA8005DA9005FAB0060",
      INIT_6C => X"3C8F003E91004092004193004394004595004796004998004B99004D9A004E9C",
      INIT_6D => X"86002787002987002B88002D89002F8A00328B00348C00368C00388D003A8E00",
      INIT_6E => X"000F81001182001482001682001883001A83001C84001E840021850023850025",
      INIT_6F => X"F88100FA8100FC8100FE81000080000281000481000681000881000B81000D81",
      INIT_70 => X"8500E28400E48400E68300E88300EA8200EC8200EF8200F18100F38100F58100",
      INIT_71 => X"00CA8C00CC8C00CE8B00D18A00D38900D58800D78700D98700DB8600DD8500DF",
      INIT_72 => X"B59900B79800B99600BB9500BD9400BF9300C09200C29100C48F00C68E00C88D",
      INIT_73 => X"A900A4A800A6A600A8A400A9A300ABA100ADA000AE9E00B09D00B29C00B39A00",
      INIT_74 => X"0095BB0096B90098B70099B5009AB3009CB2009DB0009EAE00A0AD00A1AB00A3",
      INIT_75 => X"8AD1008BCE008CCC008CCA008DC8008EC6008FC40091C20092C00093BF0094BD",
      INIT_76 => X"E80083E60084E40084E20085DF0085DD0086DB0087D90087D70088D50089D300",
      INIT_77 => X"0081FE0081FC0081FA0081F80081F50081F30081F10082EF0082EC0082EA0083",
      INIT_78 => X"821600821400821100810F00810D00810B008108008106008104008102008000",
      INIT_79 => X"2D00882B00872900872700862500852300852100841E00841C00831A00831800",
      INIT_7A => X"00934100924000913E008F3C008E3A008D38008C36008C34008B32008A2F0089",
      INIT_7B => X"A15500A053009E52009D50009C4E009A4D00994B009849009647009545009443",
      INIT_7C => X"6600B26400B06300AE6200AD6000AB5F00A95D00A85C00A65A00A45800A35700",
      INIT_7D => X"00C67200C47100C26F00C06E00BF6D00BD6C00BB6B00B96A00B76800B56700B3",
      INIT_7E => X"DD7B00DB7A00D97900D77900D57800D37700D17600CE7500CC7400CA7400C873",
      INIT_7F => X"7F00F37F00F17F00EF7E00EC7E00EA7E00E87D00E67D00E47C00E27C00DF7B00",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"85022185022185012185012185002185002100FE7F00FC7F00FA7F00F87F00F5",
      INIT_01 => X"091F850820850820850720850620850620850520850520850420850420850320",
      INIT_02 => X"1D850E1D850E1E850D1E850C1E850C1E850B1E850B1F850A1F850A1F85091F85",
      INIT_03 => X"85131A85131A85131B85121B85121B85111C85111C85101C85101C850F1D850F",
      INIT_04 => X"181685181685171785171785171785161885161885151985151985141985141A",
      INIT_05 => X"11851C11851B12851B12851B13851A13851A13851A1485191485191585191585",
      INIT_06 => X"851E0B851E0C851E0C851E0D851E0E851D0E851D0F851D0F851C10851C10851C",
      INIT_07 => X"2005852006852006852007852008852008851F09851F09851F0A851F0A851F0B",
      INIT_08 => X"0085210085210085210185210185210285210285200385200485200485200585",
      INIT_09 => X"8520FA8520FB8520FB8520FC8520FC8520FD8521FE8521FE8521FF8521FF8521",
      INIT_0A => X"1EF4851EF5851FF5851FF6851FF6851FF7851FF78520F88520F88520F98520FA",
      INIT_0B => X"EE851CEF851CEF851CF0851CF0851DF1851DF1851DF2851EF2851EF3851EF485",
      INIT_0C => X"8518EA8518EA8519EB8519EB8519EC851AEC851AED851AED851BED851BEE851B",
      INIT_0D => X"13E68513E68514E68514E78515E78515E78516E88516E88517E98517E98517E9",
      INIT_0E => X"E2850EE3850FE3850FE38510E48510E48511E48511E48512E58512E58513E585",
      INIT_0F => X"8508E08509E18509E1850AE1850AE1850BE1850BE2850CE2850CE2850DE2850E",
      INIT_10 => X"02DF8502DF8503E08504E08504E08505E08505E08506E08506E08507E08508E0",
      INIT_11 => X"E085FDE085FEDF85FEDF85FFDF85FFDF8500DF8500DF8500DF8501DF8501DF85",
      INIT_12 => X"85F7E185F7E185F8E085F8E085F9E085FAE085FAE085FBE085FBE085FCE085FC",
      INIT_13 => X"F1E385F1E385F2E385F2E285F3E285F4E285F4E285F5E285F5E185F6E185F6E1",
      INIT_14 => X"E785ECE685EDE685EDE685EDE585EEE585EEE585EFE485EFE485F0E485F0E485",
      INIT_15 => X"85E7EB85E8EA85E8EA85E9E985E9E985E9E985EAE885EAE885EBE785EBE785EC",
      INIT_16 => X"E4F085E4EF85E4EF85E5EE85E5EE85E5ED85E6ED85E6ED85E6EC85E7EC85E7EB",
      INIT_17 => X"F685E1F585E2F585E2F485E2F485E2F385E2F285E3F285E3F185E3F185E4F085",
      INIT_18 => X"85E0FB85E0FB85E0FA85E0FA85E0F985E0F885E0F885E1F785E1F785E1F685E1",
      INIT_19 => X"DF0185DF0085DF0085DF0085DFFF85DFFF85DFFE85DFFE85E0FD85E0FC85E0FC",
      INIT_1A => X"0785E00685E00685E00585E00585E00485E00485E00385DF0285DF0285DF0185",
      INIT_1B => X"85E20C85E20C85E20B85E10B85E10A85E10A85E10985E10985E00885E00885E0",
      INIT_1C => X"E51285E51285E41185E41185E41085E41085E30F85E30F85E30E85E20E85E20D",
      INIT_1D => X"1785E91785E81685E81685E71585E71585E71485E61485E61385E61385E51385",
      INIT_1E => X"85ED1B85ED1A85ED1A85EC1A85EC1985EB1985EB1985EA1885EA1885E91785E9",
      INIT_1F => X"F31E85F21E85F21D85F11D85F11D85F01C85F01C85EF1C85EF1C85EE1B85EE1B",
      INIT_20 => X"2085F82085F82085F71F85F71F85F61F85F61F85F51F85F51E85F41E85F41E85",
      INIT_21 => X"85FF2185FE2185FE2185FD2085FC2085FC2085FB2085FB2085FA2085FA2085F9",
      INIT_22 => X"083F92073F92063F92053F92043F92033F92023F92013F92004085002185FF21",
      INIT_23 => X"3C92133C92123D92113D92103D920F3E920E3E920D3E920C3E920B3F920A3F92",
      INIT_24 => X"921F37921E38921D39921C39921B3A921A3A92193A92173B92163B92153C9214",
      INIT_25 => X"2931922831922732922633922533922434922335922235922136922036922037",
      INIT_26 => X"28923129923029922F2A922E2B922E2C922D2D922C2E922B2E922A2F92293092",
      INIT_27 => X"92371F9237209236209236219235229235239234249233259233269232279231",
      INIT_28 => X"3C13923C14923C15923B16923B17923A19923A1A923A1B92391C92391D92381E",
      INIT_29 => X"07923F08923F0A923F0B923E0C923E0D923E0E923E0F923D10923D11923D1292",
      INIT_2A => X"923FFD923FFE923FFF924000923F01923F02923F03923F04923F05923F06923F",
      INIT_2B => X"3EF1923EF2923EF3923EF4923FF5923FF6923FF8923FF9923FFA923FFB923FFC",
      INIT_2C => X"E5923AE6923AE7923BE9923BEA923CEB923CEC923CED923DEE923DEF923DF092",
      INIT_2D => X"9234DC9235DD9235DE9236DF9236E09237E09237E19238E29239E39239E4923A",
      INIT_2E => X"2CD2922DD3922ED4922ED5922FD69230D79231D79231D89232D99233DA9233DB",
      INIT_2F => X"CB9223CB9224CC9225CD9226CD9227CE9228CF9229CF9229D0922AD1922BD292",
      INIT_30 => X"9219C6921AC6921BC6921CC7921DC7921EC8921FC99220C99220CA9221CA9222",
      INIT_31 => X"0DC2920EC2920FC29210C39211C39212C39213C49214C49215C49216C59217C5",
      INIT_32 => X"C19202C19203C19204C19205C19206C19207C19208C1920AC1920BC1920CC292",
      INIT_33 => X"92F6C192F8C192F9C192FAC192FBC192FCC192FDC192FEC192FFC19200C09201",
      INIT_34 => X"EBC492ECC492EDC492EEC392EFC392F0C392F1C292F2C292F3C292F4C292F5C1",
      INIT_35 => X"CA92E0C992E1C992E2C892E3C792E4C792E5C692E6C692E7C692E9C592EAC592",
      INIT_36 => X"92D7D092D7CF92D8CF92D9CE92DACD92DBCD92DCCC92DDCB92DECB92DFCA92E0",
      INIT_37 => X"CED992CFD892CFD792D0D792D1D692D2D592D2D492D3D392D4D292D5D292D6D1",
      INIT_38 => X"E392C8E292C9E192C9E092CAE092CADF92CBDE92CBDD92CCDC92CDDB92CDDA92",
      INIT_39 => X"92C3EE92C4ED92C4EC92C4EB92C5EA92C5E992C6E792C6E692C6E592C7E492C7",
      INIT_3A => X"C1FA92C1F992C1F892C1F692C1F592C2F492C2F392C2F292C2F192C3F092C3EF",
      INIT_3B => X"0592C10492C10392C10292C10192C00092C1FF92C1FE92C1FD92C1FC92C1FB92",
      INIT_3C => X"92C31092C20F92C20E92C20D92C20C92C10B92C10A92C10892C10792C10692C1",
      INIT_3D => X"C71C92C61B92C61A92C61992C51792C51692C41592C41492C41392C31292C311",
      INIT_3E => X"2692CD2592CC2492CB2392CB2292CA2192CA2092C92092C91F92C81E92C71D92",
      INIT_3F => X"92D52E92D42E92D32D92D22C92D22B92D12A92D02992CF2992CF2892CE2792CD",
      INIT_40 => X"DF3692DE3592DD3592DC3492DB3392DA3392D93292D83192D73192D73092D62F",
      INIT_41 => X"3B92E93B92E73A92E63A92E53A92E43992E33992E23892E13792E03792E03692",
      INIT_42 => X"92F43E92F33E92F23E92F13E92F03D92EF3D92EE3D92ED3C92EC3C92EB3C92EA",
      INIT_43 => X"005A92FF3F92FE3F92FD3F92FC3F92FB3F92FA3F92F93F92F83F92F63F92F53F",
      INIT_44 => X"58A60F59A60E59A60C59A60B59A6095AA6075AA6065AA6045AA6035AA6015AA6",
      INIT_45 => X"A62054A61E55A61D55A61B56A61A56A61857A61757A61557A61458A61258A611",
      INIT_46 => X"2F4CA62E4DA62D4EA62B4FA62A4FA62950A62751A62652A62452A62353A62153",
      INIT_47 => X"42A63C43A63B44A63A45A63846A63747A63648A63549A6334AA6324BA6314BA6",
      INIT_48 => X"A64836A64737A64638A6453AA6443BA6433CA6423DA6413EA64040A63E41A63D",
      INIT_49 => X"5127A65029A64F2AA64F2BA64E2DA64D2EA64C2FA64B31A64B32A64A33A64935",
      INIT_4A => X"17A65718A6561AA6561BA6551DA6551EA65420A65321A65323A65224A65226A6",
      INIT_4B => X"A65A07A65A09A6590BA6590CA6590EA6590FA65811A65812A65814A65715A657",
      INIT_4C => X"5AF7A65AF9A65AFAA65AFCA65AFDA65AFFA65A00A65A01A65A03A65A04A65A06",
      INIT_4D => X"E6A657E8A657E9A657EBA658ECA658EEA658EFA659F1A659F2A659F4A659F5A6",
      INIT_4E => X"A650D7A651D9A652DAA652DCA653DDA653DFA654E0A655E2A655E3A656E5A656",
      INIT_4F => X"47C9A648CAA649CBA64ACDA64BCEA64BCFA64CD1A64DD2A64ED3A64FD5A64FD6",
      INIT_50 => X"BCA63CBDA63DBEA63EBFA640C0A641C2A642C3A643C4A644C5A645C6A646C8A6",
      INIT_51 => X"A62EB3A62FB4A631B5A632B5A633B6A635B7A636B8A637B9A638BAA63ABBA63B",
      INIT_52 => X"1EABA620ACA621ADA623ADA624AEA626AEA627AFA629B0A62AB1A62BB1A62DB2",
      INIT_53 => X"A7A60FA7A611A8A612A8A614A8A615A9A617A9A618A9A61AAAA61BAAA61DABA6",
      INIT_54 => X"A6FFA6A600A6A601A6A603A6A604A6A606A6A607A6A609A6A60BA7A60CA7A60E",
      INIT_55 => X"EEA8A6EFA8A6F1A7A6F2A7A6F4A7A6F5A7A6F7A6A6F9A6A6FAA6A6FCA6A6FDA6",
      INIT_56 => X"ADA6DFADA6E0ACA6E2ABA6E3ABA6E5AAA6E6AAA6E8A9A6E9A9A6EBA9A6ECA8A6",
      INIT_57 => X"A6CFB5A6D1B4A6D2B3A6D3B2A6D5B1A6D6B1A6D7B0A6D9AFA6DAAEA6DCAEA6DD",
      INIT_58 => X"C2BFA6C3BEA6C4BDA6C5BCA6C6BBA6C8BAA6C9B9A6CAB8A6CBB7A6CDB6A6CEB5",
      INIT_59 => X"CDA6B7CBA6B8CAA6B9C9A6BAC8A6BBC6A6BCC5A6BDC4A6BEC3A6BFC2A6C0C0A6",
      INIT_5A => X"A6AEDAA6AFD9A6B0D7A6B1D6A6B1D5A6B2D3A6B3D2A6B4D1A6B5CFA6B5CEA6B6",
      INIT_5B => X"A9EBA6A9E9A6A9E8A6AAE6A6AAE5A6ABE3A6ABE2A6ACE0A6ADDFA6ADDDA6AEDC",
      INIT_5C => X"FCA6A6FAA6A6F9A6A6F7A6A7F5A6A7F4A6A7F2A6A7F1A6A8EFA6A8EEA6A8ECA6",
      INIT_5D => X"A6A70BA6A609A6A607A6A606A6A604A6A603A6A601A6A600A6A6FFA6A6FDA6A6",
      INIT_5E => X"AA1BA6AA1AA6A918A6A917A6A915A6A814A6A812A6A811A6A70FA6A70EA6A70C",
      INIT_5F => X"2BA6B12AA6B029A6AF27A6AE26A6AE24A6AD23A6AD21A6AC20A6AB1EA6AB1DA6",
      INIT_60 => X"A6BA38A6B937A6B836A6B735A6B633A6B532A6B531A6B42FA6B32EA6B22DA6B1",
      INIT_61 => X"C645A6C544A6C443A6C342A6C241A6C040A6BF3EA6BE3DA6BD3CA6BC3BA6BB3A",
      INIT_62 => X"4FA6D34EA6D24DA6D14CA6CF4BA6CE4BA6CD4AA6CB49A6CA48A6C947A6C846A6",
      INIT_63 => X"A6E355A6E255A6E054A6DF53A6DD53A6DC52A6DA52A6D951A6D750A6D64FA6D5",
      INIT_64 => X"F459A6F259A6F159A6EF58A6EE58A6EC58A6EB57A6E957A6E857A6E656A6E556",
      INIT_65 => X"6EC0036EC0016EC0006EA6FF5AA6FD5AA6FC5AA6FA5AA6F95AA6F75AA6F559A6",
      INIT_66 => X"C0186CC0176CC0156CC0136DC0116DC00F6DC00D6EC00B6EC0096EC0076EC005",
      INIT_67 => X"2D65C02B66C02966C02767C02568C02468C02269C0206AC01E6AC01C6BC01A6B",
      INIT_68 => X"5AC03D5BC03C5CC03A5EC0395FC03760C03560C03461C03262C03063C02E64C0",
      INIT_69 => X"C04E4EC04D4FC04B51C04A52C04853C04754C04556C04457C04258C04159C03F",
      INIT_6A => X"5B3DC05A3FC05941C05842C05744C05645C05447C05348C0524AC0514BC04F4D",
      INIT_6B => X"2BC0652DC0642EC06330C06232C06134C06035C06037C05F39C05E3AC05C3CC0",
      INIT_6C => X"C06C18C06B1AC06B1CC06A1EC06A20C06922C06824C06825C06727C06629C066",
      INIT_6D => X"6E03C06E05C06E07C06E09C06E0BC06E0DC06D0FC06D11C06D13C06C15C06C17",
      INIT_6E => X"EFC06DF1C06EF3C06EF5C06EF7C06EF9C06EFBC06EFDC06EFFC06E00C06E01C0",
      INIT_6F => X"C068DCC069DEC06AE0C06AE2C06BE4C06BE6C06CE8C06CE9C06CEBC06DEDC06D",
      INIT_70 => X"60C9C060CBC061CCC062CEC063D0C064D2C065D3C066D5C066D7C067D9C068DB",
      INIT_71 => X"B8C054B9C056BBC057BCC058BEC059BFC05AC1C05BC3C05CC4C05EC6C05FC7C0",
      INIT_72 => X"C045AAC047ACC048ADC04AAEC04BAFC04DB1C04EB2C04FB3C051B5C052B6C053",
      INIT_73 => X"349FC035A0C037A0C039A1C03AA2C03CA4C03DA5C03FA6C041A7C042A8C044A9",
      INIT_74 => X"96C02297C02498C02598C02799C0299AC02B9AC02D9BC02E9CC0309DC0329EC0",
      INIT_75 => X"C00D92C00F93C01193C01393C01594C01794C01894C01A95C01C95C01E96C020",
      INIT_76 => X"F992C0FB92C0FD92C0FF92C00092C00192C00392C00592C00792C00992C00B92",
      INIT_77 => X"95C0E695C0E894C0E994C0EB94C0ED93C0EF93C0F193C0F392C0F592C0F792C0",
      INIT_78 => X"C0D29CC0D39BC0D59AC0D79AC0D999C0DB98C0DC98C0DE97C0E096C0E296C0E4",
      INIT_79 => X"BFA7C0C1A6C0C3A5C0C4A4C0C6A2C0C7A1C0C9A0C0CBA0C0CC9FC0CE9EC0D09D",
      INIT_7A => X"B5C0B1B3C0B2B2C0B3B1C0B5AFC0B6AEC0B8ADC0B9ACC0BBAAC0BCA9C0BEA8C0",
      INIT_7B => X"C0A4C4C0A5C3C0A6C1C0A7BFC0A8BEC0A9BCC0AABBC0ACB9C0ADB8C0AEB6C0AF",
      INIT_7C => X"9AD7C09AD5C09BD3C09CD2C09DD0C09ECEC09FCCC0A0CBC0A0C9C0A1C7C0A2C6",
      INIT_7D => X"EBC094E9C094E8C095E6C095E4C096E2C096E0C097DEC098DCC098DBC099D9C0",
      INIT_7E => X"C092FFC092FDC092FBC092F9C092F7C092F5C092F3C093F1C093EFC093EDC094",
      INIT_7F => X"9313C09311C0930FC0920DC0920BC09209C09207C09205C09203C09201C09200",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"27C09825C09824C09722C09620C0961EC0951CC0951AC09418C09417C09415C0",
      INIT_01 => X"C0A139C0A037C0A035C09F34C09E32C09D30C09C2EC09B2DC09A2BC09A29C099",
      INIT_02 => X"AE4AC0AD48C0AC47C0AA45C0A944C0A842C0A741C0A63FC0A53DC0A43CC0A23A",
      INIT_03 => X"58C0BC57C0BB56C0B954C0B853C0B652C0B551C0B34FC0B24EC0B14DC0AF4BC0",
      INIT_04 => X"C0CE62C0CC61C0CB60C0C960C0C75FC0C65EC0C45CC0C35BC0C15AC0BF59C0BE",
      INIT_05 => X"E26AC0E06AC0DE69C0DC68C0DB68C0D967C0D766C0D566C0D365C0D264C0D063",
      INIT_06 => X"6EC0F56EC0F36EC0F16DC0EF6DC0ED6DC0EB6CC0E96CC0E86CC0E66BC0E46BC0",
      INIT_07 => X"DF0A7BDF087BDF067BDF047BDF027BDF007BC0FF6EC0FD6EC0FB6EC0F96EC0F7",
      INIT_08 => X"2276DF2077DF1D77DF1B78DF1978DF1779DF1579DF137ADF117ADF0F7ADF0C7A",
      INIT_09 => X"6EDF366FDF3470DF3270DF3071DF2E72DF2C73DF2A74DF2874DF2675DF2476DF",
      INIT_0A => X"DF4A62DF4864DF4665DF4566DF4367DF4168DF3F69DF3D6BDF3B6CDF3A6DDF38",
      INIT_0B => X"5B52DF5A54DF5855DF5757DF5558DF545ADF525BDF515DDF4F5EDF4D60DF4C61",
      INIT_0C => X"3FDF6841DF6743DF6645DF6546DF6448DF624ADF614CDF604DDF5E4FDF5D51DF",
      INIT_0D => X"DF732CDF722EDF7130DF7032DF7034DF6F36DF6E38DF6D3ADF6C3BDF6B3DDF69",
      INIT_0E => X"7915DF7917DF7819DF781BDF771DDF7720DF7622DF7624DF7526DF7428DF742A",
      INIT_0F => X"FEDF7B00DF7B02DF7B04DF7B06DF7B08DF7B0ADF7A0CDF7A0FDF7A11DF7A13DF",
      INIT_10 => X"DF79E9DF79EBDF7AEDDF7AEFDF7AF1DF7AF4DF7BF6DF7BF8DF7BFADF7BFCDF7B",
      INIT_11 => X"72D2DF73D4DF74D6DF74D8DF75DADF76DCDF76DEDF77E0DF77E3DF78E5DF78E7",
      INIT_12 => X"BDDF68BFDF69C1DF6BC3DF6CC5DF6DC6DF6EC8DF6FCADF70CCDF70CEDF71D0DF",
      INIT_13 => X"DF5AACDF5BAEDF5DAFDF5EB1DF60B3DF61B4DF62B6DF64B8DF65BADF66BBDF67",
      INIT_14 => X"489CDF4A9EDF4C9FDF4DA0DF4FA2DF51A3DF52A5DF54A6DF55A8DF57A9DF58AB",
      INIT_15 => X"90DF3691DF3892DF3A93DF3B94DF3D95DF3F97DF4198DF4399DF459ADF469BDF",
      INIT_16 => X"DF2089DF228ADF248ADF268BDF288CDF2A8CDF2C8DDF2E8EDF308FDF3290DF34",
      INIT_17 => X"0885DF0A85DF0C86DF0F86DF1186DF1386DF1587DF1787DF1988DF1B88DF1D89",
      INIT_18 => X"86DFF486DFF685DFF885DFFA85DFFC85DFFE85DF0085DF0285DF0485DF0685DF",
      INIT_19 => X"DFDC8ADFDE8ADFE089DFE389DFE588DFE788DFE987DFEB87DFED86DFEF86DFF1",
      INIT_1A => X"C693DFC892DFCA91DFCC90DFCE90DFD08FDFD28EDFD48DDFD68CDFD88CDFDA8B",
      INIT_1B => X"A0DFB49FDFB69EDFB89CDFBA9BDFBB9ADFBD99DFBF98DFC197DFC395DFC594DF",
      INIT_1C => X"DFA3AFDFA5AEDFA6ACDFA8ABDFA9A9DFABA8DFACA6DFAEA5DFAFA3DFB1A2DFB3",
      INIT_1D => X"95C3DF97C1DF98BFDF99BDDF9ABBDF9BBADF9CB8DF9EB6DF9FB4DFA0B3DFA2B1",
      INIT_1E => X"D8DF8CD6DF8DD4DF8ED2DF8FD0DF90CEDF90CCDF91CADF92C8DF93C6DF94C5DF",
      INIT_1F => X"DF86EDDF87EBDF87E9DF88E7DF88E5DF89E3DF89E0DF8ADEDF8ADCDF8BDADF8C",
      INIT_20 => X"8504DF8502DF8500DF85FEDF85FCDF85FADF85F8DF85F6DF86F4DF86F1DF86EF",
      INIT_21 => X"1BDF8819DF8717DF8715DF8613DF8611DF860FDF860CDF850ADF8508DF8506DF",
      INIT_22 => X"DF8F30DF8E2EDF8D2CDF8C2ADF8C28DF8B26DF8A24DF8A22DF8920DF891DDF88",
      INIT_23 => X"9A45DF9943DF9841DF973FDF953DDF943BDF933ADF9238DF9136DF9034DF9032",
      INIT_24 => X"57DFA855DFA654DFA552DFA351DFA24FDFA04DDF9F4CDF9E4ADF9C48DF9B46DF",
      INIT_25 => X"DFBA65DFB864DFB662DFB461DFB360DFB15EDFAF5DDFAE5BDFAC5ADFAB58DFA9",
      INIT_26 => X"CE70DFCC70DFCA6FDFC86EDFC66DDFC56CDFC36BDFC169DFBF68DFBD67DFBB66",
      INIT_27 => X"78DFE377DFE077DFDE76DFDC76DFDA75DFD874DFD674DFD473DFD272DFD071DF",
      INIT_28 => X"DFFA7BDFF87BDFF67BDFF47ADFF17ADFEF7ADFED7ADFEB79DFE979DFE778DFE5",
      INIT_29 => X"117E000F7F000D7F000B7F00087F00067F00047F00027F000080DFFE7BDFFC7B",
      INIT_2A => X"7900277900257A00237B00217B001E7C001C7C001A7D00187D00167E00147E00",
      INIT_2B => X"003E6F003C71003A72003873003674003474003275002F76002D77002B780029",
      INIT_2C => X"5262005063004E64004D66004B6700496800476A00456B00436C00416D00406E",
      INIT_2D => X"50006252006053005F55005D57005C58005A5A00585C00575D00555F00536000",
      INIT_2E => X"006F3E006E40006D41006C43006B45006A4700684900674B00664D00644E0063",
      INIT_2F => X"792700792900782B00772D00762F00753200743400743600733800723A00713C",
      INIT_30 => X"0F007E11007E14007E16007D18007D1A007C1C007C1E007B21007B23007A2500",
      INIT_31 => X"007FFA007FFC007FFE008000007F02007F04007F06007F08007F0B007F0D007F",
      INIT_32 => X"7CE2007CE4007DE6007DE8007EEA007EEC007EEF007FF1007FF3007FF5007FF8",
      INIT_33 => X"CA0074CC0075CE0076D10077D30078D50079D70079D9007ADB007BDD007BDF00",
      INIT_34 => X"0068B7006AB9006BBB006CBD006DBF006EC0006FC20071C40072C60073C80074",
      INIT_35 => X"58A4005AA6005CA8005DA9005FAB0060AD0062AE0063B00064B20066B30067B5",
      INIT_36 => X"95004796004998004B99004D9A004E9C00509D00529E0053A00055A10057A300",
      INIT_37 => X"00328B00348C00368C00388D003A8E003C8F003E910040920041930043940045",
      INIT_38 => X"1A83001C84001E84002185002385002586002787002987002B88002D89002F8A",
      INIT_39 => X"81000481000681000881000B81000D81000F8100118200148200168200188300",
      INIT_3A => X"00EC8200EF8200F18100F38100F58100F88100FA8100FC8100FE810000800002",
      INIT_3B => X"D58800D78700D98700DB8600DD8500DF8500E28400E48400E68300E88300EA82",
      INIT_3C => X"9300C09200C29100C48F00C68E00C88D00CA8C00CC8C00CE8B00D18A00D38900",
      INIT_3D => X"00ADA000AE9E00B09D00B29C00B39A00B59900B79800B99600BB9500BD9400BF",
      INIT_3E => X"9CB2009DB0009EAE00A0AD00A1AB00A3A900A4A800A6A600A8A400A9A300ABA1",
      INIT_3F => X"C6008FC40091C20092C00093BF0094BD0095BB0096B90098B70099B5009AB300",
      INIT_40 => X"0086DB0087D90087D70088D50089D3008AD1008BCE008CCC008CCA008DC8008E",
      INIT_41 => X"81F30081F10082EF0082EC0082EA0083E80083E60084E40084E20085DF0085DD",
      INIT_42 => X"0B0081080081060081040081020080000081FE0081FC0081FA0081F80081F500",
      INIT_43 => X"00852100841E00841C00831A00831800821600821400821100810F00810D0081",
      INIT_44 => X"8D38008C36008C34008B32008A2F00892D00882B008729008727008625008523",
      INIT_45 => X"4D00994B00984900964700954500944300934100924000913E008F3C008E3A00",
      INIT_46 => X"00A95D00A85C00A65A00A45800A35700A15500A053009E52009D50009C4E009A",
      INIT_47 => X"BD6C00BB6B00B96A00B76800B56700B36600B26400B06300AE6200AD6000AB5F",
      INIT_48 => X"7700D17600CE7500CC7400CA7400C87300C67200C47100C26F00C06E00BF6D00",
      INIT_49 => X"00E87D00E67D00E47C00E27C00DF7B00DD7B00DB7A00D97900D77900D57800D3",
      INIT_4A => X"008000FE7F00FC7F00FA7F00F87F00F57F00F37F00F17F00EF7E00EC7E00EA7E",
      INIT_4B => X"7D16007E14007E11007E0F007F0D007F0B007F08007F06007F04007F02007F00",
      INIT_4C => X"2D00772B007829007927007925007A23007B21007B1E007C1C007C1A007D1800",
      INIT_4D => X"006C41006D40006E3E006F3C00713A00723800733600743400743200752F0076",
      INIT_4E => X"5D55005F5300605200625000634E00644D00664B006749006847006A45006B43",
      INIT_4F => X"66004D64004E6300506200526000535F00555D00575C00585A005A58005C5700",
      INIT_50 => X"003872003A71003C6F003E6E00406D00416C00436B00456A004768004967004B",
      INIT_51 => X"217B00237A002579002779002978002B77002D76002F75003274003474003673",
      INIT_52 => X"7F000B7F000D7F000F7E00117E00147E00167D00187D001A7C001C7C001E7B00",
      INIT_53 => X"00F37F00F57F00F87F00FA7F00FC7F00FE8000007F00027F00047F00067F0008",
      INIT_54 => X"DB7B00DD7B00DF7C00E27C00E47D00E67D00E87E00EA7E00EC7E00EF7F00F17F",
      INIT_55 => X"7200C67300C87400CA7400CC7500CE7600D17700D37800D57900D77900D97A00",
      INIT_56 => X"00B26600B36700B56800B76A00B96B00BB6C00BD6D00BF6E00C06F00C27100C4",
      INIT_57 => X"A05500A15700A35800A45A00A65C00A85D00A95F00AB6000AD6200AE6300B064",
      INIT_58 => X"4100934300944500954700964900984B00994D009A4E009C50009D52009E5300",
      INIT_59 => X"00882D00892F008A32008B34008C36008C38008D3A008E3C008F3E0091400092",
      INIT_5A => X"821600821800831A00831C00841E00842100852300852500862700872900872B",
      INIT_5B => X"FE00810000800200810400810600810800810B00810D00810F00811100821400",
      INIT_5C => X"0083E80083EA0082EC0082EF0082F10081F30081F50081F80081FA0081FC0081",
      INIT_5D => X"8BD1008AD30089D50088D70087D90087DB0086DD0085DF0085E20084E40084E6",
      INIT_5E => X"BB0095BD0094BF0093C00092C20091C4008FC6008EC8008DCA008CCC008CCE00",
      INIT_5F => X"00A4A900A3AB00A1AD00A0AE009EB0009DB2009CB3009AB50099B70098B90096",
      INIT_60 => X"B79900B59A00B39C00B29D00B09E00AEA000ADA100ABA300A9A400A8A600A6A8",
      INIT_61 => X"8C00CA8D00C88E00C68F00C49100C29200C09300BF9400BD9500BB9600B99800",
      INIT_62 => X"00E28500DF8500DD8600DB8700D98700D78800D58900D38A00D18B00CE8C00CC",
      INIT_63 => X"FA8100F88100F58100F38100F18200EF8200EC8200EA8300E88300E68400E484",
      INIT_64 => X"81000F81000D81000B8100088100068100048100028000008100FE8100FC8100",
      INIT_65 => X"002786002585002385002184001E84001C83001A830018820016820014820011",
      INIT_66 => X"3E8F003C8E003A8D00388C00368C00348B00328A002F89002D88002B87002987",
      INIT_67 => X"9D00509C004E9A004D99004B9800499600479500459400439300419200409100",
      INIT_68 => X"0062AD0060AB005FA9005DA8005CA6005AA40058A30057A10055A000539E0052",
      INIT_69 => X"6FC0006EBF006DBD006CBB006BB9006AB70068B50067B30066B20064B00063AE",
      INIT_6A => X"D70079D50078D30077D10076CE0075CC0074CA0074C80073C60072C40071C200",
      INIT_6B => X"007EEC007EEA007EE8007DE6007DE4007CE2007CDF007BDD007BDB007AD90079",
      INIT_6C => X"6E043F6E023F6E00406EFE007FFC007FFA007FF8007FF5007FF3007FF1007FEF",
      INIT_6D => X"1C3E6C1A3E6C183E6C163F6D143F6D113F6D0F3F6E0D3F6E0B3F6E083F6E063F",
      INIT_6E => X"3A65323A662F3B662D3B672B3C68293C68273C69253D6A233D6A213D6B1E3E6B",
      INIT_6F => X"5A47355B45355C43365E41365F4037603E37603C38613A3962383963363A6434",
      INIT_70 => X"5A2D4E582E4F572E51552F525330535231545031564E32574D33584B33594934",
      INIT_71 => X"233D68243F6725416626426427446328456229476029485F2A4A5D2B4B5C2C4D",
      INIT_72 => X"2B741A2D741B2E731C30721D32711E346F1F356E20376D20396C213A6B223C6A",
      INIT_73 => X"7C0E187C0F1A7B101C7B111E7A12207913227914247815257716277617297519",
      INIT_74 => X"02037F03057F04077F05097F060B7F070D7E080F7E0A117E0B137D0C157D0D17",
      INIT_75 => X"EF7EF8F17FF9F37FFAF57FFBF77FFCF97FFDFB7FFEFD7FFFFF8000007F01017F",
      INIT_76 => X"79ECDC79EDDE7AEEE07BEFE27BF0E47CF1E67CF2E87DF3E97DF4EB7EF5ED7EF6",
      INIT_77 => X"E0C96FE1CB71E2CC72E3CE73E4D074E5D274E6D375E7D576E9D777EAD978EBDB",
      INIT_78 => X"B862D7B963D8BB64D9BC66DABE67DBBF68DCC16ADDC36BDEC46CDFC66DE0C76E",
      INIT_79 => X"50CFAA52CFAC53D0AD55D1AE57D2AF58D2B15AD3B25CD4B35DD5B55FD6B660D7",
      INIT_7A => X"C89F3EC9A040C9A041CAA143CAA245CBA447CBA549CCA64BCDA74DCDA84ECEA9",
      INIT_7B => X"9627C49729C4982BC4982DC5992FC59A32C69A34C69B36C69C38C79D3AC79E3C",
      INIT_7C => X"0FC19211C19314C19316C19318C2941AC2941CC2941EC29521C39523C39625C3",
      INIT_7D => X"C192FAC192FCC192FEC19200C09202C19204C19206C19208C1920BC1920DC192",
      INIT_7E => X"95E2C295E4C294E6C294E8C294EAC193ECC193EFC193F1C192F3C192F5C192F8",
      INIT_7F => X"CAC69CCCC69BCEC69AD1C59AD3C599D5C498D7C498D9C497DBC396DDC396DFC3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CDA7B7CCA6B9CBA5BBCBA4BDCAA2BFCAA1C0C9A0C2C9A0C4C89FC6C79EC8C79D",
      INIT_01 => X"B5A4D4B3A6D3B2A8D2B1A9D2AFABD1AEADD0ADAECFACB0CFAAB2CEA9B3CDA8B5",
      INIT_02 => X"95DEC496DDC398DCC199DBBF9ADABE9CD9BC9DD8BB9ED7B9A0D7B8A1D6B6A3D5",
      INIT_03 => X"E9D78BE7D58CE6D38CE5D28DE4D08EE3CE8FE2CC91E1CB92E0C993E0C794DFC6",
      INIT_04 => X"EB83F3E984F2E884F1E685F0E485EFE286EEE087EDDE87ECDC88EBDB89EAD98A",
      INIT_05 => X"81FFFF81FEFD81FDFB81FCF981FBF781FAF581F9F382F8F182F6EF82F5ED83F4",
      INIT_06 => X"0B13820A1182080F81070D81060B810509810407810305810203810101800000",
      INIT_07 => X"2788152587142487132286122085111E85101C840F1A840E18830D17830C1582",
      INIT_08 => X"932039922037911F358F1E348E1D328D1C308C1B2E8C1A2D8B192B8A17298916",
      INIT_09 => X"2A4AA029489E29479D28459C27449A264299254198243F96233D95223C94213A",
      INIT_0A => X"58B23257B03156AE3154AD3053AB2F52A92E51A82E4FA62D4EA42C4DA32B4BA1",
      INIT_0B => X"C63962C43861C23760C03760BF365FBD365EBB355CB9355BB7345AB53359B333",
      INIT_0C => X"3D6ADB3D6AD93C69D73C68D53C68D33B67D13B66CE3A66CC3A65CA3A64C83963",
      INIT_0D => X"6EF33F6EF13F6EEF3F6DEC3F6DEA3F6DE83E6CE63E6CE43E6CE23E6BDF3D6BDD",
      INIT_0E => X"0B6E3F086E3F066E3F046E3F026E3F006E40FE3F6EFC3F6EFA3F6EF83F6EF53F",
      INIT_0F => X"6A3D216B3D1E6B3E1C6C3E1A6C3E186C3E166D3F146D3F116D3F0F6E3F0D6E3F",
      INIT_10 => X"3938633936643A34653A32663A2F663B2D673B2B683C29683C27693C256A3D23",
      INIT_11 => X"4D58334B5933495A34475B35455C35435E36415F364060373E60373C61383A62",
      INIT_12 => X"4A2A5D4B2B5C4D2C5A4E2D584F2E57512E55522F5353305254315056314E5732",
      INIT_13 => X"206C3A216B3C226A3D23683F246741256642266444276345286247296048295F",
      INIT_14 => X"772716762917752B19742D1A742E1B73301C72321D71341E6F351F6E37206D39",
      INIT_15 => X"130B7D150C7D170D7C180E7C1A0F7B1C107B1E117A2012792213792414782515",
      INIT_16 => X"FF8000007F01017F03027F05037F07047F09057F0B067F0D077E0F087E110A7E",
      INIT_17 => X"7DEBF47EEDF57EEFF67EF1F87FF3F97FF5FA7FF7FB7FF9FC7FFBFD7FFDFE7FFF",
      INIT_18 => X"D7E977D9EA78DBEB79DCEC79DEED7AE0EE7BE2EF7BE4F07CE6F17CE8F27DE9F3",
      INIT_19 => X"DE6CC6DF6DC7E06EC9E06FCBE171CCE272CEE373D0E474D2E574D3E675D5E776",
      INIT_1A => X"5DB5D55FB6D660B8D762B9D763BBD864BCD966BEDA67BFDB68C1DC6AC3DD6BC4",
      INIT_1B => X"A7CD4DA8CD4EA9CE50AACF52ACCF53ADD055AED157AFD258B1D25AB2D35CB3D4",
      INIT_1C => X"C6389DC73A9EC73C9FC83EA0C940A0C941A1CA43A2CA45A4CB47A5CB49A6CC4B",
      INIT_1D => X"2195C32396C32596C32797C42998C42B98C42D99C52F9AC5329AC6349BC6369C",
      INIT_1E => X"92C10B92C10D92C10F92C11193C11493C11693C11894C21A94C21C94C21E95C2",
      INIT_1F => X"C1F392C1F592C1F892C1FA92C1FC92C1FE92C10092C00292C10492C10692C108",
      INIT_20 => X"DB96C3DD96C3DF95C3E295C2E494C2E694C2E894C2EA93C1EC93C1EF93C1F192",
      INIT_21 => X"9FC8C69EC7C89DC7CA9CC6CC9BC6CE9AC6D19AC5D399C5D598C4D798C4D997C4",
      INIT_22 => X"CFB2A9CEB3A8CDB5A7CDB7A6CCB9A5CBBBA4CBBDA2CABFA1CAC0A0C9C2A0C9C4",
      INIT_23 => X"A0B8D7A1B6D6A3B5D5A4B3D4A6B2D3A8B1D2A9AFD2ABAED1ADADD0AEACCFB0AA",
      INIT_24 => X"C9E093C7E094C6DF95C4DE96C3DD98C1DC99BFDB9ABEDA9CBCD99DBBD89EB9D7",
      INIT_25 => X"EC88DBEB89D9EA8AD7E98BD5E78CD3E68CD2E58DD0E48ECEE38FCCE291CBE192",
      INIT_26 => X"82EFF682EDF583EBF483E9F384E8F284E6F185E4F085E2EF86E0EE87DEED87DC",
      INIT_27 => X"030281010180000081FFFF81FDFE81FBFD81F9FC81F7FB81F5FA81F3F982F1F8",
      INIT_28 => X"0E83170D83150C82130B82110A820F08810D07810B0681090581070481050381",
      INIT_29 => X"8B2B198A2917892716882515872414872213862012851E11851C10841A0F8418",
      INIT_2A => X"3D23953C22943A2193392092372091351F8F341E8E321D8D301C8C2E1B8C2D1A",
      INIT_2B => X"2DA44D2CA34B2BA14A2AA048299E47299D45289C44279A4226994125983F2496",
      INIT_2C => X"B75A34B55933B35833B25732B05631AE5431AD5330AB522FA9512EA84F2EA64E",
      INIT_2D => X"653ACA643AC86339C66239C46138C26037C06037BF5F36BD5E36BB5C35B95B35",
      INIT_2E => X"3EE26B3EDF6B3DDD6A3DDB6A3DD9693CD7683CD5683CD3673BD1663BCE663ACC",
      INIT_2F => X"FA6E3FF86E3FF56E3FF36E3FF16E3FEF6D3FEC6D3FEA6D3FE86C3EE66C3EE46C",
      INIT_30 => X"7E000F7F000D7F000B7F00087F00067F00047F00027F00008000FE6E3FFC6E3F",
      INIT_31 => X"00277900257A00237B00217B001E7C001C7C001A7D00187D00167E00147E0011",
      INIT_32 => X"3E6F003C71003A72003873003674003474003275002F76002D77002B78002979",
      INIT_33 => X"62005063004E64004D66004B6700496800476A00456B00436C00416D00406E00",
      INIT_34 => X"006252006053005F55005D57005C58005A5A00585C00575D00555F0053600052",
      INIT_35 => X"6F3E006E40006D41006C43006B45006A4700684900674B00664D00644E006350",
      INIT_36 => X"2700792900782B00772D00762F00753200743400743600733800723A00713C00",
      INIT_37 => X"007E11007E14007E16007D18007D1A007C1C007C1E007B21007B23007A250079",
      INIT_38 => X"7FFA007FFC007FFE008000007F02007F04007F06007F08007F0B007F0D007F0F",
      INIT_39 => X"E2007CE4007DE6007DE8007EEA007EEC007EEF007FF1007FF3007FF5007FF800",
      INIT_3A => X"0074CC0075CE0076D10077D30078D50079D70079D9007ADB007BDD007BDF007C",
      INIT_3B => X"68B7006AB9006BBB006CBD006DBF006EC0006FC20071C40072C60073C80074CA",
      INIT_3C => X"A4005AA6005CA8005DA9005FAB0060AD0062AE0063B00064B20066B30067B500",
      INIT_3D => X"004796004998004B99004D9A004E9C00509D00529E0053A00055A10057A30058",
      INIT_3E => X"328B00348C00368C00388D003A8E003C8F003E91004092004193004394004595",
      INIT_3F => X"83001C84001E84002185002385002586002787002987002B88002D89002F8A00",
      INIT_40 => X"000481000681000881000B81000D81000F81001182001482001682001883001A",
      INIT_41 => X"EC8200EF8200F18100F38100F58100F88100FA8100FC8100FE81000080000281",
      INIT_42 => X"8800D78700D98700DB8600DD8500DF8500E28400E48400E68300E88300EA8200",
      INIT_43 => X"00C09200C29100C48F00C68E00C88D00CA8C00CC8C00CE8B00D18A00D38900D5",
      INIT_44 => X"ADA000AE9E00B09D00B29C00B39A00B59900B79800B99600BB9500BD9400BF93",
      INIT_45 => X"B2009DB0009EAE00A0AD00A1AB00A3A900A4A800A6A600A8A400A9A300ABA100",
      INIT_46 => X"008FC40091C20092C00093BF0094BD0095BB0096B90098B70099B5009AB3009C",
      INIT_47 => X"86DB0087D90087D70088D50089D3008AD1008BCE008CCC008CCA008DC8008EC6",
      INIT_48 => X"F30081F10082EF0082EC0082EA0083E80083E60084E40084E20085DF0085DD00",
      INIT_49 => X"0081080081060081040081020080000081FE0081FC0081FA0081F80081F50081",
      INIT_4A => X"852100841E00841C00831A00831800821600821400821100810F00810D00810B",
      INIT_4B => X"38008C36008C34008B32008A2F00892D00882B00872900872700862500852300",
      INIT_4C => X"00994B00984900964700954500944300934100924000913E008F3C008E3A008D",
      INIT_4D => X"A95D00A85C00A65A00A45800A35700A15500A053009E52009D50009C4E009A4D",
      INIT_4E => X"6C00BB6B00B96A00B76800B56700B36600B26400B06300AE6200AD6000AB5F00",
      INIT_4F => X"00D17600CE7500CC7400CA7400C87300C67200C47100C26F00C06E00BF6D00BD",
      INIT_50 => X"E87D00E67D00E47C00E27C00DF7B00DD7B00DB7A00D97900D77900D57800D377",
      INIT_51 => X"6EC0FE7F00FC7F00FA7F00F87F00F57F00F37F00F17F00EF7E00EC7E00EA7E00",
      INIT_52 => X"C2166DC1146DC1116DC10F6EC10D6EC10B6EC1086EC1066EC1046EC1026EC100",
      INIT_53 => X"2D67C52B68C42968C42769C4256AC3236AC3216BC31E6BC21C6CC21A6CC2186C",
      INIT_54 => X"5ECA415FCA4060C93E60C93C61C83A62C73863C73664C63465C63266C62F66C5",
      INIT_55 => X"D25552D15353D05254CF5056CF4E57CE4D58CD4B59CD495ACC475BCB455CCB43",
      INIT_56 => X"6642DA6444D96345D86247D76048D75F4AD65D4BD55C4DD45A4ED3584FD25751",
      INIT_57 => X"30E47232E37134E26F35E16E37E06D39E06C3ADF6B3CDE6A3DDD683FDC6741DB",
      INIT_58 => X"F07B1EEF7A20EE7922ED7924EC7825EB7727EA7629E9752BE7742DE6742EE573",
      INIT_59 => X"7F09FB7F0BFA7F0DF97E0FF87E11F67E13F57D15F47D17F37C18F27C1AF17B1C",
      INIT_5A => X"F5067FF7057FF9047FFB037FFD027FFF018000007F01FF7F03FE7F05FD7F07FC",
      INIT_5B => X"127BE2117BE4107CE60F7CE80E7DE90D7DEB0C7EED0B7EEF0A7EF1087FF3077F",
      INIT_5C => X"72CE1D73D01C74D21B74D31A75D51976D71777D91678DB1579DC1479DE137AE0",
      INIT_5D => X"BC2766BE2667BF2568C1246AC3236BC4226CC6216DC7206EC9206FCB1F71CC1E",
      INIT_5E => X"3055AE2F57AF2E58B12E5AB22D5CB32C5DB52B5FB62A60B82962B92963BB2864",
      INIT_5F => X"41A13643A23645A43547A53549A6344BA7334DA8334EA93250AA3152AC3153AD",
      INIT_60 => X"983C2D993B2F9A3B329A3A349B3A369C3A389D393A9E393C9F383EA03740A037",
      INIT_61 => X"3F16933F18943E1A943E1C943E1E953E21953D23963D25963D27973C29983C2B",
      INIT_62 => X"FE923F00924002923F04923F06923F08923F0B923F0D923F0F923F11933F1493",
      INIT_63 => X"943EE8943EEA933FEC933FEF933FF1923FF3923FF5923FF8923FFA923FFC923F",
      INIT_64 => X"3AD19A3BD3993BD5983CD7983CD9973CDB963DDD963DDF953DE2953EE4943EE6",
      INIT_65 => X"BBA435BDA236BFA136C0A037C2A037C49F38C69E39C89D39CA9C3ACC9B3ACE9A",
      INIT_66 => X"B12EA9AF2EABAE2FADAD30AEAC31B0AA31B2A932B3A833B5A733B7A634B9A535",
      INIT_67 => X"2499BF259ABE269CBC279DBB289EB929A0B829A1B62AA3B52BA4B32CA6B22DA8",
      INIT_68 => X"8CD21B8DD01C8ECE1D8FCC1E91CB1F92C92093C72094C62195C42296C32398C1",
      INIT_69 => X"E60F85E41085E21186E01287DE1387DC1488DB1589D9168AD7178BD5198CD31A",
      INIT_6A => X"0381F90481F70581F50681F30782F10882EF0A82ED0B83EB0C83E90D84E80E84",
      INIT_6B => X"810DF9810BFA8109FB8107FC8105FD8103FE8101FF80000081FF0181FD0281FB",
      INIT_6C => X"22ED8620EE851EEF851CF0841AF18418F28317F38315F48213F58211F6820FF8",
      INIT_6D => X"E18F34E28E32E38D30E48C2EE58C2DE68B2BE78A29E98927EA8825EB8724EC87",
      INIT_6E => X"9D45D89C44D99A42DA9941DB983FDC963DDD953CDE943ADF9339E09237E09135",
      INIT_6F => X"54CFAD53D0AB52D1A951D2A84FD2A64ED3A44DD4A34BD5A14AD6A048D79E47D7",
      INIT_70 => X"C9C060C9BF5FCABD5ECABB5CCBB95BCBB75ACCB559CDB358CDB257CEB056CFAE",
      INIT_71 => X"D768C4D568C4D367C5D166C5CE66C6CC65C6CA64C6C863C7C662C7C461C8C260",
      INIT_72 => X"6DC1EC6DC1EA6DC1E86CC2E66CC2E46CC2E26BC2DF6BC3DD6AC3DB6AC3D969C4",
      INIT_73 => X"92043F92023F92004092FE6EC1FC6EC1FA6EC1F86EC1F56EC1F36EC1F16EC1EF",
      INIT_74 => X"1C3E941A3E94183E94163F93143F93113F930F3F920D3F920B3F92083F92063F",
      INIT_75 => X"3A9B323A9A2F3B9A2D3B992B3C98293C98273C97253D96233D96213D951E3E95",
      INIT_76 => X"A64735A54535A44336A24136A14037A03E37A03C389F3A399E38399D363A9C34",
      INIT_77 => X"5A2DB2582EB1572EAF552FAE5330AD5231AC5031AA4E32A94D33A84B33A74934",
      INIT_78 => X"23C36824C16725BF6626BE6427BC6328BB6229B96029B85F2AB65D2BB55C2CB3",
      INIT_79 => X"D5741AD3741BD2731CD0721DCE711ECC6F1FCB6E20C96D20C76C21C66B22C46A",
      INIT_7A => X"7C0EE87C0FE67B10E47B11E27A12E07913DE7914DC7815DB7716D97617D77519",
      INIT_7B => X"02FD7F03FB7F04F97F05F77F06F57F07F37E08F17E0AEF7E0BED7D0CEB7D0DE9",
      INIT_7C => X"117EF80F7FF90D7FFA0B7FFB097FFC077FFD057FFE037FFF018000007F01FF7F",
      INIT_7D => X"79EC2479ED227AEE207BEF1E7BF01C7CF11A7CF2187DF3177DF4157EF5137EF6",
      INIT_7E => X"E0376FE13571E23472E33273E43074E52E74E62D75E72B76E92977EA2778EB25",
      INIT_7F => X"4862D74763D84564D94466DA4267DB4168DC3F6ADD3D6BDE3C6CDF3A6DE0396E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"50CF5652CF5453D05355D15257D25158D24F5AD34E5CD44D5DD54B5FD64A60D7",
      INIT_01 => X"C8613EC96040C96041CA5F43CA5E45CB5C47CB5B49CC5A4BCD594DCD584ECE57",
      INIT_02 => X"6A27C46929C4682BC4682DC5672FC56632C66634C66536C66438C7633AC7623C",
      INIT_03 => X"0FC16E11C16D14C16D16C16D18C26C1AC26C1CC26C1EC26B21C36B23C36A25C3",
      INIT_04 => X"C16EFAC16EFCC16EFEC16E00C06E02C16E04C16E06C16E08C16E0BC16E0DC16E",
      INIT_05 => X"6BE2C26BE4C26CE6C26CE8C26CEAC16DECC16DEFC16DF1C16EF3C16EF5C16EF8",
      INIT_06 => X"CAC664CCC665CEC666D1C566D3C567D5C468D7C468D9C469DBC36ADDC36ADFC3",
      INIT_07 => X"CD59B7CC5AB9CB5BBBCB5CBDCA5EBFCA5FC0C960C2C960C4C861C6C762C8C763",
      INIT_08 => X"4BA4D44DA6D34EA8D24FA9D251ABD152ADD053AECF54B0CF56B2CE57B3CD58B5",
      INIT_09 => X"95DE3C96DD3D98DC3F99DB419ADA429CD9449DD8459ED747A0D748A1D64AA3D5",
      INIT_0A => X"E9298BE72B8CE62D8CE52E8DE4308EE3328FE23491E13592E03793E03994DF3A",
      INIT_0B => X"1583F31784F21884F11A85F01C85EF1E86EE2087ED2287EC2488EB2589EA278A",
      INIT_0C => X"81FF0181FE0381FD0581FC0781FB0981FA0B81F90D82F80F82F61182F51383F4",
      INIT_0D => X"0BED820AEF8208F18107F38106F58105F78104F98103FB8102FD8101FF800000",
      INIT_0E => X"D98815DB8714DC8713DE8612E08511E28510E4840FE6840EE8830DE9830CEB82",
      INIT_0F => X"9320C79220C9911FCB8F1ECC8E1DCE8D1CD08C1BD28C1AD38B19D58A17D78916",
      INIT_10 => X"2AB6A029B89E29B99D28BB9C27BC9A26BE9925BF9824C19623C39522C49421C6",
      INIT_11 => X"A8B232A9B031AAAE31ACAD30ADAB2FAEA92EAFA82EB1A62DB2A42CB3A32BB5A1",
      INIT_12 => X"C6399EC4389FC237A0C037A0BF36A1BD36A2BB35A4B935A5B734A6B533A7B333",
      INIT_13 => X"3D96DB3D96D93C97D73C98D53C98D33B99D13B9ACE3A9ACC3A9BCA3A9CC8399D",
      INIT_14 => X"92F33F92F13F92EF3F93EC3F93EA3F93E83E94E63E94E43E94E23E95DF3D95DD",
      INIT_15 => X"0B0081080081060081040081020081000080FE3F92FC3F92FA3F92F83F92F53F",
      INIT_16 => X"00852100851E00841C00841A00831800831600821400821100820F00810D0081",
      INIT_17 => X"8E38008D36008C34008C32008B2F008A2D00892B008829008727008725008623",
      INIT_18 => X"4D009A4B00994900984700964500954300944100934000923E00913C008F3A00",
      INIT_19 => X"00AB5D00A95C00A85A00A65800A45700A35500A15300A052009E50009D4E009C",
      INIT_1A => X"BF6C00BD6B00BB6A00B96800B76700B56600B36400B26300B06200AE6000AD5F",
      INIT_1B => X"7700D37600D17500CE7400CC7400CA7300C87200C67100C46F00C26E00C06D00",
      INIT_1C => X"00EA7D00E87D00E67C00E47C00E27B00DF7B00DD7A00DB7900D97900D77800D5",
      INIT_1D => X"028000007F00FE7F00FC7F00FA7F00F87F00F57F00F37F00F17E00EF7E00EC7E",
      INIT_1E => X"7D00187E00167E00147E00117F000F7F000D7F000B7F00087F00067F00047F00",
      INIT_1F => X"002F77002D78002B7900297900277A00257B00237B00217C001E7C001C7D001A",
      INIT_20 => X"456C00436D00416E00406F003E71003C72003A73003874003674003475003276",
      INIT_21 => X"5D00575F005560005362005263005064004E66004D67004B6800496A00476B00",
      INIT_22 => X"00674D00664E006450006352006253006055005F57005D58005C5A005A5C0058",
      INIT_23 => X"743800733A00723C00713E006F40006E41006D43006C45006B47006A4900684B",
      INIT_24 => X"21007B23007B25007A2700792900792B00782D00772F00763200753400743600",
      INIT_25 => X"007F0B007F0D007F0F007F11007E14007E16007E18007D1A007D1C007C1E007C",
      INIT_26 => X"7FF3007FF5007FF8007FFA007FFC007FFE007F00008002007F04007F06007F08",
      INIT_27 => X"DB007ADD007BDF007BE2007CE4007CE6007DE8007DEA007EEC007EEF007EF100",
      INIT_28 => X"0071C60072C80073CA0074CC0074CE0075D10076D30077D50078D70079D90079",
      INIT_29 => X"63B20064B30066B50067B70068B9006ABB006BBD006CBF006DC0006EC2006FC4",
      INIT_2A => X"A00053A10055A30057A40058A6005AA8005CA9005DAB005FAD0060AE0062B000",
      INIT_2B => X"004093004194004395004596004798004999004B9A004D9C004E9D00509E0052",
      INIT_2C => X"2988002B89002D8A002F8B00328C00348C00368D00388E003A8F003C91003E92",
      INIT_2D => X"82001482001683001883001A84001C84001E8500218500238600258700278700",
      INIT_2E => X"00FC8100FE80000081000281000481000681000881000B81000D81000F820011",
      INIT_2F => X"E48300E68300E88200EA8200EC8200EF8100F18100F38100F58100F88100FA81",
      INIT_30 => X"8B00CE8A00D18900D38800D58700D78700D98600DB8500DD8500DF8400E28400",
      INIT_31 => X"00B99500BB9400BD9300BF9200C09100C28F00C48E00C68D00C88C00CA8C00CC",
      INIT_32 => X"A6A400A8A300A9A100ABA000AD9E00AE9D00B09C00B29A00B39900B59800B796",
      INIT_33 => X"B70098B50099B3009AB2009CB0009DAE009EAD00A0AB00A1A900A3A800A4A600",
      INIT_34 => X"008CCA008CC8008DC6008EC4008FC20091C00092BF0093BD0094BB0095B90096",
      INIT_35 => X"84E20084DF0085DD0085DB0086D90087D70087D50088D30089D1008ACE008BCC",
      INIT_36 => X"FA0081F80081F50081F30081F10081EF0082EC0082EA0082E80083E60083E400",
      INIT_37 => X"C1930FC1920DC1920BC19208C19206C19204C19202C19200C092FE0081FC0081",
      INIT_38 => X"9827C49725C39623C39621C3951EC2951CC2941AC29418C29416C19314C19311",
      INIT_39 => X"3EC9A03CC89F3AC79E38C79D36C69C34C69B32C69A2FC59A2DC5992BC49829C4",
      INIT_3A => X"CFAC50CFAA4ECEA94DCDA84BCDA749CCA647CBA545CBA443CAA241CAA140C9A0",
      INIT_3B => X"BB62D7B960D7B85FD6B65DD5B55CD4B35AD3B258D2B157D2AF55D1AE53D0AD52",
      INIT_3C => X"6FE1CB6EE0C96DE0C76CDFC66BDEC46ADDC368DCC167DBBF66DABE64D9BC63D8",
      INIT_3D => X"EDDE79ECDC78EBDB77EAD976E9D775E7D574E6D374E5D273E4D072E3CE71E2CC",
      INIT_3E => X"F37EF8F17EF6EF7EF5ED7DF4EB7DF3E97CF2E87CF1E67BF0E47BEFE27AEEE079",
      INIT_3F => X"7F03057F02037F01018000007FFFFF7FFEFD7FFDFB7FFCF97FFBF77FFAF57FF9",
      INIT_40 => X"0F1A7C0E187D0D177D0C157E0B137E0A117E080F7F070D7F060B7F05097F0407",
      INIT_41 => X"2E741A2D75192B7617297716277815257914247913227A12207B111E7B101C7C",
      INIT_42 => X"68243F6A233D6B223C6C213A6D20396E20376F1F35711E34721D32731C30741B",
      INIT_43 => X"2E4F5A2D4E5C2C4D5D2B4B5F2A4A602948622947632845642744662642672541",
      INIT_44 => X"5C47355B49345A4B33594D33584E3257503156523154533053552F52572E5158",
      INIT_45 => X"323A66343A65363A643839633A39623C38613E376040376041365F43365E4535",
      INIT_46 => X"3E6C1C3E6C1E3E6B213D6B233D6A253D6A273C69293C682B3C682D3B672F3B66",
      INIT_47 => X"6E043F6E063F6E083F6E0B3F6E0D3F6E0F3F6E113F6D143F6D163F6D183E6C1A",
      INIT_48 => X"EC3F6DEF3F6DF13F6EF33F6EF53F6EF83F6EFA3F6EFC3F6EFE3F6E00406E023F",
      INIT_49 => X"3C68D73C68D93C69DB3D6ADD3D6ADF3D6BE23E6BE43E6CE63E6CE83E6CEA3F6D",
      INIT_4A => X"5FC03760C23760C43861C63962C83963CA3A64CC3A65CE3A66D13B66D33B67D5",
      INIT_4B => X"AD3053AE3154B03156B23257B33358B53359B7345AB9355BBB355CBD365EBF36",
      INIT_4C => X"27449D28459E2947A02948A12A4AA32B4BA42C4DA62D4EA82E4FA92E51AB2F52",
      INIT_4D => X"328F1E34911F3592203793203994213A95223C96233D98243F9925419A26429C",
      INIT_4E => X"8612208713228714248815258916278A17298B192B8C1A2D8C1B2E8D1C308E1D",
      INIT_4F => X"060B81070D82080F820A11820B13830C15830D17840E18840F1A85101C85111E",
      INIT_50 => X"F781FCF981FDFB81FEFD81FFFF80000081010181020381030581040781050981",
      INIT_51 => X"85F0E484F1E684F2E883F3E983F4EB82F5ED82F6EF82F8F181F9F381FAF581FB",
      INIT_52 => X"E4D08CE5D28CE6D38BE7D58AE9D789EAD988EBDB87ECDC87EDDE86EEE085EFE2",
      INIT_53 => X"BE99DBBF98DCC196DDC395DEC494DFC693E0C792E0C991E1CB8FE2CC8EE3CE8D",
      INIT_54 => X"A9D2AFA8D2B1A6D3B2A4D4B3A3D5B5A1D6B6A0D7B89ED7B99DD8BB9CD9BC9ADA",
      INIT_55 => X"CAA2BBCBA4B9CBA5B7CCA6B5CDA7B3CDA8B2CEA9B0CFAAAECFACADD0ADABD1AE",
      INIT_56 => X"99D1C59ACEC69ACCC69BCAC69CC8C79DC6C79EC4C89FC2C9A0C0C9A0BFCAA1BD",
      INIT_57 => X"E8C294E6C294E4C294E2C295DFC395DDC396DBC396D9C497D7C498D5C498D3C5",
      INIT_58 => X"92C0FEC192FCC192FAC192F8C192F5C192F3C192F1C192EFC193ECC193EAC193",
      INIT_59 => X"C21693C11493C11193C10F92C10D92C10B92C10892C10692C10492C10292C100",
      INIT_5A => X"2D99C52B98C42998C42797C42596C32396C32195C31E95C21C94C21A94C21894",
      INIT_5B => X"A2CA41A1CA40A0C93EA0C93C9FC83A9EC7389DC7369CC6349BC6329AC62F9AC5",
      INIT_5C => X"D255AED153ADD052ACCF50AACF4EA9CE4DA8CD4BA7CD49A6CC47A5CB45A4CB43",
      INIT_5D => X"66BEDA64BCD963BBD862B9D760B8D75FB6D65DB5D55CB3D45AB2D358B1D257AF",
      INIT_5E => X"D0E472CEE371CCE26FCBE16EC9E06DC7E06CC6DF6BC4DE6AC3DD68C1DC67BFDB",
      INIT_5F => X"F07BE2EF7AE0EE79DEED79DCEC78DBEB77D9EA76D7E975D5E774D3E674D2E573",
      INIT_60 => X"7FF7FB7FF5FA7FF3F97EF1F87EEFF67EEDF57DEBF47DE9F37CE8F27CE6F17BE4",
      INIT_61 => X"0B067F09057F07047F05037F03027F01018000007FFFFF7FFDFE7FFBFD7FF9FC",
      INIT_62 => X"127B1E117B1C107C1A0F7C180E7D170D7D150C7E130B7E110A7E0F087F0D077F",
      INIT_63 => X"72321D73301C742E1B742D1A752B197629177727167825157924147922137A20",
      INIT_64 => X"4427664226674125683F246A3D236B3C226C3A216D39206E37206F351F71341E",
      INIT_65 => X"3055522F57512E584F2E5A4E2D5C4D2C5D4B2B5F4A2A60482962472963452864",
      INIT_66 => X"415F36435E36455C35475B35495A344B59334D58334E57325056315254315353",
      INIT_67 => X"683C2D673B2F663B32663A34653A36643A3863393A62393C61383E6037406037",
      INIT_68 => X"3F166D3F186C3E1A6C3E1C6C3E1E6B3E216B3D236A3D256A3D27693C29683C2B",
      INIT_69 => X"FE6E3F006E40026E3F046E3F066E3F086E3F0B6E3F0D6E3F0F6E3F116D3F146D",
      INIT_6A => X"6C3EE86C3EEA6D3FEC6D3FEF6D3FF16E3FF36E3FF56E3FF86E3FFA6E3FFC6E3F",
      INIT_6B => X"3AD1663BD3673BD5683CD7683CD9693CDB6A3DDD6A3DDF6B3DE26B3EE46C3EE6",
      INIT_6C => X"BB5C35BD5E36BF5F36C06037C26037C46138C66239C86339CA643ACC653ACE66",
      INIT_6D => X"4F2EA9512EAB522FAD5330AE5431B05631B25732B35833B55933B75A34B95B35",
      INIT_6E => X"249941259A42269C44279D45289E4729A04829A14A2AA34B2BA44D2CA64E2DA8",
      INIT_6F => X"8C2E1B8D301C8E321D8F341E91351F923720933920943A21953C22963D23983F",
      INIT_70 => X"1A0F851C10851E118620128722138724148825158927168A29178B2B198C2D1A",
      INIT_71 => X"03810704810905810B06810D07820F0882110A82130B83150C83170D84180E84",
      INIT_72 => X"81F3F981F5FA81F7FB81F9FC81FBFD81FDFE81FFFF8000008101018103028105",
      INIT_73 => X"DEED86E0EE85E2EF85E4F084E6F184E8F283E9F383EBF482EDF582EFF682F1F8",
      INIT_74 => X"E18FCCE28ECEE38DD0E48CD2E58CD3E68BD5E78AD7E989D9EA88DBEB87DCEC87",
      INIT_75 => X"9DBBD89CBCD99ABEDA99BFDB98C1DC96C3DD95C4DE94C6DF93C7E092C9E091CB",
      INIT_76 => X"ACCFADADD0ABAED1A9AFD2A8B1D2A6B2D3A4B3D4A3B5D5A1B6D6A0B8D79EB9D7",
      INIT_77 => X"C9C0A0C9BFA1CABDA2CABBA4CBB9A5CBB7A6CCB5A7CDB3A8CDB2A9CEB0AACFAE",
      INIT_78 => X"D798C4D598C4D399C5D19AC5CE9AC6CC9BC6CA9CC6C89DC7C69EC7C49FC8C2A0",
      INIT_79 => X"93C1EC93C1EA93C1E894C2E694C2E494C2E295C2DF95C3DD96C3DB96C3D997C4",
      INIT_7A => X"00048100028100008000FE92C1FC92C1FA92C1F892C1F592C1F392C1F192C1EF",
      INIT_7B => X"1C84001A83001883001682001482001182000F81000D81000B81000881000681",
      INIT_7C => X"8C00328B002F8A002D89002B88002987002787002586002385002185001E8400",
      INIT_7D => X"004796004595004394004193004092003E91003C8F003A8E00388D00368C0034",
      INIT_7E => X"5AA60058A40057A30055A10053A000529E00509D004E9C004D9A004B99004998",
      INIT_7F => X"B90068B70067B50066B30064B20063B00062AE0060AD005FAB005DA9005CA800",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0074CC0074CA0073C80072C60071C4006FC2006EC0006DBF006CBD006BBB006A",
      INIT_01 => X"7CE4007CE2007BDF007BDD007ADB0079D90079D70078D50077D30076D10075CE",
      INIT_02 => X"FC007FFA007FF8007FF5007FF3007FF1007EEF007EEC007EEA007DE8007DE600",
      INIT_03 => X"007E11007F0F007F0D007F0B007F08007F06007F04007F02008000007FFE007F",
      INIT_04 => X"7929007927007A25007B23007B21007C1E007C1C007D1A007D18007E16007E14",
      INIT_05 => X"40006F3E00713C00723A00733800743600743400753200762F00772D00782B00",
      INIT_06 => X"00625200635000644E00664D00674B006849006A47006B45006C43006D41006E",
      INIT_07 => X"506300526200536000555F00575D00585C005A5A005C58005D57005F55006053",
      INIT_08 => X"71003E6F00406E00416D00436C00456B00476A004968004B67004D66004E6400",
      INIT_09 => X"002779002979002B78002D77002F76003275003474003674003873003A72003C",
      INIT_0A => X"0F7F00117E00147E00167E00187D001A7D001C7C001E7C00217B00237B00257A",
      INIT_0B => X"7F00FA7F00FC7F00FE7F00008000027F00047F00067F00087F000B7F000D7F00",
      INIT_0C => X"00E27C00E47C00E67D00E87D00EA7E00EC7E00EF7E00F17F00F37F00F57F00F8",
      INIT_0D => X"CA7400CC7400CE7500D17600D37700D57800D77900D97900DB7A00DD7B00DF7B",
      INIT_0E => X"6700B76800B96A00BB6B00BD6C00BF6D00C06E00C26F00C47100C67200C87300",
      INIT_0F => X"00A45800A65A00A85C00A95D00AB5F00AD6000AE6200B06300B26400B36600B5",
      INIT_10 => X"954500964700984900994B009A4D009C4E009D50009E5200A05300A15500A357",
      INIT_11 => X"2F008B32008C34008C36008D38008E3A008F3C00913E00924000934100944300",
      INIT_12 => X"00831A00841C00841E00852100852300862500872700872900882B00892D008A",
      INIT_13 => X"810200810400810600810800810B00810D00810F008211008214008216008318",
      INIT_14 => X"EA0082EC0082EF0081F10081F30081F50081F80081FA0081FC0081FE00800000",
      INIT_15 => X"0088D50087D70087D90086DB0085DD0085DF0084E20084E40083E60083E80082",
      INIT_16 => X"93BF0092C00091C2008FC4008EC6008DC8008CCA008CCC008BCE008AD10089D3",
      INIT_17 => X"AB00A0AD009EAE009DB0009CB2009AB30099B50098B70096B90095BB0094BD00",
      INIT_18 => X"00B29C00B09D00AE9E00ADA000ABA100A9A300A8A400A6A600A4A800A3A900A1",
      INIT_19 => X"C68E00C48F00C29100C09200BF9300BD9400BB9500B99600B79800B59900B39A",
      INIT_1A => X"8500DB8600D98700D78700D58800D38900D18A00CE8B00CC8C00CA8C00C88D00",
      INIT_1B => X"00F38100F18100EF8200EC8200EA8200E88300E68300E48400E28400DF8500DD",
      INIT_1C => X"0B923F08923F06923F04923F02923F009240FE8100FC8100FA8100F88100F581",
      INIT_1D => X"963D21953D1E953E1C943E1A943E18943E16933F14933F11933F0F923F0D923F",
      INIT_1E => X"39389D39369C3A349B3A329A3A2F9A3B2D993B2B983C29983C27973C25963D23",
      INIT_1F => X"4DA8334BA73349A63447A53545A43543A23641A13640A0373EA0373C9F383A9E",
      INIT_20 => X"B62A5DB52B5CB32C5AB22D58B12E57AF2E55AE2F53AD3052AC3150AA314EA932",
      INIT_21 => X"206CC6216BC4226AC32368C12467BF2566BE2664BC2763BB2862B92960B8295F",
      INIT_22 => X"77D91676D71775D51974D31A74D21B73D01C72CE1D71CC1E6FCB1F6EC9206DC7",
      INIT_23 => X"ED0B7DEB0C7DE90D7CE80E7CE60F7BE4107BE2117AE01279DE1379DC1478DB15",
      INIT_24 => X"FF8000007FFF017FFD027FFB037FF9047FF7057FF5067FF3077EF1087EEF0A7E",
      INIT_25 => X"7D15F47E13F57E11F67E0FF87F0DF97F0BFA7F09FB7F07FC7F05FD7F03FE7F01",
      INIT_26 => X"29E97727EA7825EB7924EC7922ED7A20EE7B1EEF7B1CF07C1AF17C18F27D17F3",
      INIT_27 => X"DE6C3ADF6D39E06E37E06F35E17134E27232E37330E4742EE5742DE6752BE776",
      INIT_28 => X"5D4BD55F4AD66048D76247D76345D86444D96642DA6741DB683FDC6A3DDD6B3C",
      INIT_29 => X"59CD4D58CD4E57CE5056CF5254CF5353D05552D15751D2584FD25A4ED35C4DD4",
      INIT_2A => X"C63863C73A62C73C61C83E60C94060C9415FCA435ECA455CCB475BCB495ACC4B",
      INIT_2B => X"216BC3236AC3256AC32769C42968C42B68C42D67C52F66C53266C63465C63664",
      INIT_2C => X"6EC10B6EC10D6EC10F6EC1116DC1146DC1166DC1186CC21A6CC21C6CC21E6BC2",
      INIT_2D => X"C1F36EC1F56EC1F86EC1FA6EC1FC6EC1FE6EC1006EC0026EC1046EC1066EC108",
      INIT_2E => X"DB6AC3DD6AC3DF6BC3E26BC2E46CC2E66CC2E86CC2EA6DC1EC6DC1EF6DC1F16E",
      INIT_2F => X"61C8C662C7C863C7CA64C6CC65C6CE66C6D166C5D367C5D568C4D768C4D969C4",
      INIT_30 => X"CFB257CEB358CDB559CDB75ACCB95BCBBB5CCBBD5ECABF5FCAC060C9C260C9C4",
      INIT_31 => X"A048D7A14AD6A34BD5A44DD4A64ED3A84FD2A951D2AB52D1AD53D0AE54CFB056",
      INIT_32 => X"37E09339E0943ADF953CDE963DDD983FDC9941DB9A42DA9C44D99D45D89E47D7",
      INIT_33 => X"EC8825EB8927EA8A29E98B2BE78C2DE68C2EE58D30E48E32E38F34E29135E192",
      INIT_34 => X"8211F68213F58315F48317F38418F2841AF1851CF0851EEF8620EE8722ED8724",
      INIT_35 => X"FD0281FF018000008101FF8103FE8105FD8107FC8109FB810BFA810DF9820FF8",
      INIT_36 => X"0E83E90D83EB0C82ED0B82EF0A82F10881F30781F50681F70581F90481FB0381",
      INIT_37 => X"8BD5198AD71789D91688DB1587DC1487DE1386E01285E21185E41084E60F84E8",
      INIT_38 => X"C32395C42294C62193C72092C92091CB1F8FCC1E8ECE1D8DD01C8CD21B8CD31A",
      INIT_39 => X"2DA4B32CA3B52BA1B62AA0B8299EB9299DBB289CBC279ABE2699BF2598C12496",
      INIT_3A => X"B7A634B5A733B3A833B2A932B0AA31AEAC31ADAD30ABAE2FA9AF2EA8B12EA6B2",
      INIT_3B => X"9B3ACA9C3AC89D39C69E39C49F38C2A037C0A037BFA136BDA236BBA435B9A535",
      INIT_3C => X"3EE2953EDF953DDD963DDB963DD9973CD7983CD5983CD3993BD19A3BCE9A3ACC",
      INIT_3D => X"FA923FF8923FF5923FF3923FF1923FEF933FEC933FEA933FE8943EE6943EE494",
      INIT_3E => X"C16D0FC16E0DC16E0BC16E08C16E06C16E04C16E02C16E00C06EFE923FFC923F",
      INIT_3F => X"6827C46925C36A23C36A21C36B1EC26B1CC26C1AC26C18C26C16C16D14C16D11",
      INIT_40 => X"3EC9603CC8613AC76238C76336C66434C66532C6662FC5662DC5672BC46829C4",
      INIT_41 => X"CF5450CF564ECE574DCD584BCD5949CC5A47CB5B45CB5C43CA5E41CA5F40C960",
      INIT_42 => X"4562D74760D7485FD64A5DD54B5CD44D5AD34E58D24F57D25155D15253D05352",
      INIT_43 => X"6FE1356EE0376DE0396CDF3A6BDE3C6ADD3D68DC3F67DB4166DA4264D94463D8",
      INIT_44 => X"ED2279EC2478EB2577EA2776E92975E72B74E62D74E52E73E43072E33271E234",
      INIT_45 => X"0D7EF80F7EF6117EF5137DF4157DF3177CF2187CF11A7BF01C7BEF1E7AEE2079",
      INIT_46 => X"7F03FB7F02FD7F01FF8000007FFF017FFE037FFD057FFC077FFB097FFA0B7FF9",
      INIT_47 => X"0FE67C0EE87D0DE97D0CEB7E0BED7E0AEF7E08F17F07F37F06F57F05F77F04F9",
      INIT_48 => X"D2741AD37519D57617D77716D97815DB7914DC7913DE7A12E07B11E27B10E47C",
      INIT_49 => X"6824C16A23C36B22C46C21C66D20C76E20C96F1FCB711ECC721DCE731CD0741B",
      INIT_4A => X"2EB15A2DB25C2CB35D2BB55F2AB66029B86229B96328BB6427BC6626BE6725BF",
      INIT_4B => X"A44735A54934A64B33A74D33A84E32A95031AA5231AC5330AD552FAE572EAF58",
      INIT_4C => X"323A9A343A9B363A9C38399D3A399E3C389F3E37A04037A04136A14336A24535",
      INIT_4D => X"3E941C3E941E3E95213D95233D96253D96273C97293C982B3C982D3B992F3B9A",
      INIT_4E => X"92043F92063F92083F920B3F920D3F920F3F92113F93143F93163F93183E941A",
      INIT_4F => X"EC3F93EF3F93F13F92F33F92F53F92F83F92FA3F92FC3F92FE3F92004092023F",
      INIT_50 => X"3C98D73C98D93C97DB3D96DD3D96DF3D95E23E95E43E94E63E94E83E94EA3F93",
      INIT_51 => X"A1C037A0C237A0C4389FC6399EC8399DCA3A9CCC3A9BCE3A9AD13B9AD33B99D5",
      INIT_52 => X"AD30ADAE31ACB031AAB232A9B333A8B533A7B734A6B935A5BB35A4BD36A2BF36",
      INIT_53 => X"27BC9D28BB9E29B9A029B8A12AB6A32BB5A42CB3A62DB2A82EB1A92EAFAB2FAE",
      INIT_54 => X"CE8F1ECC911FCB9220C99320C79421C69522C49623C39824C19925BF9A26BE9C",
      INIT_55 => X"8612E08713DE8714DC8815DB8916D98A17D78B19D58C1AD38C1BD28D1CD08E1D",
      INIT_56 => X"06F58107F38208F1820AEF820BED830CEB830DE9840EE8840FE68510E48511E2",
      INIT_57 => X"0981FC0781FD0581FE0381FF018000008101FF8102FD8103FB8104F98105F781",
      INIT_58 => X"85F01C84F11A84F21883F31783F41582F51382F61182F80F81F90D81FA0B81FB",
      INIT_59 => X"E4308CE52E8CE62D8BE72B8AE92989EA2788EB2587EC2487ED2286EE2085EF1E",
      INIT_5A => X"4299DB4198DC3F96DD3D95DE3C94DF3A93E03992E03791E1358FE2348EE3328D",
      INIT_5B => X"A9D251A8D24FA6D34EA4D44DA3D54BA1D64AA0D7489ED7479DD8459CD9449ADA",
      INIT_5C => X"CA5EBBCB5CB9CB5BB7CC5AB5CD59B3CD58B2CE57B0CF56AECF54ADD053ABD152",
      INIT_5D => X"67D1C566CEC666CCC665CAC664C8C763C6C762C4C861C2C960C0C960BFCA5FBD",
      INIT_5E => X"E8C26CE6C26CE4C26CE2C26BDFC36BDDC36ADBC36AD9C469D7C468D5C468D3C5",
      INIT_5F => X"0000FEC16EFCC16EFAC16EF8C16EF5C16EF3C16EF1C16EEFC16DECC16DEAC16D",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_cordic is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \X_angle_reg[9]\ : out STD_LOGIC;
    \X_angle_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \X_rotator_Y0_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_rotator_Y0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer1_carry__1_i_4_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sY_multiplication_buffer1_carry__0_i_4_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SHIFT_RIGHT0_carry__0_i_4__5_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__1_i_4__4_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sX_multiplication_buffer_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \sigma0_inferred__0/i__carry__1_0\ : out STD_LOGIC;
    \sigma0_inferred__1/i___14_carry__1_0\ : out STD_LOGIC;
    \sigma0_inferred__2/i___37_carry__1_0\ : out STD_LOGIC;
    \sigma0_inferred__3/i__carry__5_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sY_multiplication_buffer6_carry__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer5_carry__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer4_carry__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer3_carry__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer1_carry__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sigma0_inferred__0/i__carry__1_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__0/i__carry__1_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__1/i___14_carry__1_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__1/i___14_carry__1_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__2/i___37_carry__1_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__2/i___37_carry__1_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__3/i__carry__5_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__3/i__carry__5_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sY_multiplication_buffer6_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer5_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer4_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer3_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer1_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sY_multiplication_buffer6_carry__1_i_1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sY_multiplication_buffer_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sY_multiplication_buffer_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sY_multiplication_buffer6_carry_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sY_multiplication_buffer6_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer5_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer5_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer4_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer4_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer3_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer2_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SHIFT_RIGHT0_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer6_carry__1_i_1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_cordic : entity is "cordic";
end design_1_top_level_0_0_cordic;

architecture STRUCTURE of design_1_top_level_0_0_cordic is
  signal A : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal A0_out : STD_LOGIC_VECTOR ( 25 to 25 );
  signal B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B0 : STD_LOGIC;
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SHIFT_RIGHT0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \^shift_right0_carry__0_i_4__5_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SHIFT_RIGHT0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \^shift_right0_carry__1_i_4__4_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SHIFT_RIGHT0_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \^x_angle_reg[9]\ : STD_LOGIC;
  signal \^x_angle_reg[9]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^x_rotator_y0_reg[11]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^x_rotator_y0_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Xt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Yt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \Z_rotator_Y0[11]_i_3_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0[11]_i_4_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0[11]_i_5_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0[4]_i_3_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0[4]_i_4_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0[4]_i_5_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0[4]_i_6_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0[4]_i_7_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0[8]_i_3_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0[8]_i_4_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0[8]_i_5_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0[8]_i_6_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \i___14_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___14_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___14_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___14_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___14_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___14_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___28_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___28_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___28_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i___28_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___37_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___37_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_1\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_6\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_1\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_6\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \in__0\ : STD_LOGIC;
  signal sX_multiplication_buffer0 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal sX_multiplication_buffer_i_1_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_2_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_32_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_35_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_36_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_37_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_38_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_39_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_3_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_40_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_4_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_5_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_6_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_7_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_8_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_n_100 : STD_LOGIC;
  signal sX_multiplication_buffer_n_101 : STD_LOGIC;
  signal sX_multiplication_buffer_n_102 : STD_LOGIC;
  signal sX_multiplication_buffer_n_103 : STD_LOGIC;
  signal sX_multiplication_buffer_n_104 : STD_LOGIC;
  signal sX_multiplication_buffer_n_105 : STD_LOGIC;
  signal sX_multiplication_buffer_n_82 : STD_LOGIC;
  signal sX_multiplication_buffer_n_95 : STD_LOGIC;
  signal sX_multiplication_buffer_n_96 : STD_LOGIC;
  signal sX_multiplication_buffer_n_97 : STD_LOGIC;
  signal sX_multiplication_buffer_n_98 : STD_LOGIC;
  signal sX_multiplication_buffer_n_99 : STD_LOGIC;
  signal sY_multiplication_buffer0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sY_multiplication_buffer00_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sY_multiplication_buffer1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \^sy_multiplication_buffer1_carry__0_i_4_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sY_multiplication_buffer1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \^sy_multiplication_buffer1_carry__1_i_4_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sY_multiplication_buffer1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_n_3\ : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_i_1_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_i_2_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_i_3_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_i_4_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_7\ : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_i_1_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_i_2_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_i_3_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_i_4_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_7\ : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_i_1_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_i_2_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_i_3_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_i_4_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_7\ : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_i_1_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_i_2_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_i_3_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_i_4_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_7\ : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_i_1_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_i_2_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_i_3_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_i_4_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_7\ : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_i_1_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_i_1_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_i_1_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_i_1_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_i_1_n_7 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_i_2_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_i_3_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_i_4_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_i_5_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_i_6_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_i_7_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_i_8_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_i_9_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_7 : STD_LOGIC;
  signal sY_multiplication_buffer_i_13_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer_i_13_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer_i_13_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer_i_14_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer_i_14_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer_i_14_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer_i_15_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_15_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer_i_15_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer_i_15_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer_i_16_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_16_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer_i_16_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer_i_16_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer_i_17_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_17_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer_i_17_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer_i_17_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer_i_18_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_18_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer_i_18_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer_i_18_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer_i_19_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_20_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_21_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_22_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_23_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_24_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_25_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_26_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_28_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_29_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_30_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_31_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_33_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_34_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_36_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_41_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_42_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_43_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_44_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_n_100 : STD_LOGIC;
  signal sY_multiplication_buffer_n_101 : STD_LOGIC;
  signal sY_multiplication_buffer_n_102 : STD_LOGIC;
  signal sY_multiplication_buffer_n_103 : STD_LOGIC;
  signal sY_multiplication_buffer_n_104 : STD_LOGIC;
  signal sY_multiplication_buffer_n_105 : STD_LOGIC;
  signal sY_multiplication_buffer_n_82 : STD_LOGIC;
  signal sY_multiplication_buffer_n_95 : STD_LOGIC;
  signal sY_multiplication_buffer_n_96 : STD_LOGIC;
  signal sY_multiplication_buffer_n_97 : STD_LOGIC;
  signal sY_multiplication_buffer_n_98 : STD_LOGIC;
  signal sY_multiplication_buffer_n_99 : STD_LOGIC;
  signal \sigma0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_n_2\ : STD_LOGIC;
  signal \sigma0_carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_carry__1_n_7\ : STD_LOGIC;
  signal sigma0_carry_i_1_n_0 : STD_LOGIC;
  signal sigma0_carry_i_2_n_0 : STD_LOGIC;
  signal sigma0_carry_i_3_n_0 : STD_LOGIC;
  signal sigma0_carry_i_4_n_0 : STD_LOGIC;
  signal \sigma0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal sigma0_carry_i_6_n_0 : STD_LOGIC;
  signal sigma0_carry_i_7_n_0 : STD_LOGIC;
  signal sigma0_carry_i_8_n_0 : STD_LOGIC;
  signal sigma0_carry_n_0 : STD_LOGIC;
  signal sigma0_carry_n_1 : STD_LOGIC;
  signal sigma0_carry_n_2 : STD_LOGIC;
  signal sigma0_carry_n_3 : STD_LOGIC;
  signal sigma0_carry_n_4 : STD_LOGIC;
  signal sigma0_carry_n_5 : STD_LOGIC;
  signal sigma0_carry_n_6 : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__5_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__1_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__1_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__1_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__2_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__2_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__2_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__2_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__3_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__3_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__3_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__3_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__4_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__4_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__4_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__4_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__5_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry_n_3\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_0\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_1\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_12\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_13\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_14\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_15\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_2\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_21\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_22\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_23\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_24\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_3\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_33\ : STD_LOGIC;
  signal \NLW_Z_rotator_Y0_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Z_rotator_Y0_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i__carry__0_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry__0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry__1_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry__1_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sX_multiplication_buffer_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sX_multiplication_buffer_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sX_multiplication_buffer_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sX_multiplication_buffer_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_sX_multiplication_buffer_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_sY_multiplication_buffer_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sY_multiplication_buffer_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sY_multiplication_buffer_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sY_multiplication_buffer_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_sY_multiplication_buffer_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_sY_multiplication_buffer1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer3_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer4_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer5_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer6_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer6_carry__1_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sY_multiplication_buffer_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sY_multiplication_buffer_i_14_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sigma0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sigma0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sigma0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sigma0_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_inferred__1/i___14_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__1/i___14_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__2/i___28_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sigma0_inferred__2/i___28_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sigma0_inferred__2/i___37_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__2/i___37_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sigma0_inferred__2/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__2/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sigma0_inferred__3/i__carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__3/i__carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__4/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sigma0_inferred__5/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__5/i__carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Z_rotator_Y0[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Z_rotator_Y0[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Z_rotator_Y0[11]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Z_rotator_Y0[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Z_rotator_Y0[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Z_rotator_Y0[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Z_rotator_Y0[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Z_rotator_Y0[5]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Z_rotator_Y0[6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Z_rotator_Y0[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Z_rotator_Y0[8]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Z_rotator_Y0[9]_i_1\ : label is "soft_lutpair7";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Z_rotator_Y0_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Z_rotator_Y0_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Z_rotator_Y0_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i__carry__0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i__carry__1_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sX_multiplication_buffer : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer1_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer2_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer3_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer3_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer3_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer4_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer4_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer4_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer5_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer5_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer5_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer6_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer6_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer6_carry__0_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer6_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer6_carry__1_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer6_carry_i_1 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer_i_13 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer_i_14 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer_i_15 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer_i_16 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer_i_17 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer_i_18 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sigma0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_10\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_11\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_12\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_13\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_8\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_9\ : label is "soft_lutpair1";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__1/i___14_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__1/i___14_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__1/i___14_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i___28_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i___37_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i___37_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i___37_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y_rotator_X0[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \y_rotator_X0[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \y_rotator_X0[11]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \y_rotator_X0[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \y_rotator_X0[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \y_rotator_X0[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \y_rotator_X0[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \y_rotator_X0[5]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \y_rotator_X0[6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \y_rotator_X0[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \y_rotator_X0[8]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \y_rotator_X0[9]_i_1\ : label is "soft_lutpair7";
begin
  DI(0) <= \^di\(0);
  O(0) <= \^o\(0);
  \SHIFT_RIGHT0_carry__0_i_4__5_0\(3 downto 0) <= \^shift_right0_carry__0_i_4__5_0\(3 downto 0);
  \SHIFT_RIGHT0_carry__1_i_4__4_0\(3 downto 0) <= \^shift_right0_carry__1_i_4__4_0\(3 downto 0);
  \X_angle_reg[9]\ <= \^x_angle_reg[9]\;
  \X_angle_reg[9]_0\(2 downto 0) <= \^x_angle_reg[9]_0\(2 downto 0);
  \X_rotator_Y0_reg[11]\(3 downto 0) <= \^x_rotator_y0_reg[11]\(3 downto 0);
  \X_rotator_Y0_reg[11]_0\(3 downto 0) <= \^x_rotator_y0_reg[11]_0\(3 downto 0);
  \sY_multiplication_buffer1_carry__0_i_4_0\(0) <= \^sy_multiplication_buffer1_carry__0_i_4_0\(0);
  \sY_multiplication_buffer1_carry__1_i_4_0\(0) <= \^sy_multiplication_buffer1_carry__1_i_4_0\(0);
\SHIFT_RIGHT0_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_0\(3),
      I1 => \sY_multiplication_buffer6_carry__1_n_6\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_2\(3)
    );
\SHIFT_RIGHT0_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_0\(3),
      I1 => \sY_multiplication_buffer5_carry__1_n_5\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_2\(3)
    );
\SHIFT_RIGHT0_carry__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_0(3),
      I1 => \sY_multiplication_buffer4_carry__1_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_2\(3)
    );
\SHIFT_RIGHT0_carry__0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__0\(3),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__0_i_1__4_n_0\
    );
\SHIFT_RIGHT0_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_0\(2),
      I1 => \sY_multiplication_buffer6_carry__1_n_7\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_2\(2)
    );
\SHIFT_RIGHT0_carry__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_0\(2),
      I1 => \sY_multiplication_buffer5_carry__1_n_6\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_2\(2)
    );
\SHIFT_RIGHT0_carry__0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_0(2),
      I1 => \sY_multiplication_buffer4_carry__1_n_5\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_2\(2)
    );
\SHIFT_RIGHT0_carry__0_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__0\(2),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__0_i_2__5_n_0\
    );
\SHIFT_RIGHT0_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_0\(1),
      I1 => \sY_multiplication_buffer6_carry__0_n_4\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_2\(1)
    );
\SHIFT_RIGHT0_carry__0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_0\(1),
      I1 => \sY_multiplication_buffer5_carry__1_n_7\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_2\(1)
    );
\SHIFT_RIGHT0_carry__0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_0(1),
      I1 => \sY_multiplication_buffer4_carry__1_n_6\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_2\(1)
    );
\SHIFT_RIGHT0_carry__0_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__0\(1),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__0_i_3__5_n_0\
    );
\SHIFT_RIGHT0_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_0\(0),
      I1 => \sY_multiplication_buffer6_carry__0_n_5\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_2\(0)
    );
\SHIFT_RIGHT0_carry__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_0\(0),
      I1 => \sY_multiplication_buffer5_carry__0_n_4\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_2\(0)
    );
\SHIFT_RIGHT0_carry__0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_0(0),
      I1 => \sY_multiplication_buffer4_carry__1_n_7\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_2\(0)
    );
\SHIFT_RIGHT0_carry__0_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__0\(0),
      I1 => \sY_multiplication_buffer2_carry__1_n_5\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__0_i_4__5_n_0\
    );
\SHIFT_RIGHT0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^o\(0),
      I1 => \sY_multiplication_buffer6_carry__1_1\(3),
      I2 => \^x_rotator_y0_reg[11]_0\(3),
      O => S(0)
    );
\SHIFT_RIGHT0_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(3),
      I2 => B0,
      O => \sY_multiplication_buffer6_carry__1_0\(3)
    );
\SHIFT_RIGHT0_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sY_multiplication_buffer5_carry__1_n_4\,
      O => \sY_multiplication_buffer5_carry__1_0\(3)
    );
\SHIFT_RIGHT0_carry__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sY_multiplication_buffer4_carry__1_n_4\,
      O => \sY_multiplication_buffer4_carry__1_0\(3)
    );
\SHIFT_RIGHT0_carry__1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \in__0\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \sY_multiplication_buffer2_carry__1_n_4\,
      O => \SHIFT_RIGHT0_carry__1_i_1__4_n_0\
    );
\SHIFT_RIGHT0_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_1\(2),
      I1 => B0,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer6_carry__1_0\(2)
    );
\SHIFT_RIGHT0_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_1\(2),
      I1 => \sY_multiplication_buffer5_carry__1_n_4\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_0\(2)
    );
\SHIFT_RIGHT0_carry__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_1\(2),
      I1 => \sY_multiplication_buffer4_carry__1_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_0\(2)
    );
\SHIFT_RIGHT0_carry__1_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__1_1\(2),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__1_i_2__4_n_0\
    );
\SHIFT_RIGHT0_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_1\(1),
      I1 => B0,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer6_carry__1_0\(1)
    );
\SHIFT_RIGHT0_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_1\(1),
      I1 => \sY_multiplication_buffer5_carry__1_n_4\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_0\(1)
    );
\SHIFT_RIGHT0_carry__1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_1\(1),
      I1 => \sY_multiplication_buffer4_carry__1_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_0\(1)
    );
\SHIFT_RIGHT0_carry__1_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__1_1\(1),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__1_i_3__4_n_0\
    );
\SHIFT_RIGHT0_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_1\(0),
      I1 => \sY_multiplication_buffer6_carry__1_n_5\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer6_carry__1_0\(0)
    );
\SHIFT_RIGHT0_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_1\(0),
      I1 => \sY_multiplication_buffer5_carry__1_n_4\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_0\(0)
    );
\SHIFT_RIGHT0_carry__1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_1\(0),
      I1 => \sY_multiplication_buffer4_carry__1_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_0\(0)
    );
\SHIFT_RIGHT0_carry__1_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__1_1\(0),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__1_i_4__4_n_0\
    );
SHIFT_RIGHT0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_0\
    );
\SHIFT_RIGHT0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_0\
    );
\SHIFT_RIGHT0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_0\
    );
\SHIFT_RIGHT0_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in__0\,
      O => \SHIFT_RIGHT0_carry_i_1__3_n_0\
    );
\SHIFT_RIGHT0_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_0(3),
      I1 => \sY_multiplication_buffer6_carry__0_n_6\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_1\(3)
    );
\SHIFT_RIGHT0_carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_0(3),
      I1 => \sY_multiplication_buffer5_carry__0_n_5\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_1\(3)
    );
\SHIFT_RIGHT0_carry_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry\(3),
      I1 => \sY_multiplication_buffer4_carry__0_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_1\(3)
    );
\SHIFT_RIGHT0_carry_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => SHIFT_RIGHT0_carry(3),
      I1 => \sY_multiplication_buffer2_carry__1_n_6\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry_i_2__5_n_0\
    );
\SHIFT_RIGHT0_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_0(2),
      I1 => \sY_multiplication_buffer6_carry__0_n_7\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_1\(2)
    );
\SHIFT_RIGHT0_carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_0(2),
      I1 => \sY_multiplication_buffer5_carry__0_n_6\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_1\(2)
    );
\SHIFT_RIGHT0_carry_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry\(2),
      I1 => \sY_multiplication_buffer4_carry__0_n_5\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_1\(2)
    );
\SHIFT_RIGHT0_carry_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => SHIFT_RIGHT0_carry(2),
      I1 => \sY_multiplication_buffer2_carry__1_n_7\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry_i_3__5_n_0\
    );
\SHIFT_RIGHT0_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_0(1),
      I1 => sY_multiplication_buffer6_carry_n_4,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_1\(1)
    );
\SHIFT_RIGHT0_carry_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_0(1),
      I1 => \sY_multiplication_buffer5_carry__0_n_7\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_1\(1)
    );
\SHIFT_RIGHT0_carry_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry\(1),
      I1 => \sY_multiplication_buffer4_carry__0_n_6\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_1\(1)
    );
\SHIFT_RIGHT0_carry_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => SHIFT_RIGHT0_carry(1),
      I1 => \sY_multiplication_buffer2_carry__0_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry_i_4__5_n_0\
    );
SHIFT_RIGHT0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_0(0),
      I1 => sY_multiplication_buffer6_carry_n_5,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_1\(0)
    );
\SHIFT_RIGHT0_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_0(0),
      I1 => sY_multiplication_buffer5_carry_n_4,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_1\(0)
    );
\SHIFT_RIGHT0_carry_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry\(0),
      I1 => \sY_multiplication_buffer4_carry__0_n_7\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_1\(0)
    );
\SHIFT_RIGHT0_carry_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => SHIFT_RIGHT0_carry(0),
      I1 => \sY_multiplication_buffer2_carry__0_n_5\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry_i_5__3_n_0\
    );
\Z_rotator_Y0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(0),
      I1 => sigma0_carry_i_7_n_0,
      I2 => Yt(0),
      O => sX_multiplication_buffer_0(0)
    );
\Z_rotator_Y0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(10),
      I1 => sigma0_carry_i_7_n_0,
      I2 => \Z_rotator_Y0_reg[11]_i_2_n_6\,
      O => sX_multiplication_buffer_0(10)
    );
\Z_rotator_Y0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(11),
      I1 => sigma0_carry_i_7_n_0,
      I2 => \Z_rotator_Y0_reg[11]_i_2_n_5\,
      O => sX_multiplication_buffer_0(11)
    );
\Z_rotator_Y0[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(11),
      O => \Z_rotator_Y0[11]_i_3_n_0\
    );
\Z_rotator_Y0[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(10),
      O => \Z_rotator_Y0[11]_i_4_n_0\
    );
\Z_rotator_Y0[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(9),
      O => \Z_rotator_Y0[11]_i_5_n_0\
    );
\Z_rotator_Y0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(1),
      I1 => sigma0_carry_i_7_n_0,
      I2 => \Z_rotator_Y0_reg[4]_i_2_n_7\,
      O => sX_multiplication_buffer_0(1)
    );
\Z_rotator_Y0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(2),
      I1 => sigma0_carry_i_7_n_0,
      I2 => \Z_rotator_Y0_reg[4]_i_2_n_6\,
      O => sX_multiplication_buffer_0(2)
    );
\Z_rotator_Y0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(3),
      I1 => sigma0_carry_i_7_n_0,
      I2 => \Z_rotator_Y0_reg[4]_i_2_n_5\,
      O => sX_multiplication_buffer_0(3)
    );
\Z_rotator_Y0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(4),
      I1 => sigma0_carry_i_7_n_0,
      I2 => \Z_rotator_Y0_reg[4]_i_2_n_4\,
      O => sX_multiplication_buffer_0(4)
    );
\Z_rotator_Y0[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(0),
      O => \Z_rotator_Y0[4]_i_3_n_0\
    );
\Z_rotator_Y0[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(4),
      O => \Z_rotator_Y0[4]_i_4_n_0\
    );
\Z_rotator_Y0[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(3),
      O => \Z_rotator_Y0[4]_i_5_n_0\
    );
\Z_rotator_Y0[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(2),
      O => \Z_rotator_Y0[4]_i_6_n_0\
    );
\Z_rotator_Y0[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(1),
      O => \Z_rotator_Y0[4]_i_7_n_0\
    );
\Z_rotator_Y0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(5),
      I1 => sigma0_carry_i_7_n_0,
      I2 => \Z_rotator_Y0_reg[8]_i_2_n_7\,
      O => sX_multiplication_buffer_0(5)
    );
\Z_rotator_Y0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(6),
      I1 => sigma0_carry_i_7_n_0,
      I2 => \Z_rotator_Y0_reg[8]_i_2_n_6\,
      O => sX_multiplication_buffer_0(6)
    );
\Z_rotator_Y0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(7),
      I1 => sigma0_carry_i_7_n_0,
      I2 => \Z_rotator_Y0_reg[8]_i_2_n_5\,
      O => sX_multiplication_buffer_0(7)
    );
\Z_rotator_Y0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(8),
      I1 => sigma0_carry_i_7_n_0,
      I2 => \Z_rotator_Y0_reg[8]_i_2_n_4\,
      O => sX_multiplication_buffer_0(8)
    );
\Z_rotator_Y0[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(8),
      O => \Z_rotator_Y0[8]_i_3_n_0\
    );
\Z_rotator_Y0[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(7),
      O => \Z_rotator_Y0[8]_i_4_n_0\
    );
\Z_rotator_Y0[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(6),
      O => \Z_rotator_Y0[8]_i_5_n_0\
    );
\Z_rotator_Y0[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(5),
      O => \Z_rotator_Y0[8]_i_6_n_0\
    );
\Z_rotator_Y0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(9),
      I1 => sigma0_carry_i_7_n_0,
      I2 => \Z_rotator_Y0_reg[11]_i_2_n_7\,
      O => sX_multiplication_buffer_0(9)
    );
\Z_rotator_Y0_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Z_rotator_Y0_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_Z_rotator_Y0_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Z_rotator_Y0_reg[11]_i_2_n_2\,
      CO(0) => \Z_rotator_Y0_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_Z_rotator_Y0_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2) => \Z_rotator_Y0_reg[11]_i_2_n_5\,
      O(1) => \Z_rotator_Y0_reg[11]_i_2_n_6\,
      O(0) => \Z_rotator_Y0_reg[11]_i_2_n_7\,
      S(3) => '0',
      S(2) => \Z_rotator_Y0[11]_i_3_n_0\,
      S(1) => \Z_rotator_Y0[11]_i_4_n_0\,
      S(0) => \Z_rotator_Y0[11]_i_5_n_0\
    );
\Z_rotator_Y0_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Z_rotator_Y0_reg[4]_i_2_n_0\,
      CO(2) => \Z_rotator_Y0_reg[4]_i_2_n_1\,
      CO(1) => \Z_rotator_Y0_reg[4]_i_2_n_2\,
      CO(0) => \Z_rotator_Y0_reg[4]_i_2_n_3\,
      CYINIT => \Z_rotator_Y0[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \Z_rotator_Y0_reg[4]_i_2_n_4\,
      O(2) => \Z_rotator_Y0_reg[4]_i_2_n_5\,
      O(1) => \Z_rotator_Y0_reg[4]_i_2_n_6\,
      O(0) => \Z_rotator_Y0_reg[4]_i_2_n_7\,
      S(3) => \Z_rotator_Y0[4]_i_4_n_0\,
      S(2) => \Z_rotator_Y0[4]_i_5_n_0\,
      S(1) => \Z_rotator_Y0[4]_i_6_n_0\,
      S(0) => \Z_rotator_Y0[4]_i_7_n_0\
    );
\Z_rotator_Y0_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Z_rotator_Y0_reg[4]_i_2_n_0\,
      CO(3) => \Z_rotator_Y0_reg[8]_i_2_n_0\,
      CO(2) => \Z_rotator_Y0_reg[8]_i_2_n_1\,
      CO(1) => \Z_rotator_Y0_reg[8]_i_2_n_2\,
      CO(0) => \Z_rotator_Y0_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Z_rotator_Y0_reg[8]_i_2_n_4\,
      O(2) => \Z_rotator_Y0_reg[8]_i_2_n_5\,
      O(1) => \Z_rotator_Y0_reg[8]_i_2_n_6\,
      O(0) => \Z_rotator_Y0_reg[8]_i_2_n_7\,
      S(3) => \Z_rotator_Y0[8]_i_3_n_0\,
      S(2) => \Z_rotator_Y0[8]_i_4_n_0\,
      S(1) => \Z_rotator_Y0[8]_i_5_n_0\,
      S(0) => \Z_rotator_Y0[8]_i_6_n_0\
    );
\i___14_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__0_n_5\,
      I1 => \sigma0_inferred__0/i__carry__0_n_4\,
      O => \i___14_carry__0_i_1_n_0\
    );
\i___14_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__0_n_6\,
      I1 => \sigma0_inferred__0/i__carry__0_n_5\,
      O => \i___14_carry__0_i_2_n_0\
    );
\i___14_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sigma0_inferred__0/i__carry__0_n_6\,
      O => \i___14_carry__0_i_3_n_0\
    );
\i___14_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__0_n_7\,
      I1 => \sigma0_inferred__0/i__carry_n_4\,
      O => \i___14_carry__0_i_4_n_0\
    );
\i___14_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sigma0_inferred__0/i__carry__1_n_7\,
      O => \i___14_carry__1_i_1_n_0\
    );
\i___14_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__0_n_4\,
      I1 => \sigma0_inferred__0/i__carry__1_n_7\,
      O => \i___14_carry__1_i_2_n_0\
    );
\i___14_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \^x_angle_reg[9]\
    );
\i___14_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i___14_carry_i_2_n_0\
    );
\i___14_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry_n_5\,
      I1 => \sigma0_inferred__0/i__carry_n_4\,
      O => \i___14_carry_i_3_n_0\
    );
\i___14_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sigma0_inferred__0/i__carry_n_5\,
      O => \i___14_carry_i_4_n_0\
    );
\i___14_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry_n_6\,
      I1 => sigma0_carry_n_6,
      I2 => \^o\(0),
      O => \i___14_carry_i_5_n_0\
    );
\i___14_carry_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sigma0_carry_n_6,
      O => \i___14_carry_i_6_n_0\
    );
\i___28_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \i___28_carry_i_1_n_0\
    );
\i___28_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \^o\(0),
      O => \i___28_carry_i_2_n_0\
    );
\i___28_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \^o\(0),
      O => \i___28_carry_i_3__1_n_0\
    );
\i___28_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i___28_carry_i_4_n_0\
    );
\i___37_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__0_n_5\,
      I1 => \sigma0_inferred__1/i___14_carry__0_n_4\,
      O => \i___37_carry__0_i_1_n_0\
    );
\i___37_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__0_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry__0_n_5\,
      O => \i___37_carry__0_i_2_n_0\
    );
\i___37_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__0_n_7\,
      I1 => \sigma0_inferred__1/i___14_carry__0_n_6\,
      O => \i___37_carry__0_i_3_n_0\
    );
\i___37_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry__0_n_7\,
      O => \i___37_carry__0_i_4_n_0\
    );
\i___37_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry__1_n_7\,
      O => \i___37_carry__1_i_1_n_0\
    );
\i___37_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__0_n_4\,
      I1 => \sigma0_inferred__1/i___14_carry__1_n_7\,
      O => \i___37_carry__1_i_2_n_0\
    );
\i___37_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \i___37_carry_i_1_n_0\
    );
\i___37_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry_n_4\,
      I1 => \sigma0_inferred__1/i___14_carry_n_5\,
      O => \i___37_carry_i_2_n_0\
    );
\i___37_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry_n_5\,
      O => \i___37_carry_i_3_n_0\
    );
\i___37_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry_n_6\,
      O => \i___37_carry_i_4_n_0\
    );
\i___37_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry_n_7\,
      I1 => \^o\(0),
      O => \i___37_carry_i_5_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in__0\,
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry__0_i_1__11_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__1_n_7\,
      I1 => \sigma0_inferred__3/i__carry__0_n_4\,
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_i__carry__0_i_2_CO_UNCONNECTED\(3),
      CO(2) => \i__carry__0_i_2_n_1\,
      CO(1) => \NLW_i__carry__0_i_2_CO_UNCONNECTED\(1),
      CO(0) => \i__carry__0_i_2_n_3\,
      CYINIT => \sigma0_inferred__1/i__carry_n_1\,
      DI(3 downto 2) => B"00",
      DI(1) => \sigma0_inferred__0/i__carry__1_n_6\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_i__carry__0_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \i__carry__0_i_2_n_6\,
      O(0) => \NLW_i__carry__0_i_2_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => '1'
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__0_n_4\,
      I1 => \sigma0_carry__1_n_7\,
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry__0_n_4\,
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__0_n_5\,
      I1 => \sigma0_inferred__3/i__carry__0_n_4\,
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__0_n_6\,
      O => \i__carry__0_i_2__5_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry__0_n_5\,
      I1 => \sigma0_inferred__2/i__carry__0_n_6\,
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => \sigma0_carry__0_n_4\,
      O => \i__carry__0_i_3__5_n_0\
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__0_n_5\,
      O => \i__carry__0_i_3__6_n_0\
    );
\i__carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__0_n_7\,
      O => \i__carry__0_i_3__7_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__0_n_5\,
      I1 => \sigma0_carry__0_n_6\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__0_n_6\,
      I1 => \sigma0_inferred__3/i__carry__0_n_7\,
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry_n_4\,
      I1 => \in__0\,
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__0_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \^o\(0),
      O => \i__carry__0_i_4__11_n_0\
    );
\i__carry__0_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry__0_n_7\,
      I1 => \sigma0_inferred__2/i__carry__0_n_6\,
      O => \i__carry__0_i_4__8_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__0_i_2_n_1\,
      I1 => \^o\(0),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(0),
      I1 => \sigma0_carry__0_n_6\,
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry__0_n_7\,
      O => \i__carry__0_i_5__1_n_0\
    );
\i__carry__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry_n_5\,
      I1 => \in__0\,
      O => \i__carry__0_i_5__2_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__0_i_2_n_6\,
      I1 => \i__carry__0_i_2_n_1\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(0),
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_i__carry__1_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i__carry__1_i_1_n_1\,
      CO(1) => \NLW_i__carry__1_i_1_CO_UNCONNECTED\(1),
      CO(0) => \i__carry__1_i_1_n_3\,
      CYINIT => \i__carry__1_i_5_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => \sigma0_inferred__0/i__carry__1_n_6\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_i__carry__1_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \i__carry__1_i_1_n_6\,
      O(0) => \NLW_i__carry__1_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \i__carry__1_i_6_n_0\,
      S(0) => '1'
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___28_carry_n_7\,
      I1 => \sigma0_inferred__2/i__carry__1_n_1\,
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => \sigma0_carry__1_n_6\,
      O => \i__carry__1_i_1__5_n_0\
    );
\i__carry__1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__1_n_4\,
      I1 => \sigma0_inferred__3/i__carry__2_n_7\,
      O => \i__carry__1_i_1__6_n_0\
    );
\i__carry__1_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__1_n_6\,
      O => \i__carry__1_i_1__7_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o\(0),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__1_n_7\,
      I1 => \sigma0_inferred__4/i__carry__0_n_4\,
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_7\,
      I1 => \sigma0_carry__1_n_6\,
      O => \i__carry__1_i_2__5_n_0\
    );
\i__carry__1_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry__1_n_1\,
      O => \i__carry__1_i_2__6_n_0\
    );
\i__carry__1_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__1_n_4\,
      O => \i__carry__1_i_2__7_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__1_i_1_n_6\,
      I1 => \i__carry__1_i_1_n_1\,
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry__1_n_7\,
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__1_n_5\,
      I1 => \sigma0_inferred__3/i__carry__1_n_6\,
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__0_n_4\,
      O => \i__carry__1_i_3__8_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__0_n_5\,
      I1 => \sigma0_inferred__4/i__carry__0_n_6\,
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry__0_n_4\,
      I1 => \sigma0_inferred__2/i__carry__1_n_7\,
      O => \i__carry__1_i_4__2_n_0\
    );
\i__carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__1_n_6\,
      O => \i__carry__1_i_4__3_n_0\
    );
\i__carry__1_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => \i__carry__1_i_1_n_6\,
      O => \i__carry__1_i_4__8_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(0),
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in__0\,
      O => \i__carry__2_i_1__1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__3_n_7\,
      I1 => \sigma0_inferred__3/i__carry__2_n_4\,
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry_n_7\,
      O => \i__carry__2_i_2__2_n_0\
    );
\i__carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__2_n_7\,
      I1 => \sigma0_inferred__4/i__carry__2_n_6\,
      O => \i__carry__2_i_2__3_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___28_carry_n_0\,
      I1 => \sigma0_inferred__2/i___28_carry_n_5\,
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__2_n_5\,
      I1 => \sigma0_inferred__3/i__carry__2_n_4\,
      O => \i__carry__2_i_3__2_n_0\
    );
\i__carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__2_n_7\,
      O => \i__carry__2_i_3__3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__1_n_4\,
      I1 => \sigma0_inferred__4/i__carry__1_n_5\,
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___28_carry_n_6\,
      I1 => \sigma0_inferred__2/i___28_carry_n_5\,
      O => \i__carry__2_i_4__2_n_0\
    );
\i__carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__2_n_5\,
      O => \i__carry__2_i_4__3_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__2_n_6\,
      I1 => \sigma0_inferred__3/i__carry__2_n_7\,
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i___28_carry_n_6\,
      O => \i__carry__2_i_5__2_n_0\
    );
\i__carry__2_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__1_n_6\,
      I1 => \sigma0_inferred__4/i__carry__1_n_5\,
      O => \i__carry__2_i_5__3_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry_n_4\,
      I1 => \sigma0_inferred__2/i___37_carry__0_n_7\,
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__3_n_4\,
      I1 => \sigma0_inferred__3/i__carry__4_n_7\,
      O => \i__carry__3_i_1__0_n_0\
    );
\i__carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__3_n_7\,
      I1 => \sigma0_inferred__4/i__carry__3_n_6\,
      O => \i__carry__3_i_1__1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry_n_4\,
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__3_n_5\,
      I1 => \sigma0_inferred__3/i__carry__3_n_4\,
      O => \i__carry__3_i_2__0_n_0\
    );
\i__carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__2_n_4\,
      I1 => \sigma0_inferred__4/i__carry__3_n_7\,
      O => \i__carry__3_i_2__1_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry_n_5\,
      I1 => \sigma0_inferred__2/i___37_carry_n_6\,
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__3_n_6\,
      I1 => \sigma0_inferred__3/i__carry__3_n_5\,
      O => \i__carry__3_i_3__2_n_0\
    );
\i__carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__2_n_4\,
      O => \i__carry__3_i_3__3_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__2_n_5\,
      I1 => \sigma0_inferred__4/i__carry__2_n_6\,
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry_n_7\,
      I1 => \sigma0_inferred__2/i___37_carry_n_6\,
      O => \i__carry__3_i_4__2_n_0\
    );
\i__carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__3_n_6\,
      O => \i__carry__3_i_4__3_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__0_n_4\,
      I1 => \sigma0_inferred__2/i___37_carry__1_n_7\,
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__4_n_4\,
      O => \i__carry__4_i_1__0_n_0\
    );
\i__carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__4_n_7\,
      I1 => \sigma0_inferred__4/i__carry__4_n_6\,
      O => \i__carry__4_i_1__1_n_0\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__0_n_5\,
      I1 => \sigma0_inferred__2/i___37_carry__0_n_4\,
      O => \i__carry__4_i_2_n_0\
    );
\i__carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__4_n_5\,
      I1 => \sigma0_inferred__3/i__carry__4_n_4\,
      O => \i__carry__4_i_2__0_n_0\
    );
\i__carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__3_n_4\,
      I1 => \sigma0_inferred__4/i__carry__4_n_7\,
      O => \i__carry__4_i_2__1_n_0\
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__0_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry__0_n_5\,
      O => \i__carry__4_i_3_n_0\
    );
\i__carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__4_n_6\,
      I1 => \sigma0_inferred__3/i__carry__4_n_5\,
      O => \i__carry__4_i_3__0_n_0\
    );
\i__carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__3_n_5\,
      I1 => \sigma0_inferred__4/i__carry__3_n_4\,
      O => \i__carry__4_i_3__1_n_0\
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__0_n_7\,
      I1 => \sigma0_inferred__2/i___37_carry__0_n_6\,
      O => \i__carry__4_i_4_n_0\
    );
\i__carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__4_n_7\,
      I1 => \sigma0_inferred__3/i__carry__4_n_6\,
      O => \i__carry__4_i_4__0_n_0\
    );
\i__carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__3_n_6\,
      I1 => \sigma0_inferred__4/i__carry__3_n_5\,
      O => \i__carry__4_i_4__1_n_0\
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry__1_n_7\,
      O => \i__carry__5_i_1_n_0\
    );
\i__carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__4_n_5\,
      O => \i__carry__5_i_1__0_n_0\
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__4_n_6\,
      I1 => \sigma0_inferred__4/i__carry__4_n_5\,
      O => \i__carry__5_i_2_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      I3 => \^o\(0),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__1/i__carry_n_1\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__0_n_7\,
      I1 => sigma0_carry_n_4,
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry_n_6\,
      I1 => \in__0\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(0),
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry_i_2__14_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => sigma0_carry_n_4,
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry_n_4\,
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__0_n_7\,
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sigma0_carry_n_5,
      I1 => sigma0_carry_n_6,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry_n_5\,
      I1 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry_n_4\,
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(0),
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry_i_3__14_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i__carry_n_1\,
      I1 => \i__carry__0_i_2_n_6\,
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry_n_7\,
      I1 => \in__0\,
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry_n_5\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i__carry_n_6\,
      I1 => \sigma0_inferred__1/i__carry_n_1\,
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^o\(0),
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I3 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_4__10_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => sigma0_carry_n_6,
      O => \i__carry_i_4__9_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^o\(0),
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I3 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i__carry_n_6\,
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      I2 => \^o\(0),
      O => \i__carry_i_6_n_0\
    );
sX_multiplication_buffer: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => sX_multiplication_buffer_i_1_n_0,
      A(28) => sX_multiplication_buffer_i_1_n_0,
      A(27) => sX_multiplication_buffer_i_1_n_0,
      A(26) => sX_multiplication_buffer_i_1_n_0,
      A(25) => sX_multiplication_buffer_i_1_n_0,
      A(24) => sX_multiplication_buffer_i_1_n_0,
      A(23) => sX_multiplication_buffer_i_1_n_0,
      A(22) => sX_multiplication_buffer_i_1_n_0,
      A(21) => sX_multiplication_buffer_i_1_n_0,
      A(20) => sX_multiplication_buffer_i_1_n_0,
      A(19) => sX_multiplication_buffer_i_1_n_0,
      A(18) => sX_multiplication_buffer_i_1_n_0,
      A(17) => sX_multiplication_buffer_i_1_n_0,
      A(16) => sX_multiplication_buffer_i_1_n_0,
      A(15) => sX_multiplication_buffer_i_1_n_0,
      A(14) => sX_multiplication_buffer_i_1_n_0,
      A(13) => sX_multiplication_buffer_i_1_n_0,
      A(12) => sX_multiplication_buffer_i_1_n_0,
      A(11) => sX_multiplication_buffer_i_1_n_0,
      A(10) => sX_multiplication_buffer_i_2_n_0,
      A(9) => sX_multiplication_buffer_i_3_n_0,
      A(8) => sX_multiplication_buffer_i_4_n_0,
      A(7) => sX_multiplication_buffer_i_5_n_0,
      A(6) => sX_multiplication_buffer_i_6_n_0,
      A(5) => sX_multiplication_buffer_i_7_n_0,
      A(4) => sX_multiplication_buffer_i_8_n_0,
      A(3) => \stages_instantiation[7].current_cordic_stage_n_21\,
      A(2) => \stages_instantiation[7].current_cordic_stage_n_22\,
      A(1) => \stages_instantiation[7].current_cordic_stage_n_23\,
      A(0) => \stages_instantiation[7].current_cordic_stage_n_24\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sX_multiplication_buffer_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010011011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sX_multiplication_buffer_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sX_multiplication_buffer_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sX_multiplication_buffer_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sX_multiplication_buffer_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_sX_multiplication_buffer_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_sX_multiplication_buffer_P_UNCONNECTED(47 downto 24),
      P(23) => sX_multiplication_buffer_n_82,
      P(22 downto 11) => Xt(11 downto 0),
      P(10) => sX_multiplication_buffer_n_95,
      P(9) => sX_multiplication_buffer_n_96,
      P(8) => sX_multiplication_buffer_n_97,
      P(7) => sX_multiplication_buffer_n_98,
      P(6) => sX_multiplication_buffer_n_99,
      P(5) => sX_multiplication_buffer_n_100,
      P(4) => sX_multiplication_buffer_n_101,
      P(3) => sX_multiplication_buffer_n_102,
      P(2) => sX_multiplication_buffer_n_103,
      P(1) => sX_multiplication_buffer_n_104,
      P(0) => sX_multiplication_buffer_n_105,
      PATTERNBDETECT => NLW_sX_multiplication_buffer_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sX_multiplication_buffer_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sX_multiplication_buffer_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_sX_multiplication_buffer_UNDERFLOW_UNCONNECTED
    );
sX_multiplication_buffer_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(7),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(11),
      O => sX_multiplication_buffer_i_1_n_0
    );
sX_multiplication_buffer_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(6),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(10),
      O => sX_multiplication_buffer_i_2_n_0
    );
sX_multiplication_buffer_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__1_i_4_0\(0),
      O => \sY_multiplication_buffer1_carry__1_0\(0)
    );
sX_multiplication_buffer_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(5),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(9),
      O => sX_multiplication_buffer_i_3_n_0
    );
sX_multiplication_buffer_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__1_i_4_0\(0),
      O => sX_multiplication_buffer_i_32_n_0
    );
sX_multiplication_buffer_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__1_i_4_0\(0),
      I1 => \^shift_right0_carry__0_i_4__5_0\(1),
      O => sX_multiplication_buffer_i_35_n_0
    );
sX_multiplication_buffer_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__1_i_4_0\(0),
      I1 => \^shift_right0_carry__0_i_4__5_0\(0),
      O => sX_multiplication_buffer_i_36_n_0
    );
sX_multiplication_buffer_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B(3),
      I1 => \stages_instantiation[7].current_cordic_stage_n_0\,
      O => sX_multiplication_buffer_i_37_n_0
    );
sX_multiplication_buffer_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B(2),
      I1 => \stages_instantiation[7].current_cordic_stage_n_1\,
      O => sX_multiplication_buffer_i_38_n_0
    );
sX_multiplication_buffer_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B(1),
      I1 => \stages_instantiation[7].current_cordic_stage_n_2\,
      O => sX_multiplication_buffer_i_39_n_0
    );
sX_multiplication_buffer_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(4),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(8),
      O => sX_multiplication_buffer_i_4_n_0
    );
sX_multiplication_buffer_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B(0),
      I1 => \stages_instantiation[7].current_cordic_stage_n_3\,
      O => sX_multiplication_buffer_i_40_n_0
    );
sX_multiplication_buffer_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(3),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(7),
      O => sX_multiplication_buffer_i_5_n_0
    );
sX_multiplication_buffer_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(2),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(6),
      O => sX_multiplication_buffer_i_6_n_0
    );
sX_multiplication_buffer_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(1),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(5),
      O => sX_multiplication_buffer_i_7_n_0
    );
sX_multiplication_buffer_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(0),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(4),
      O => sX_multiplication_buffer_i_8_n_0
    );
sY_multiplication_buffer: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(11),
      A(28) => A(11),
      A(27) => A(11),
      A(26) => A(11),
      A(25) => A(11),
      A(24) => A(11),
      A(23) => A(11),
      A(22) => A(11),
      A(21) => A(11),
      A(20) => A(11),
      A(19) => A(11),
      A(18) => A(11),
      A(17) => A(11),
      A(16) => A(11),
      A(15) => A(11),
      A(14) => A(11),
      A(13) => A(11),
      A(12) => A(11),
      A(11 downto 0) => A(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sY_multiplication_buffer_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010011011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sY_multiplication_buffer_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sY_multiplication_buffer_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sY_multiplication_buffer_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sY_multiplication_buffer_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_sY_multiplication_buffer_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_sY_multiplication_buffer_P_UNCONNECTED(47 downto 24),
      P(23) => sY_multiplication_buffer_n_82,
      P(22 downto 11) => Yt(11 downto 0),
      P(10) => sY_multiplication_buffer_n_95,
      P(9) => sY_multiplication_buffer_n_96,
      P(8) => sY_multiplication_buffer_n_97,
      P(7) => sY_multiplication_buffer_n_98,
      P(6) => sY_multiplication_buffer_n_99,
      P(5) => sY_multiplication_buffer_n_100,
      P(4) => sY_multiplication_buffer_n_101,
      P(3) => sY_multiplication_buffer_n_102,
      P(2) => sY_multiplication_buffer_n_103,
      P(1) => sY_multiplication_buffer_n_104,
      P(0) => sY_multiplication_buffer_n_105,
      PATTERNBDETECT => NLW_sY_multiplication_buffer_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sY_multiplication_buffer_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sY_multiplication_buffer_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_sY_multiplication_buffer_UNDERFLOW_UNCONNECTED
    );
sY_multiplication_buffer1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer1_carry_n_0,
      CO(2) => sY_multiplication_buffer1_carry_n_1,
      CO(1) => sY_multiplication_buffer1_carry_n_2,
      CO(0) => sY_multiplication_buffer1_carry_n_3,
      CYINIT => \in__0\,
      DI(3) => sY_multiplication_buffer2_carry_n_4,
      DI(2) => sY_multiplication_buffer2_carry_n_5,
      DI(1) => sY_multiplication_buffer2_carry_n_6,
      DI(0) => sY_multiplication_buffer2_carry_n_7,
      O(3) => sY_multiplication_buffer1_carry_n_4,
      O(2) => sY_multiplication_buffer1_carry_n_5,
      O(1) => sY_multiplication_buffer1_carry_n_6,
      O(0) => sY_multiplication_buffer1_carry_n_7,
      S(3) => sY_multiplication_buffer1_carry_i_1_n_0,
      S(2) => sY_multiplication_buffer1_carry_i_2_n_0,
      S(1) => sY_multiplication_buffer1_carry_i_3_n_0,
      S(0) => sY_multiplication_buffer1_carry_i_4_n_0
    );
\sY_multiplication_buffer1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer1_carry_n_0,
      CO(3) => \sY_multiplication_buffer1_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer1_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer1_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer2_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer2_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer2_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer2_carry__0_n_7\,
      O(3) => B(0),
      O(2) => \sY_multiplication_buffer1_carry__0_n_5\,
      O(1) => \^sy_multiplication_buffer1_carry__0_i_4_0\(0),
      O(0) => \sY_multiplication_buffer1_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer1_carry__0_i_1_n_0\,
      S(2) => \sY_multiplication_buffer1_carry__0_i_2_n_0\,
      S(1) => \sY_multiplication_buffer1_carry__0_i_3_n_0\,
      S(0) => \sY_multiplication_buffer1_carry__0_i_4_n_0\
    );
\sY_multiplication_buffer1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__0_n_4\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__0_i_1_n_0\
    );
\sY_multiplication_buffer1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__0_n_5\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__0_i_2_n_0\
    );
\sY_multiplication_buffer1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__0_n_6\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__0_i_3_n_0\
    );
\sY_multiplication_buffer1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__0_n_7\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(2),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__0_i_4_n_0\
    );
\sY_multiplication_buffer1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer1_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer1_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer1_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer2_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer2_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer2_carry__1_n_7\,
      O(3) => \^sy_multiplication_buffer1_carry__1_i_4_0\(0),
      O(2 downto 0) => B(3 downto 1),
      S(3) => \sY_multiplication_buffer1_carry__1_i_1_n_0\,
      S(2) => \sY_multiplication_buffer1_carry__1_i_2_n_0\,
      S(1) => \sY_multiplication_buffer1_carry__1_i_3_n_0\,
      S(0) => \sY_multiplication_buffer1_carry__1_i_4_n_0\
    );
\sY_multiplication_buffer1_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__1_n_4\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__1_i_1_n_0\
    );
\sY_multiplication_buffer1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__1_n_5\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__1_i_2_n_0\
    );
\sY_multiplication_buffer1_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__1_n_6\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__1_i_3_n_0\
    );
\sY_multiplication_buffer1_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__1_n_7\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__1_i_4_n_0\
    );
sY_multiplication_buffer1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer2_carry_n_4,
      I1 => \sY_multiplication_buffer1_carry__1_1\(1),
      I2 => \in__0\,
      O => sY_multiplication_buffer1_carry_i_1_n_0
    );
sY_multiplication_buffer1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer2_carry_n_5,
      I1 => \sY_multiplication_buffer1_carry__1_1\(0),
      I2 => \in__0\,
      O => sY_multiplication_buffer1_carry_i_2_n_0
    );
sY_multiplication_buffer1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer2_carry_n_6,
      I1 => \SHIFT_RIGHT0_carry__0\(3),
      I2 => \in__0\,
      O => sY_multiplication_buffer1_carry_i_3_n_0
    );
sY_multiplication_buffer1_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer2_carry_n_7,
      I1 => \SHIFT_RIGHT0_carry__0\(2),
      I2 => \in__0\,
      O => sY_multiplication_buffer1_carry_i_4_n_0
    );
sY_multiplication_buffer2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer2_carry_n_0,
      CO(2) => sY_multiplication_buffer2_carry_n_1,
      CO(1) => sY_multiplication_buffer2_carry_n_2,
      CO(0) => sY_multiplication_buffer2_carry_n_3,
      CYINIT => \sigma0_inferred__3/i__carry__5_n_7\,
      DI(3) => sY_multiplication_buffer3_carry_n_4,
      DI(2) => sY_multiplication_buffer3_carry_n_5,
      DI(1) => sY_multiplication_buffer3_carry_n_6,
      DI(0) => sY_multiplication_buffer3_carry_n_7,
      O(3) => sY_multiplication_buffer2_carry_n_4,
      O(2) => sY_multiplication_buffer2_carry_n_5,
      O(1) => sY_multiplication_buffer2_carry_n_6,
      O(0) => sY_multiplication_buffer2_carry_n_7,
      S(3) => sY_multiplication_buffer2_carry_i_1_n_0,
      S(2) => sY_multiplication_buffer2_carry_i_2_n_0,
      S(1) => sY_multiplication_buffer2_carry_i_3_n_0,
      S(0) => sY_multiplication_buffer2_carry_i_4_n_0
    );
\sY_multiplication_buffer2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer2_carry_n_0,
      CO(3) => \sY_multiplication_buffer2_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer2_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer2_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer3_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer3_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer3_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer3_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer2_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer2_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer2_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer2_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer2_carry__0_i_1_n_0\,
      S(2) => \sY_multiplication_buffer2_carry__0_i_2_n_0\,
      S(1) => \sY_multiplication_buffer2_carry__0_i_3_n_0\,
      S(0) => \sY_multiplication_buffer2_carry__0_i_4_n_0\
    );
\sY_multiplication_buffer2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__0_n_4\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__0_i_1_n_0\
    );
\sY_multiplication_buffer2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__0_n_5\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__0_i_2_n_0\
    );
\sY_multiplication_buffer2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__0_n_6\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(2),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__0_i_3_n_0\
    );
\sY_multiplication_buffer2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__0_n_7\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(1),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__0_i_4_n_0\
    );
\sY_multiplication_buffer2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer2_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer2_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer2_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer3_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer3_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer3_carry__1_n_7\,
      O(3) => \sY_multiplication_buffer2_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer2_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer2_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer2_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer2_carry__1_i_1_n_0\,
      S(2) => \sY_multiplication_buffer2_carry__1_i_2_n_0\,
      S(1) => \sY_multiplication_buffer2_carry__1_i_3_n_0\,
      S(0) => \sY_multiplication_buffer2_carry__1_i_4_n_0\
    );
\sY_multiplication_buffer2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_n_4\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__1_i_1_n_0\
    );
\sY_multiplication_buffer2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_n_5\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__1_i_2_n_0\
    );
\sY_multiplication_buffer2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_n_6\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__1_i_3_n_0\
    );
\sY_multiplication_buffer2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_n_7\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__1_i_4_n_0\
    );
sY_multiplication_buffer2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_n_4,
      I1 => \sY_multiplication_buffer2_carry__1_0\(0),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => sY_multiplication_buffer2_carry_i_1_n_0
    );
sY_multiplication_buffer2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_n_5,
      I1 => sY_multiplication_buffer2_carry_0(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => sY_multiplication_buffer2_carry_i_2_n_0
    );
sY_multiplication_buffer2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_n_6,
      I1 => sY_multiplication_buffer2_carry_0(2),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => sY_multiplication_buffer2_carry_i_3_n_0
    );
sY_multiplication_buffer2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_n_7,
      I1 => sY_multiplication_buffer2_carry_0(1),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => sY_multiplication_buffer2_carry_i_4_n_0
    );
sY_multiplication_buffer3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer3_carry_n_0,
      CO(2) => sY_multiplication_buffer3_carry_n_1,
      CO(1) => sY_multiplication_buffer3_carry_n_2,
      CO(0) => sY_multiplication_buffer3_carry_n_3,
      CYINIT => \sigma0_inferred__2/i___37_carry__1_n_6\,
      DI(3) => sY_multiplication_buffer4_carry_n_4,
      DI(2) => sY_multiplication_buffer4_carry_n_5,
      DI(1) => sY_multiplication_buffer4_carry_n_6,
      DI(0) => sY_multiplication_buffer4_carry_n_7,
      O(3) => sY_multiplication_buffer3_carry_n_4,
      O(2) => sY_multiplication_buffer3_carry_n_5,
      O(1) => sY_multiplication_buffer3_carry_n_6,
      O(0) => sY_multiplication_buffer3_carry_n_7,
      S(3) => sY_multiplication_buffer3_carry_i_1_n_0,
      S(2) => sY_multiplication_buffer3_carry_i_2_n_0,
      S(1) => sY_multiplication_buffer3_carry_i_3_n_0,
      S(0) => sY_multiplication_buffer3_carry_i_4_n_0
    );
\sY_multiplication_buffer3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer3_carry_n_0,
      CO(3) => \sY_multiplication_buffer3_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer3_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer3_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer3_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer4_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer4_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer4_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer4_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer3_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer3_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer3_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer3_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer3_carry__0_i_1_n_0\,
      S(2) => \sY_multiplication_buffer3_carry__0_i_2_n_0\,
      S(1) => \sY_multiplication_buffer3_carry__0_i_3_n_0\,
      S(0) => \sY_multiplication_buffer3_carry__0_i_4_n_0\
    );
\sY_multiplication_buffer3_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_n_4\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__0_i_1_n_0\
    );
\sY_multiplication_buffer3_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_n_5\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(2),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__0_i_2_n_0\
    );
\sY_multiplication_buffer3_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_n_6\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(1),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__0_i_3_n_0\
    );
\sY_multiplication_buffer3_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_n_7\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(0),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__0_i_4_n_0\
    );
\sY_multiplication_buffer3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer3_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer3_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer3_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer3_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer3_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer4_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer4_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer4_carry__1_n_7\,
      O(3) => \sY_multiplication_buffer3_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer3_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer3_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer3_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer3_carry__1_i_1_n_0\,
      S(2) => \sY_multiplication_buffer3_carry__1_i_2_n_0\,
      S(1) => \sY_multiplication_buffer3_carry__1_i_3_n_0\,
      S(0) => \sY_multiplication_buffer3_carry__1_i_4_n_0\
    );
\sY_multiplication_buffer3_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_n_4\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__1_i_1_n_0\
    );
\sY_multiplication_buffer3_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_n_5\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__1_i_2_n_0\
    );
\sY_multiplication_buffer3_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_n_6\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__1_i_3_n_0\
    );
\sY_multiplication_buffer3_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_n_7\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__1_i_4_n_0\
    );
sY_multiplication_buffer3_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_n_4,
      I1 => sY_multiplication_buffer3_carry_0(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => sY_multiplication_buffer3_carry_i_1_n_0
    );
sY_multiplication_buffer3_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_n_5,
      I1 => sY_multiplication_buffer3_carry_0(2),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => sY_multiplication_buffer3_carry_i_2_n_0
    );
sY_multiplication_buffer3_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_n_6,
      I1 => sY_multiplication_buffer3_carry_0(1),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => sY_multiplication_buffer3_carry_i_3_n_0
    );
sY_multiplication_buffer3_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_n_7,
      I1 => sY_multiplication_buffer3_carry_0(0),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => sY_multiplication_buffer3_carry_i_4_n_0
    );
sY_multiplication_buffer4_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer4_carry_n_0,
      CO(2) => sY_multiplication_buffer4_carry_n_1,
      CO(1) => sY_multiplication_buffer4_carry_n_2,
      CO(0) => sY_multiplication_buffer4_carry_n_3,
      CYINIT => \sigma0_inferred__1/i___14_carry__1_n_6\,
      DI(3) => sY_multiplication_buffer5_carry_n_4,
      DI(2) => sY_multiplication_buffer5_carry_n_5,
      DI(1) => sY_multiplication_buffer5_carry_n_6,
      DI(0) => sY_multiplication_buffer5_carry_n_7,
      O(3) => sY_multiplication_buffer4_carry_n_4,
      O(2) => sY_multiplication_buffer4_carry_n_5,
      O(1) => sY_multiplication_buffer4_carry_n_6,
      O(0) => sY_multiplication_buffer4_carry_n_7,
      S(3) => sY_multiplication_buffer4_carry_i_1_n_0,
      S(2) => sY_multiplication_buffer4_carry_i_2_n_0,
      S(1) => sY_multiplication_buffer4_carry_i_3_n_0,
      S(0) => sY_multiplication_buffer4_carry_i_4_n_0
    );
\sY_multiplication_buffer4_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer4_carry_n_0,
      CO(3) => \sY_multiplication_buffer4_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer4_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer4_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer4_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer5_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer5_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer5_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer5_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer4_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer4_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer4_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer4_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer4_carry__0_i_1_n_0\,
      S(2) => \sY_multiplication_buffer4_carry__0_i_2_n_0\,
      S(1) => \sY_multiplication_buffer4_carry__0_i_3_n_0\,
      S(0) => \sY_multiplication_buffer4_carry__0_i_4_n_0\
    );
\sY_multiplication_buffer4_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_n_4\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(2),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__0_i_1_n_0\
    );
\sY_multiplication_buffer4_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_n_5\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(1),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__0_i_2_n_0\
    );
\sY_multiplication_buffer4_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_n_6\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(0),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__0_i_3_n_0\
    );
\sY_multiplication_buffer4_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_n_7\,
      I1 => \sY_multiplication_buffer4_carry__0_0\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__0_i_4_n_0\
    );
\sY_multiplication_buffer4_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer4_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer4_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer4_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer4_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer4_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer5_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer5_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer5_carry__1_n_7\,
      O(3) => \sY_multiplication_buffer4_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer4_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer4_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer4_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer4_carry__1_i_1_n_0\,
      S(2) => \sY_multiplication_buffer4_carry__1_i_2_n_0\,
      S(1) => \sY_multiplication_buffer4_carry__1_i_3_n_0\,
      S(0) => \sY_multiplication_buffer4_carry__1_i_4_n_0\
    );
\sY_multiplication_buffer4_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_n_4\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_i_1_n_0\
    );
\sY_multiplication_buffer4_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_n_5\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_i_2_n_0\
    );
\sY_multiplication_buffer4_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_n_6\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_i_3_n_0\
    );
\sY_multiplication_buffer4_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_n_7\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_i_4_n_0\
    );
sY_multiplication_buffer4_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_n_4,
      I1 => \sY_multiplication_buffer4_carry__0_0\(2),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => sY_multiplication_buffer4_carry_i_1_n_0
    );
sY_multiplication_buffer4_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_n_5,
      I1 => \sY_multiplication_buffer4_carry__0_0\(1),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => sY_multiplication_buffer4_carry_i_2_n_0
    );
sY_multiplication_buffer4_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_n_6,
      I1 => \sY_multiplication_buffer4_carry__0_0\(0),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => sY_multiplication_buffer4_carry_i_3_n_0
    );
sY_multiplication_buffer4_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_n_7,
      I1 => sY_multiplication_buffer4_carry_0(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => sY_multiplication_buffer4_carry_i_4_n_0
    );
sY_multiplication_buffer5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer5_carry_n_0,
      CO(2) => sY_multiplication_buffer5_carry_n_1,
      CO(1) => sY_multiplication_buffer5_carry_n_2,
      CO(0) => sY_multiplication_buffer5_carry_n_3,
      CYINIT => \sigma0_inferred__0/i__carry__1_n_6\,
      DI(3) => sY_multiplication_buffer6_carry_n_4,
      DI(2) => sY_multiplication_buffer6_carry_n_5,
      DI(1) => sY_multiplication_buffer6_carry_n_6,
      DI(0) => sY_multiplication_buffer6_carry_n_7,
      O(3) => sY_multiplication_buffer5_carry_n_4,
      O(2) => sY_multiplication_buffer5_carry_n_5,
      O(1) => sY_multiplication_buffer5_carry_n_6,
      O(0) => sY_multiplication_buffer5_carry_n_7,
      S(3) => sY_multiplication_buffer5_carry_i_1_n_0,
      S(2) => sY_multiplication_buffer5_carry_i_2_n_0,
      S(1) => sY_multiplication_buffer5_carry_i_3_n_0,
      S(0) => sY_multiplication_buffer5_carry_i_4_n_0
    );
\sY_multiplication_buffer5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer5_carry_n_0,
      CO(3) => \sY_multiplication_buffer5_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer5_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer5_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer5_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer6_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer6_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer6_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer6_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer5_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer5_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer5_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer5_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer5_carry__0_i_1_n_0\,
      S(2) => \sY_multiplication_buffer5_carry__0_i_2_n_0\,
      S(1) => \sY_multiplication_buffer5_carry__0_i_3_n_0\,
      S(0) => \sY_multiplication_buffer5_carry__0_i_4_n_0\
    );
\sY_multiplication_buffer5_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_n_4\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(1),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__0_i_1_n_0\
    );
\sY_multiplication_buffer5_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_n_5\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(0),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__0_i_2_n_0\
    );
\sY_multiplication_buffer5_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_n_6\,
      I1 => \sY_multiplication_buffer5_carry__0_0\(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__0_i_3_n_0\
    );
\sY_multiplication_buffer5_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_n_7\,
      I1 => \sY_multiplication_buffer5_carry__0_0\(2),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__0_i_4_n_0\
    );
\sY_multiplication_buffer5_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer5_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer5_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer5_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer5_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer5_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer6_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer6_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer6_carry__1_n_7\,
      O(3) => \sY_multiplication_buffer5_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer5_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer5_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer5_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer5_carry__1_i_1_n_0\,
      S(2) => \sY_multiplication_buffer5_carry__1_i_2_n_0\,
      S(1) => \sY_multiplication_buffer5_carry__1_i_3_n_0\,
      S(0) => \sY_multiplication_buffer5_carry__1_i_4_n_0\
    );
\sY_multiplication_buffer5_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => B0,
      I1 => \sY_multiplication_buffer5_carry__1_1\(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_i_1_n_0\
    );
\sY_multiplication_buffer5_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_n_5\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_i_2_n_0\
    );
\sY_multiplication_buffer5_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_n_6\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_i_3_n_0\
    );
\sY_multiplication_buffer5_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_n_7\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(2),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_i_4_n_0\
    );
sY_multiplication_buffer5_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_n_4,
      I1 => \sY_multiplication_buffer5_carry__0_0\(1),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => sY_multiplication_buffer5_carry_i_1_n_0
    );
sY_multiplication_buffer5_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_n_5,
      I1 => \sY_multiplication_buffer5_carry__0_0\(0),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => sY_multiplication_buffer5_carry_i_2_n_0
    );
sY_multiplication_buffer5_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_n_6,
      I1 => sY_multiplication_buffer5_carry_0(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => sY_multiplication_buffer5_carry_i_3_n_0
    );
sY_multiplication_buffer5_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_n_7,
      I1 => sY_multiplication_buffer5_carry_0(2),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => sY_multiplication_buffer5_carry_i_4_n_0
    );
sY_multiplication_buffer6_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer6_carry_n_0,
      CO(2) => sY_multiplication_buffer6_carry_n_1,
      CO(1) => sY_multiplication_buffer6_carry_n_2,
      CO(0) => sY_multiplication_buffer6_carry_n_3,
      CYINIT => \^o\(0),
      DI(3 downto 1) => \^x_angle_reg[9]_0\(2 downto 0),
      DI(0) => sY_multiplication_buffer6_carry_i_1_n_7,
      O(3) => sY_multiplication_buffer6_carry_n_4,
      O(2) => sY_multiplication_buffer6_carry_n_5,
      O(1) => sY_multiplication_buffer6_carry_n_6,
      O(0) => sY_multiplication_buffer6_carry_n_7,
      S(3) => sY_multiplication_buffer6_carry_i_2_n_0,
      S(2) => sY_multiplication_buffer6_carry_i_3_n_0,
      S(1) => sY_multiplication_buffer6_carry_i_4_n_0,
      S(0) => sY_multiplication_buffer6_carry_i_5_n_0
    );
\sY_multiplication_buffer6_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer6_carry_n_0,
      CO(3) => \sY_multiplication_buffer6_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer6_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer6_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer6_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^x_rotator_y0_reg[11]\(3 downto 0),
      O(3) => \sY_multiplication_buffer6_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer6_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer6_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer6_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer6_carry__0_i_2_n_0\,
      S(2) => \sY_multiplication_buffer6_carry__0_i_3_n_0\,
      S(1) => \sY_multiplication_buffer6_carry__0_i_4_n_0\,
      S(0) => \sY_multiplication_buffer6_carry__0_i_5_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer6_carry_i_1_n_0,
      CO(3) => \sY_multiplication_buffer6_carry__0_i_1_n_0\,
      CO(2) => \sY_multiplication_buffer6_carry__0_i_1_n_1\,
      CO(1) => \sY_multiplication_buffer6_carry__0_i_1_n_2\,
      CO(0) => \sY_multiplication_buffer6_carry__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sY_multiplication_buffer6_carry__1_i_1_0\(7 downto 4),
      O(3 downto 0) => \^x_rotator_y0_reg[11]\(3 downto 0),
      S(3) => \sY_multiplication_buffer6_carry__0_i_6_n_0\,
      S(2) => \sY_multiplication_buffer6_carry__0_i_7_n_0\,
      S(1) => \sY_multiplication_buffer6_carry__0_i_8_n_0\,
      S(0) => \sY_multiplication_buffer6_carry__0_i_9_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^x_rotator_y0_reg[11]\(3),
      I1 => \sY_multiplication_buffer6_carry__1_1\(0),
      I2 => \^o\(0),
      O => \sY_multiplication_buffer6_carry__0_i_2_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^x_rotator_y0_reg[11]\(2),
      I1 => \sY_multiplication_buffer6_carry__0_0\(3),
      I2 => \^o\(0),
      O => \sY_multiplication_buffer6_carry__0_i_3_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^x_rotator_y0_reg[11]\(1),
      I1 => \sY_multiplication_buffer6_carry__0_0\(2),
      I2 => \^o\(0),
      O => \sY_multiplication_buffer6_carry__0_i_4_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^x_rotator_y0_reg[11]\(0),
      I1 => \sY_multiplication_buffer6_carry__0_0\(1),
      I2 => \^o\(0),
      O => \sY_multiplication_buffer6_carry__0_i_5_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_i_1_0\(7),
      I1 => \sY_multiplication_buffer6_carry__1_i_1_1\(7),
      I2 => Q(9),
      O => \sY_multiplication_buffer6_carry__0_i_6_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_i_1_0\(6),
      I1 => \sY_multiplication_buffer6_carry__1_i_1_1\(6),
      I2 => Q(9),
      O => \sY_multiplication_buffer6_carry__0_i_7_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_i_1_0\(5),
      I1 => \sY_multiplication_buffer6_carry__1_i_1_1\(5),
      I2 => Q(9),
      O => \sY_multiplication_buffer6_carry__0_i_8_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_i_1_0\(4),
      I1 => \sY_multiplication_buffer6_carry__1_i_1_1\(4),
      I2 => Q(9),
      O => \sY_multiplication_buffer6_carry__0_i_9_n_0\
    );
\sY_multiplication_buffer6_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer6_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer6_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer6_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer6_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer6_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^x_rotator_y0_reg[11]_0\(2 downto 0),
      O(3) => B0,
      O(2) => \sY_multiplication_buffer6_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer6_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer6_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer6_carry__1_i_2_n_0\,
      S(2) => \sY_multiplication_buffer6_carry__1_i_3_n_0\,
      S(1) => \sY_multiplication_buffer6_carry__1_i_4_n_0\,
      S(0) => \sY_multiplication_buffer6_carry__1_i_5_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer6_carry__0_i_1_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer6_carry__1_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer6_carry__1_i_1_n_1\,
      CO(1) => \sY_multiplication_buffer6_carry__1_i_1_n_2\,
      CO(0) => \sY_multiplication_buffer6_carry__1_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer6_carry__1_i_1_0\(7),
      DI(1) => \sY_multiplication_buffer6_carry__1_i_1_0\(7),
      DI(0) => \sY_multiplication_buffer6_carry__1_i_1_0\(7),
      O(3 downto 0) => \^x_rotator_y0_reg[11]_0\(3 downto 0),
      S(3) => \sY_multiplication_buffer6_carry__1_i_6_n_0\,
      S(2) => \sY_multiplication_buffer6_carry__1_i_7_n_0\,
      S(1) => \sY_multiplication_buffer6_carry__1_i_8_n_0\,
      S(0) => \sY_multiplication_buffer6_carry__1_i_9_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^x_rotator_y0_reg[11]_0\(3),
      I1 => \sY_multiplication_buffer6_carry__1_1\(3),
      I2 => \^o\(0),
      O => \sY_multiplication_buffer6_carry__1_i_2_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^x_rotator_y0_reg[11]_0\(2),
      I1 => \sY_multiplication_buffer6_carry__1_1\(3),
      I2 => \^o\(0),
      O => \sY_multiplication_buffer6_carry__1_i_3_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^x_rotator_y0_reg[11]_0\(1),
      I1 => \sY_multiplication_buffer6_carry__1_1\(2),
      I2 => \^o\(0),
      O => \sY_multiplication_buffer6_carry__1_i_4_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^x_rotator_y0_reg[11]_0\(0),
      I1 => \sY_multiplication_buffer6_carry__1_1\(1),
      I2 => \^o\(0),
      O => \sY_multiplication_buffer6_carry__1_i_5_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_i_1_0\(7),
      I1 => \sY_multiplication_buffer6_carry__1_i_1_1\(7),
      I2 => Q(9),
      O => \sY_multiplication_buffer6_carry__1_i_6_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_i_1_0\(7),
      I1 => \sY_multiplication_buffer6_carry__1_i_1_1\(7),
      I2 => Q(9),
      O => \sY_multiplication_buffer6_carry__1_i_7_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_i_1_0\(7),
      I1 => \sY_multiplication_buffer6_carry__1_i_1_1\(7),
      I2 => Q(9),
      O => \sY_multiplication_buffer6_carry__1_i_8_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_i_1_0\(7),
      I1 => \sY_multiplication_buffer6_carry__1_i_1_1\(7),
      I2 => Q(9),
      O => \sY_multiplication_buffer6_carry__1_i_9_n_0\
    );
sY_multiplication_buffer6_carry_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer6_carry_i_1_n_0,
      CO(2) => sY_multiplication_buffer6_carry_i_1_n_1,
      CO(1) => sY_multiplication_buffer6_carry_i_1_n_2,
      CO(0) => sY_multiplication_buffer6_carry_i_1_n_3,
      CYINIT => Q(9),
      DI(3 downto 0) => \sY_multiplication_buffer6_carry__1_i_1_0\(3 downto 0),
      O(3 downto 1) => \^x_angle_reg[9]_0\(2 downto 0),
      O(0) => sY_multiplication_buffer6_carry_i_1_n_7,
      S(3) => sY_multiplication_buffer6_carry_i_6_n_0,
      S(2) => sY_multiplication_buffer6_carry_i_7_n_0,
      S(1) => sY_multiplication_buffer6_carry_i_8_n_0,
      S(0) => sY_multiplication_buffer6_carry_i_9_n_0
    );
sY_multiplication_buffer6_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^x_angle_reg[9]_0\(2),
      I1 => \sY_multiplication_buffer6_carry__0_0\(0),
      I2 => \^o\(0),
      O => sY_multiplication_buffer6_carry_i_2_n_0
    );
sY_multiplication_buffer6_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^x_angle_reg[9]_0\(1),
      I1 => sY_multiplication_buffer6_carry_0(2),
      I2 => \^o\(0),
      O => sY_multiplication_buffer6_carry_i_3_n_0
    );
sY_multiplication_buffer6_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^x_angle_reg[9]_0\(0),
      I1 => sY_multiplication_buffer6_carry_0(1),
      I2 => \^o\(0),
      O => sY_multiplication_buffer6_carry_i_4_n_0
    );
sY_multiplication_buffer6_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_i_1_n_7,
      I1 => sY_multiplication_buffer6_carry_0(0),
      I2 => \^o\(0),
      O => sY_multiplication_buffer6_carry_i_5_n_0
    );
sY_multiplication_buffer6_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_i_1_0\(3),
      I1 => \sY_multiplication_buffer6_carry__1_i_1_1\(3),
      I2 => Q(9),
      O => sY_multiplication_buffer6_carry_i_6_n_0
    );
sY_multiplication_buffer6_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_i_1_0\(2),
      I1 => \sY_multiplication_buffer6_carry__1_i_1_1\(2),
      I2 => Q(9),
      O => sY_multiplication_buffer6_carry_i_7_n_0
    );
sY_multiplication_buffer6_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_i_1_0\(1),
      I1 => \sY_multiplication_buffer6_carry__1_i_1_1\(1),
      I2 => Q(9),
      O => sY_multiplication_buffer6_carry_i_8_n_0
    );
sY_multiplication_buffer6_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_i_1_0\(0),
      I1 => \sY_multiplication_buffer6_carry__1_i_1_1\(0),
      I2 => Q(9),
      O => sY_multiplication_buffer6_carry_i_9_n_0
    );
sY_multiplication_buffer_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(11),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(11),
      O => A(11)
    );
sY_multiplication_buffer_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(2),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(2),
      O => A(2)
    );
sY_multiplication_buffer_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(1),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(1),
      O => A(1)
    );
sY_multiplication_buffer_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(0),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(0),
      O => A(0)
    );
sY_multiplication_buffer_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer_i_15_n_0,
      CO(3) => NLW_sY_multiplication_buffer_i_13_CO_UNCONNECTED(3),
      CO(2) => sY_multiplication_buffer_i_13_n_1,
      CO(1) => sY_multiplication_buffer_i_13_n_2,
      CO(0) => sY_multiplication_buffer_i_13_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => B(2 downto 0),
      O(3 downto 0) => sY_multiplication_buffer0(11 downto 8),
      S(3) => sY_multiplication_buffer_i_19_n_0,
      S(2) => sY_multiplication_buffer_i_20_n_0,
      S(1) => sY_multiplication_buffer_i_21_n_0,
      S(0) => sY_multiplication_buffer_i_22_n_0
    );
sY_multiplication_buffer_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer_i_16_n_0,
      CO(3) => NLW_sY_multiplication_buffer_i_14_CO_UNCONNECTED(3),
      CO(2) => sY_multiplication_buffer_i_14_n_1,
      CO(1) => sY_multiplication_buffer_i_14_n_2,
      CO(0) => sY_multiplication_buffer_i_14_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => B(2 downto 0),
      O(3 downto 0) => sY_multiplication_buffer00_in(11 downto 8),
      S(3) => sY_multiplication_buffer_i_23_n_0,
      S(2) => sY_multiplication_buffer_i_24_n_0,
      S(1) => sY_multiplication_buffer_i_25_n_0,
      S(0) => sY_multiplication_buffer_i_26_n_0
    );
sY_multiplication_buffer_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer_i_17_n_0,
      CO(3) => sY_multiplication_buffer_i_15_n_0,
      CO(2) => sY_multiplication_buffer_i_15_n_1,
      CO(1) => sY_multiplication_buffer_i_15_n_2,
      CO(0) => sY_multiplication_buffer_i_15_n_3,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer1_carry__0_n_5\,
      DI(2) => \^sy_multiplication_buffer1_carry__0_i_4_0\(0),
      DI(1) => \^shift_right0_carry__1_i_4__4_0\(3),
      DI(0) => \stages_instantiation[7].current_cordic_stage_n_33\,
      O(3 downto 0) => sY_multiplication_buffer0(7 downto 4),
      S(3) => sY_multiplication_buffer_i_28_n_0,
      S(2) => sY_multiplication_buffer_i_29_n_0,
      S(1) => sY_multiplication_buffer_i_30_n_0,
      S(0) => sY_multiplication_buffer_i_31_n_0
    );
sY_multiplication_buffer_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer_i_18_n_0,
      CO(3) => sY_multiplication_buffer_i_16_n_0,
      CO(2) => sY_multiplication_buffer_i_16_n_1,
      CO(1) => sY_multiplication_buffer_i_16_n_2,
      CO(0) => sY_multiplication_buffer_i_16_n_3,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer1_carry__0_n_5\,
      DI(2) => \^sy_multiplication_buffer1_carry__0_i_4_0\(0),
      DI(1) => sY_multiplication_buffer_0(0),
      DI(0) => \^shift_right0_carry__1_i_4__4_0\(3),
      O(3 downto 0) => sY_multiplication_buffer00_in(7 downto 4),
      S(3) => sY_multiplication_buffer_i_33_n_0,
      S(2) => sY_multiplication_buffer_i_34_n_0,
      S(1) => sY_multiplication_buffer_1(0),
      S(0) => sY_multiplication_buffer_i_36_n_0
    );
sY_multiplication_buffer_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer_i_17_n_0,
      CO(2) => sY_multiplication_buffer_i_17_n_1,
      CO(1) => sY_multiplication_buffer_i_17_n_2,
      CO(0) => sY_multiplication_buffer_i_17_n_3,
      CYINIT => '1',
      DI(3) => sY_multiplication_buffer1_carry_n_4,
      DI(2) => sY_multiplication_buffer1_carry_n_5,
      DI(1) => sY_multiplication_buffer1_carry_n_6,
      DI(0) => sY_multiplication_buffer1_carry_n_7,
      O(3 downto 0) => sY_multiplication_buffer0(3 downto 0),
      S(3) => \stages_instantiation[7].current_cordic_stage_n_12\,
      S(2) => \stages_instantiation[7].current_cordic_stage_n_13\,
      S(1) => \stages_instantiation[7].current_cordic_stage_n_14\,
      S(0) => \stages_instantiation[7].current_cordic_stage_n_15\
    );
sY_multiplication_buffer_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer_i_18_n_0,
      CO(2) => sY_multiplication_buffer_i_18_n_1,
      CO(1) => sY_multiplication_buffer_i_18_n_2,
      CO(0) => sY_multiplication_buffer_i_18_n_3,
      CYINIT => '0',
      DI(3) => sY_multiplication_buffer1_carry_n_4,
      DI(2) => sY_multiplication_buffer1_carry_n_5,
      DI(1) => sY_multiplication_buffer1_carry_n_6,
      DI(0) => sY_multiplication_buffer1_carry_n_7,
      O(3 downto 0) => sY_multiplication_buffer00_in(3 downto 0),
      S(3) => sY_multiplication_buffer_i_41_n_0,
      S(2) => sY_multiplication_buffer_i_42_n_0,
      S(1) => sY_multiplication_buffer_i_43_n_0,
      S(0) => sY_multiplication_buffer_i_44_n_0
    );
sY_multiplication_buffer_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__1_i_4_0\(0),
      I1 => B(3),
      O => sY_multiplication_buffer_i_19_n_0
    );
sY_multiplication_buffer_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(10),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(10),
      O => A(10)
    );
sY_multiplication_buffer_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(2),
      I1 => B(3),
      O => sY_multiplication_buffer_i_20_n_0
    );
sY_multiplication_buffer_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(1),
      I1 => B(2),
      O => sY_multiplication_buffer_i_21_n_0
    );
sY_multiplication_buffer_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(0),
      I1 => B(1),
      O => sY_multiplication_buffer_i_22_n_0
    );
sY_multiplication_buffer_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__1_i_4_0\(0),
      I1 => B(3),
      O => sY_multiplication_buffer_i_23_n_0
    );
sY_multiplication_buffer_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(2),
      I1 => B(3),
      O => sY_multiplication_buffer_i_24_n_0
    );
sY_multiplication_buffer_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(1),
      I1 => B(2),
      O => sY_multiplication_buffer_i_25_n_0
    );
sY_multiplication_buffer_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(0),
      I1 => B(1),
      O => sY_multiplication_buffer_i_26_n_0
    );
sY_multiplication_buffer_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__0_n_5\,
      I1 => B(0),
      O => sY_multiplication_buffer_i_28_n_0
    );
sY_multiplication_buffer_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__0_i_4_0\(0),
      I1 => \sY_multiplication_buffer1_carry__0_n_5\,
      O => sY_multiplication_buffer_i_29_n_0
    );
sY_multiplication_buffer_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(9),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(9),
      O => A(9)
    );
sY_multiplication_buffer_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__0_i_4_0\(0),
      I1 => \^shift_right0_carry__1_i_4__4_0\(3),
      O => sY_multiplication_buffer_i_30_n_0
    );
sY_multiplication_buffer_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__0_n_7\,
      I1 => \^shift_right0_carry__1_i_4__4_0\(3),
      O => sY_multiplication_buffer_i_31_n_0
    );
sY_multiplication_buffer_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__0_n_5\,
      I1 => B(0),
      O => sY_multiplication_buffer_i_33_n_0
    );
sY_multiplication_buffer_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__0_i_4_0\(0),
      I1 => \sY_multiplication_buffer1_carry__0_n_5\,
      O => sY_multiplication_buffer_i_34_n_0
    );
sY_multiplication_buffer_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^shift_right0_carry__1_i_4__4_0\(3),
      I1 => \sY_multiplication_buffer1_carry__0_n_7\,
      O => sY_multiplication_buffer_i_36_n_0
    );
sY_multiplication_buffer_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(8),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(8),
      O => A(8)
    );
sY_multiplication_buffer_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sY_multiplication_buffer1_carry_n_4,
      I1 => \^shift_right0_carry__1_i_4__4_0\(2),
      O => sY_multiplication_buffer_i_41_n_0
    );
sY_multiplication_buffer_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sY_multiplication_buffer1_carry_n_5,
      I1 => \^shift_right0_carry__1_i_4__4_0\(1),
      O => sY_multiplication_buffer_i_42_n_0
    );
sY_multiplication_buffer_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sY_multiplication_buffer1_carry_n_6,
      I1 => \^shift_right0_carry__1_i_4__4_0\(0),
      O => sY_multiplication_buffer_i_43_n_0
    );
sY_multiplication_buffer_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sY_multiplication_buffer1_carry_n_7,
      I1 => \^shift_right0_carry__0_i_4__5_0\(3),
      O => sY_multiplication_buffer_i_44_n_0
    );
sY_multiplication_buffer_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(7),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(7),
      O => A(7)
    );
sY_multiplication_buffer_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(6),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(6),
      O => A(6)
    );
sY_multiplication_buffer_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(5),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(5),
      O => A(5)
    );
sY_multiplication_buffer_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(4),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(4),
      O => A(4)
    );
sY_multiplication_buffer_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(3),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(3),
      O => A(3)
    );
sigma0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sigma0_carry_n_0,
      CO(2) => sigma0_carry_n_1,
      CO(1) => sigma0_carry_n_2,
      CO(0) => sigma0_carry_n_3,
      CYINIT => '0',
      DI(3) => Q(9),
      DI(2) => sigma0_carry_i_1_n_0,
      DI(1) => Q(0),
      DI(0) => '0',
      O(3) => sigma0_carry_n_4,
      O(2) => sigma0_carry_n_5,
      O(1) => sigma0_carry_n_6,
      O(0) => NLW_sigma0_carry_O_UNCONNECTED(0),
      S(3) => sigma0_carry_i_2_n_0,
      S(2) => sigma0_carry_i_3_n_0,
      S(1) => sigma0_carry_i_4_n_0,
      S(0) => '0'
    );
\sigma0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sigma0_carry_n_0,
      CO(3) => \sigma0_carry__0_n_0\,
      CO(2) => \sigma0_carry__0_n_1\,
      CO(1) => \sigma0_carry__0_n_2\,
      CO(0) => \sigma0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_carry__0_i_1_n_0\,
      DI(2) => \^di\(0),
      DI(1) => \sigma0_carry__0_i_3_n_0\,
      DI(0) => \^di\(0),
      O(3) => \sigma0_carry__0_n_4\,
      O(2) => \sigma0_carry__0_n_5\,
      O(1) => \sigma0_carry__0_n_6\,
      O(0) => \sigma0_carry__0_n_7\,
      S(3) => \sigma0_carry__0_i_4_n_0\,
      S(2) => \sigma0_carry__0_i_5_n_0\,
      S(1) => \sigma0_carry__0_i_6_n_0\,
      S(0) => \sigma0_carry__0_i_7_n_0\
    );
\sigma0_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF10E01F"
    )
        port map (
      I0 => sigma0_carry_i_6_n_0,
      I1 => \sigma0_carry__0_i_8_n_0\,
      I2 => \sigma0_carry_i_5__0_n_0\,
      I3 => Q(6),
      I4 => \sigma0_carry__0_i_9_n_0\,
      O => \sigma0_carry__0_i_1_n_0\
    );
\sigma0_carry__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      O => \sigma0_carry__0_i_10_n_0\
    );
\sigma0_carry__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(4),
      O => \sigma0_carry__0_i_11_n_0\
    );
\sigma0_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA999"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(4),
      O => \sigma0_carry__0_i_12_n_0\
    );
\sigma0_carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95959555"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      O => \sigma0_carry__0_i_13_n_0\
    );
\sigma0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \^di\(0)
    );
\sigma0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4B4B4F0F0C3C3C3"
    )
        port map (
      I0 => sigma0_carry_i_6_n_0,
      I1 => \sigma0_carry_i_5__0_n_0\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \sigma0_carry__0_i_3_n_0\
    );
\sigma0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A669A999A559A"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => \sigma0_carry__0_i_10_n_0\,
      I3 => \sigma0_carry_i_5__0_n_0\,
      I4 => \sigma0_carry__0_i_11_n_0\,
      I5 => sigma0_carry_i_6_n_0,
      O => \sigma0_carry__0_i_4_n_0\
    );
\sigma0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595959A9A9A959A9"
    )
        port map (
      I0 => Q(9),
      I1 => \sigma0_carry__0_i_12_n_0\,
      I2 => \sigma0_carry_i_5__0_n_0\,
      I3 => \sigma0_carry__0_i_13_n_0\,
      I4 => sigma0_carry_i_6_n_0,
      I5 => Q(5),
      O => \sigma0_carry__0_i_5_n_0\
    );
\sigma0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA6AAA55566AAA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \sigma0_carry_i_5__0_n_0\,
      I5 => sigma0_carry_i_6_n_0,
      O => \sigma0_carry__0_i_6_n_0\
    );
\sigma0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699999966999"
    )
        port map (
      I0 => Q(9),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \sigma0_carry_i_5__0_n_0\,
      I5 => sigma0_carry_i_6_n_0,
      O => \sigma0_carry__0_i_7_n_0\
    );
\sigma0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15151555"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      O => \sigma0_carry__0_i_8_n_0\
    );
\sigma0_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(4),
      O => \sigma0_carry__0_i_9_n_0\
    );
\sigma0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_sigma0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sigma0_carry__1_n_2\,
      CO(0) => \sigma0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sigma0_carry__1_i_1_n_0\,
      DI(0) => Q(9),
      O(3) => \NLW_sigma0_carry__1_O_UNCONNECTED\(3),
      O(2) => \^o\(0),
      O(1) => \sigma0_carry__1_n_6\,
      O(0) => \sigma0_carry__1_n_7\,
      S(3) => '0',
      S(2) => \sigma0_carry__1_i_2_n_0\,
      S(1) => \sigma0_carry__1_i_3_n_0\,
      S(0) => \sigma0_carry__1_i_4_n_0\
    );
\sigma0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0FF00FEE11EE11"
    )
        port map (
      I0 => sigma0_carry_i_6_n_0,
      I1 => \sigma0_carry__1_i_5_n_0\,
      I2 => \sigma0_carry__1_i_6_n_0\,
      I3 => Q(7),
      I4 => Q(8),
      I5 => Q(9),
      O => \sigma0_carry__1_i_1_n_0\
    );
\sigma0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDD0F00CCDDFFEE"
    )
        port map (
      I0 => \sigma0_carry__1_i_5_n_0\,
      I1 => sigma0_carry_i_6_n_0,
      I2 => \sigma0_carry__1_i_6_n_0\,
      I3 => Q(7),
      I4 => Q(8),
      I5 => Q(9),
      O => \sigma0_carry__1_i_2_n_0\
    );
\sigma0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C9C3C9C3C99319"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(7),
      I3 => \sigma0_carry__1_i_6_n_0\,
      I4 => \sigma0_carry__1_i_5_n_0\,
      I5 => sigma0_carry_i_6_n_0,
      O => \sigma0_carry__1_i_3_n_0\
    );
\sigma0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A58FA58FA58FF05A"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(7),
      I3 => \sigma0_carry__1_i_6_n_0\,
      I4 => \sigma0_carry__1_i_5_n_0\,
      I5 => sigma0_carry_i_6_n_0,
      O => \sigma0_carry__1_i_4_n_0\
    );
\sigma0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(5),
      O => \sigma0_carry__1_i_5_n_0\
    );
\sigma0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011155555555"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \sigma0_carry__1_i_6_n_0\
    );
sigma0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => sigma0_carry_i_1_n_0
    );
sigma0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66966996"
    )
        port map (
      I0 => Q(9),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sigma0_carry_i_5__0_n_0\,
      I4 => sigma0_carry_i_6_n_0,
      O => sigma0_carry_i_2_n_0
    );
sigma0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sigma0_carry_i_7_n_0,
      I1 => Q(1),
      I2 => Q(9),
      O => sigma0_carry_i_3_n_0
    );
sigma0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => sigma0_carry_i_4_n_0
    );
\sigma0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \sigma0_carry__1_i_6_n_0\,
      I1 => Q(7),
      I2 => Q(8),
      I3 => Q(9),
      O => \sigma0_carry_i_5__0_n_0\
    );
sigma0_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABAB"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(7),
      I3 => sigma0_carry_i_8_n_0,
      I4 => Q(6),
      O => sigma0_carry_i_6_n_0
    );
sigma0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444000000003303"
    )
        port map (
      I0 => \sigma0_carry__1_i_6_n_0\,
      I1 => Q(9),
      I2 => Q(6),
      I3 => sigma0_carry_i_8_n_0,
      I4 => Q(7),
      I5 => Q(8),
      O => sigma0_carry_i_7_n_0
    );
sigma0_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555511555555"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(1),
      O => sigma0_carry_i_8_n_0
    );
\sigma0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__0/i__carry_n_0\,
      CO(2) => \sigma0_inferred__0/i__carry_n_1\,
      CO(1) => \sigma0_inferred__0/i__carry_n_2\,
      CO(0) => \sigma0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_carry__0_n_7\,
      DI(2) => \^o\(0),
      DI(1) => sigma0_carry_n_5,
      DI(0) => \^o\(0),
      O(3) => \sigma0_inferred__0/i__carry_n_4\,
      O(2) => \sigma0_inferred__0/i__carry_n_5\,
      O(1) => \sigma0_inferred__0/i__carry_n_6\,
      O(0) => \NLW_sigma0_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1__4_n_0\,
      S(2) => \i__carry_i_2__6_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4__9_n_0\
    );
\sigma0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__0/i__carry_n_0\,
      CO(3) => \sigma0_inferred__0/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__0/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__0/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_carry__0_n_4\,
      DI(2) => \^o\(0),
      DI(1) => \sigma0_carry__0_n_5\,
      DI(0) => \i__carry__0_i_1_n_0\,
      O(3) => \sigma0_inferred__0/i__carry__0_n_4\,
      O(2) => \sigma0_inferred__0/i__carry__0_n_5\,
      O(1) => \sigma0_inferred__0/i__carry__0_n_6\,
      O(0) => \sigma0_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_2__2_n_0\,
      S(2) => \i__carry__0_i_3__5_n_0\,
      S(1) => \i__carry__0_i_4_n_0\,
      S(0) => \i__carry__0_i_5__0_n_0\
    );
\sigma0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_sigma0_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sigma0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sigma0_carry__1_n_7\,
      O(3 downto 2) => \NLW_sigma0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__0/i__carry__1_n_6\,
      O(0) => \sigma0_inferred__0/i__carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \i__carry__1_i_1__5_n_0\,
      S(0) => \i__carry__1_i_2__5_n_0\
    );
\sigma0_inferred__1/i___14_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__1/i___14_carry_n_0\,
      CO(2) => \sigma0_inferred__1/i___14_carry_n_1\,
      CO(1) => \sigma0_inferred__1/i___14_carry_n_2\,
      CO(0) => \sigma0_inferred__1/i___14_carry_n_3\,
      CYINIT => \^x_angle_reg[9]\,
      DI(3) => \sigma0_inferred__0/i__carry_n_5\,
      DI(2) => \i___14_carry_i_2_n_0\,
      DI(1) => \sigma0_inferred__0/i__carry_n_6\,
      DI(0) => \^o\(0),
      O(3) => \sigma0_inferred__1/i___14_carry_n_4\,
      O(2) => \sigma0_inferred__1/i___14_carry_n_5\,
      O(1) => \sigma0_inferred__1/i___14_carry_n_6\,
      O(0) => \sigma0_inferred__1/i___14_carry_n_7\,
      S(3) => \i___14_carry_i_3_n_0\,
      S(2) => \i___14_carry_i_4_n_0\,
      S(1) => \i___14_carry_i_5_n_0\,
      S(0) => \i___14_carry_i_6_n_0\
    );
\sigma0_inferred__1/i___14_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__1/i___14_carry_n_0\,
      CO(3) => \sigma0_inferred__1/i___14_carry__0_n_0\,
      CO(2) => \sigma0_inferred__1/i___14_carry__0_n_1\,
      CO(1) => \sigma0_inferred__1/i___14_carry__0_n_2\,
      CO(0) => \sigma0_inferred__1/i___14_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__0/i__carry__0_n_5\,
      DI(2) => \sigma0_inferred__0/i__carry__0_n_6\,
      DI(1) => \sigma0_inferred__0/i__carry__1_n_6\,
      DI(0) => \sigma0_inferred__0/i__carry__0_n_7\,
      O(3) => \sigma0_inferred__1/i___14_carry__0_n_4\,
      O(2) => \sigma0_inferred__1/i___14_carry__0_n_5\,
      O(1) => \sigma0_inferred__1/i___14_carry__0_n_6\,
      O(0) => \sigma0_inferred__1/i___14_carry__0_n_7\,
      S(3) => \i___14_carry__0_i_1_n_0\,
      S(2) => \i___14_carry__0_i_2_n_0\,
      S(1) => \i___14_carry__0_i_3_n_0\,
      S(0) => \i___14_carry__0_i_4_n_0\
    );
\sigma0_inferred__1/i___14_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__1/i___14_carry__0_n_0\,
      CO(3 downto 1) => \NLW_sigma0_inferred__1/i___14_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sigma0_inferred__1/i___14_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sigma0_inferred__0/i__carry__0_n_4\,
      O(3 downto 2) => \NLW_sigma0_inferred__1/i___14_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O(0) => \sigma0_inferred__1/i___14_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \i___14_carry__1_i_1_n_0\,
      S(0) => \i___14_carry__1_i_2_n_0\
    );
\sigma0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sigma0_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sigma0_inferred__1/i__carry_n_1\,
      CO(1) => \NLW_sigma0_inferred__1/i__carry_CO_UNCONNECTED\(1),
      CO(0) => \sigma0_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry_i_1__1_n_0\,
      DI(0) => \sigma0_inferred__0/i__carry__1_n_6\,
      O(3 downto 2) => \NLW_sigma0_inferred__1/i__carry_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__1/i__carry_n_6\,
      O(0) => \NLW_sigma0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \i__carry_i_2__14_n_0\,
      S(0) => \i__carry_i_3__14_n_0\
    );
\sigma0_inferred__2/i___28_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__2/i___28_carry_n_0\,
      CO(2) => \NLW_sigma0_inferred__2/i___28_carry_CO_UNCONNECTED\(2),
      CO(1) => \sigma0_inferred__2/i___28_carry_n_2\,
      CO(0) => \sigma0_inferred__2/i___28_carry_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \sigma0_inferred__1/i___14_carry__1_n_6\,
      DI(1) => \i___28_carry_i_1_n_0\,
      DI(0) => '0',
      O(3) => \NLW_sigma0_inferred__2/i___28_carry_O_UNCONNECTED\(3),
      O(2) => \sigma0_inferred__2/i___28_carry_n_5\,
      O(1) => \sigma0_inferred__2/i___28_carry_n_6\,
      O(0) => \sigma0_inferred__2/i___28_carry_n_7\,
      S(3) => '1',
      S(2) => \i___28_carry_i_2_n_0\,
      S(1) => \i___28_carry_i_3__1_n_0\,
      S(0) => \i___28_carry_i_4_n_0\
    );
\sigma0_inferred__2/i___37_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__2/i___37_carry_n_0\,
      CO(2) => \sigma0_inferred__2/i___37_carry_n_1\,
      CO(1) => \sigma0_inferred__2/i___37_carry_n_2\,
      CO(0) => \sigma0_inferred__2/i___37_carry_n_3\,
      CYINIT => \^x_angle_reg[9]\,
      DI(3) => \sigma0_inferred__1/i___14_carry_n_4\,
      DI(2) => \sigma0_inferred__1/i___14_carry_n_6\,
      DI(1) => \i___37_carry_i_1_n_0\,
      DI(0) => \sigma0_inferred__1/i___14_carry_n_7\,
      O(3) => \sigma0_inferred__2/i___37_carry_n_4\,
      O(2) => \sigma0_inferred__2/i___37_carry_n_5\,
      O(1) => \sigma0_inferred__2/i___37_carry_n_6\,
      O(0) => \sigma0_inferred__2/i___37_carry_n_7\,
      S(3) => \i___37_carry_i_2_n_0\,
      S(2) => \i___37_carry_i_3_n_0\,
      S(1) => \i___37_carry_i_4_n_0\,
      S(0) => \i___37_carry_i_5_n_0\
    );
\sigma0_inferred__2/i___37_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__2/i___37_carry_n_0\,
      CO(3) => \sigma0_inferred__2/i___37_carry__0_n_0\,
      CO(2) => \sigma0_inferred__2/i___37_carry__0_n_1\,
      CO(1) => \sigma0_inferred__2/i___37_carry__0_n_2\,
      CO(0) => \sigma0_inferred__2/i___37_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__1/i___14_carry__0_n_5\,
      DI(2) => \sigma0_inferred__1/i___14_carry__0_n_6\,
      DI(1) => \sigma0_inferred__1/i___14_carry__0_n_7\,
      DI(0) => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O(3) => \sigma0_inferred__2/i___37_carry__0_n_4\,
      O(2) => \sigma0_inferred__2/i___37_carry__0_n_5\,
      O(1) => \sigma0_inferred__2/i___37_carry__0_n_6\,
      O(0) => \sigma0_inferred__2/i___37_carry__0_n_7\,
      S(3) => \i___37_carry__0_i_1_n_0\,
      S(2) => \i___37_carry__0_i_2_n_0\,
      S(1) => \i___37_carry__0_i_3_n_0\,
      S(0) => \i___37_carry__0_i_4_n_0\
    );
\sigma0_inferred__2/i___37_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__2/i___37_carry__0_n_0\,
      CO(3 downto 1) => \NLW_sigma0_inferred__2/i___37_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sigma0_inferred__2/i___37_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sigma0_inferred__1/i___14_carry__0_n_4\,
      O(3 downto 2) => \NLW_sigma0_inferred__2/i___37_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O(0) => \sigma0_inferred__2/i___37_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \i___37_carry__1_i_1_n_0\,
      S(0) => \i___37_carry__1_i_2_n_0\
    );
\sigma0_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__2/i__carry_n_0\,
      CO(2) => \sigma0_inferred__2/i__carry_n_1\,
      CO(1) => \sigma0_inferred__2/i__carry_n_2\,
      CO(0) => \sigma0_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => \sigma0_inferred__1/i__carry_n_6\,
      DI(1) => \sigma0_inferred__1/i___14_carry__1_n_6\,
      DI(0) => \i__carry_i_2_n_0\,
      O(3) => \sigma0_inferred__2/i__carry_n_4\,
      O(2) => \sigma0_inferred__2/i__carry_n_5\,
      O(1) => \sigma0_inferred__2/i__carry_n_6\,
      O(0) => \NLW_sigma0_inferred__2/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_3__7_n_0\,
      S(2) => \i__carry_i_4__0_n_0\,
      S(1) => \i__carry_i_5__1_n_0\,
      S(0) => \i__carry_i_6_n_0\
    );
\sigma0_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__2/i__carry_n_0\,
      CO(3) => \sigma0_inferred__2/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__2/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__2/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__11_n_0\,
      DI(2) => \^o\(0),
      DI(1) => \i__carry__0_i_2_n_1\,
      DI(0) => \i__carry__0_i_2_n_6\,
      O(3) => \sigma0_inferred__2/i__carry__0_n_4\,
      O(2) => \sigma0_inferred__2/i__carry__0_n_5\,
      O(1) => \sigma0_inferred__2/i__carry__0_n_6\,
      O(0) => \sigma0_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_3_n_0\,
      S(2) => \i__carry__0_i_4__11_n_0\,
      S(1) => \i__carry__0_i_5_n_0\,
      S(0) => \i__carry__0_i_6_n_0\
    );
\sigma0_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__2/i__carry__0_n_0\,
      CO(3) => \NLW_sigma0_inferred__2/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sigma0_inferred__2/i__carry__1_n_1\,
      CO(1) => \NLW_sigma0_inferred__2/i__carry__1_CO_UNCONNECTED\(1),
      CO(0) => \sigma0_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__1_i_1_n_6\,
      DI(0) => \i__carry__1_i_2_n_0\,
      O(3 downto 2) => \NLW_sigma0_inferred__2/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__2/i__carry__1_n_6\,
      O(0) => \sigma0_inferred__2/i__carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4__8_n_0\
    );
\sigma0_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__3/i__carry_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__2_n_0\,
      DI(2) => \sigma0_inferred__2/i__carry_n_5\,
      DI(1) => \sigma0_inferred__2/i__carry_n_6\,
      DI(0) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O(3) => \sigma0_inferred__3/i__carry_n_4\,
      O(2) => \sigma0_inferred__3/i__carry_n_5\,
      O(1) => \sigma0_inferred__3/i__carry_n_6\,
      O(0) => \NLW_sigma0_inferred__3/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_2__7_n_0\,
      S(2) => \i__carry_i_3__0_n_0\,
      S(1) => \i__carry_i_4__10_n_0\,
      S(0) => \i__carry_i_5_n_0\
    );
\sigma0_inferred__3/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__0_n_0\,
      DI(2) => \sigma0_inferred__2/i__carry__0_n_5\,
      DI(1) => \sigma0_inferred__2/i__carry__0_n_7\,
      DI(0) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O(3) => \sigma0_inferred__3/i__carry__0_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__0_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__0_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_2__3_n_0\,
      S(2) => \i__carry__0_i_3__0_n_0\,
      S(1) => \i__carry__0_i_4__8_n_0\,
      S(0) => \i__carry__0_i_5__1_n_0\
    );
\sigma0_inferred__3/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__0_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__1_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__1_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__1_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__2/i___28_carry_n_7\,
      DI(2) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      DI(1) => \sigma0_inferred__2/i__carry__1_n_6\,
      DI(0) => \sigma0_inferred__2/i__carry__0_n_4\,
      O(3) => \sigma0_inferred__3/i__carry__1_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__1_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__1_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__0_n_0\,
      S(2) => \i__carry__1_i_2__6_n_0\,
      S(1) => \i__carry__1_i_3__0_n_0\,
      S(0) => \i__carry__1_i_4__2_n_0\
    );
\sigma0_inferred__3/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__1_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__2_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__2_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__2_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__2_i_1_n_0\,
      DI(2) => \sigma0_inferred__2/i___28_carry_n_0\,
      DI(1) => \sigma0_inferred__2/i___28_carry_n_6\,
      DI(0) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O(3) => \sigma0_inferred__3/i__carry__2_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__2_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__2_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_2__2_n_0\,
      S(2) => \i__carry__2_i_3_n_0\,
      S(1) => \i__carry__2_i_4__2_n_0\,
      S(0) => \i__carry__2_i_5__2_n_0\
    );
\sigma0_inferred__3/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__2_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__3_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__3_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__3_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__2/i___37_carry_n_4\,
      DI(2) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      DI(1) => \sigma0_inferred__2/i___37_carry_n_5\,
      DI(0) => \sigma0_inferred__2/i___37_carry_n_7\,
      O(3) => \sigma0_inferred__3/i__carry__3_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__3_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__3_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1_n_0\,
      S(2) => \i__carry__3_i_2_n_0\,
      S(1) => \i__carry__3_i_3_n_0\,
      S(0) => \i__carry__3_i_4__2_n_0\
    );
\sigma0_inferred__3/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__3_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__4_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__4_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__4_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__2/i___37_carry__0_n_4\,
      DI(2) => \sigma0_inferred__2/i___37_carry__0_n_5\,
      DI(1) => \sigma0_inferred__2/i___37_carry__0_n_6\,
      DI(0) => \sigma0_inferred__2/i___37_carry__0_n_7\,
      O(3) => \sigma0_inferred__3/i__carry__4_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__4_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__4_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1_n_0\,
      S(2) => \i__carry__4_i_2_n_0\,
      S(1) => \i__carry__4_i_3_n_0\,
      S(0) => \i__carry__4_i_4_n_0\
    );
\sigma0_inferred__3/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__4_n_0\,
      CO(3 downto 0) => \NLW_sigma0_inferred__3/i__carry__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sigma0_inferred__3/i__carry__5_O_UNCONNECTED\(3 downto 1),
      O(0) => \sigma0_inferred__3/i__carry__5_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \i__carry__5_i_1_n_0\
    );
\sigma0_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__4/i__carry_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__3_n_0\,
      DI(2) => \sigma0_inferred__3/i__carry__5_n_7\,
      DI(1) => \sigma0_inferred__3/i__carry_n_5\,
      DI(0) => '0',
      O(3) => \sigma0_inferred__4/i__carry_n_4\,
      O(2) => \sigma0_inferred__4/i__carry_n_5\,
      O(1) => \sigma0_inferred__4/i__carry_n_6\,
      O(0) => \sigma0_inferred__4/i__carry_n_7\,
      S(3) => \i__carry_i_2__8_n_0\,
      S(2) => \i__carry_i_3__1_n_0\,
      S(1) => \i__carry_i_4_n_0\,
      S(0) => \sigma0_inferred__3/i__carry_n_6\
    );
\sigma0_inferred__4/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry_n_0\,
      CO(3) => \sigma0_inferred__4/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__3/i__carry__1_n_7\,
      DI(2) => \sigma0_inferred__3/i__carry__0_n_5\,
      DI(1) => \sigma0_inferred__3/i__carry__5_n_7\,
      DI(0) => \sigma0_inferred__3/i__carry__0_n_6\,
      O(3) => \sigma0_inferred__4/i__carry__0_n_4\,
      O(2) => \sigma0_inferred__4/i__carry__0_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__0_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__2_n_0\,
      S(2) => \i__carry__0_i_2__4_n_0\,
      S(1) => \i__carry__0_i_3__6_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\sigma0_inferred__4/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry__0_n_0\,
      CO(3) => \sigma0_inferred__4/i__carry__1_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry__1_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__1_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__3/i__carry__1_n_4\,
      DI(2) => \sigma0_inferred__3/i__carry__5_n_7\,
      DI(1) => \sigma0_inferred__3/i__carry__1_n_5\,
      DI(0) => \sigma0_inferred__3/i__carry__5_n_7\,
      O(3) => \sigma0_inferred__4/i__carry__1_n_4\,
      O(2) => \sigma0_inferred__4/i__carry__1_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__1_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__6_n_0\,
      S(2) => \i__carry__1_i_2__7_n_0\,
      S(1) => \i__carry__1_i_3__1_n_0\,
      S(0) => \i__carry__1_i_4__3_n_0\
    );
\sigma0_inferred__4/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry__1_n_0\,
      CO(3) => \sigma0_inferred__4/i__carry__2_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry__2_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__2_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__3/i__carry__3_n_7\,
      DI(2) => \sigma0_inferred__3/i__carry__2_n_5\,
      DI(1) => \i__carry__2_i_1__0_n_0\,
      DI(0) => \sigma0_inferred__3/i__carry__2_n_6\,
      O(3) => \sigma0_inferred__4/i__carry__2_n_4\,
      O(2) => \sigma0_inferred__4/i__carry__2_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__2_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_2_n_0\,
      S(2) => \i__carry__2_i_3__2_n_0\,
      S(1) => \i__carry__2_i_4__3_n_0\,
      S(0) => \i__carry__2_i_5_n_0\
    );
\sigma0_inferred__4/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry__2_n_0\,
      CO(3) => \sigma0_inferred__4/i__carry__3_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry__3_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__3_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__3/i__carry__3_n_4\,
      DI(2) => \sigma0_inferred__3/i__carry__3_n_5\,
      DI(1) => \sigma0_inferred__3/i__carry__3_n_6\,
      DI(0) => \sigma0_inferred__3/i__carry__5_n_7\,
      O(3) => \sigma0_inferred__4/i__carry__3_n_4\,
      O(2) => \sigma0_inferred__4/i__carry__3_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__3_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__0_n_0\,
      S(2) => \i__carry__3_i_2__0_n_0\,
      S(1) => \i__carry__3_i_3__2_n_0\,
      S(0) => \i__carry__3_i_4__3_n_0\
    );
\sigma0_inferred__4/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry__3_n_0\,
      CO(3) => \NLW_sigma0_inferred__4/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \sigma0_inferred__4/i__carry__4_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__4_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sigma0_inferred__3/i__carry__4_n_5\,
      DI(1) => \sigma0_inferred__3/i__carry__4_n_6\,
      DI(0) => \sigma0_inferred__3/i__carry__4_n_7\,
      O(3) => \in__0\,
      O(2) => \sigma0_inferred__4/i__carry__4_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__4_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__0_n_0\,
      S(2) => \i__carry__4_i_2__0_n_0\,
      S(1) => \i__carry__4_i_3__0_n_0\,
      S(0) => \i__carry__4_i_4__0_n_0\
    );
\sigma0_inferred__5/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__5/i__carry_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__4/i__carry_n_6\,
      DI(2) => \sigma0_inferred__4/i__carry_n_7\,
      DI(1) => \i__carry_i_1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_2__0_n_0\,
      S(2) => \i__carry_i_3__8_n_0\,
      S(1) => \i__carry_i_4__1_n_0\,
      S(0) => '0'
    );
\sigma0_inferred__5/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \in__0\,
      DI(2) => \i__carry__0_i_1__1_n_0\,
      DI(1) => \sigma0_inferred__4/i__carry_n_4\,
      DI(0) => \sigma0_inferred__4/i__carry_n_5\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_2__5_n_0\,
      S(2) => \i__carry__0_i_3__7_n_0\,
      S(1) => \i__carry__0_i_4__1_n_0\,
      S(0) => \i__carry__0_i_5__2_n_0\
    );
\sigma0_inferred__5/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__0_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__1_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__1_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__1_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \in__0\,
      DI(2) => \sigma0_inferred__4/i__carry__1_n_7\,
      DI(1) => \in__0\,
      DI(0) => \sigma0_inferred__4/i__carry__0_n_5\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_1__7_n_0\,
      S(2) => \i__carry__1_i_2__0_n_0\,
      S(1) => \i__carry__1_i_3__8_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\sigma0_inferred__5/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__1_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__2_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__2_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__2_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__4/i__carry__2_n_7\,
      DI(2) => \i__carry__2_i_1__1_n_0\,
      DI(1) => \sigma0_inferred__4/i__carry__1_n_4\,
      DI(0) => \sigma0_inferred__4/i__carry__1_n_6\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_2__3_n_0\,
      S(2) => \i__carry__2_i_3__3_n_0\,
      S(1) => \i__carry__2_i_4_n_0\,
      S(0) => \i__carry__2_i_5__3_n_0\
    );
\sigma0_inferred__5/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__2_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__3_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__3_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__3_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__4/i__carry__3_n_7\,
      DI(2) => \sigma0_inferred__4/i__carry__2_n_4\,
      DI(1) => \in__0\,
      DI(0) => \sigma0_inferred__4/i__carry__2_n_5\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__3_i_1__1_n_0\,
      S(2) => \i__carry__3_i_2__1_n_0\,
      S(1) => \i__carry__3_i_3__3_n_0\,
      S(0) => \i__carry__3_i_4_n_0\
    );
\sigma0_inferred__5/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__3_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__4_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__4_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__4_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__4/i__carry__4_n_7\,
      DI(2) => \sigma0_inferred__4/i__carry__3_n_4\,
      DI(1) => \sigma0_inferred__4/i__carry__3_n_5\,
      DI(0) => \sigma0_inferred__4/i__carry__3_n_6\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__4_i_1__1_n_0\,
      S(2) => \i__carry__4_i_2__1_n_0\,
      S(1) => \i__carry__4_i_3__1_n_0\,
      S(0) => \i__carry__4_i_4__1_n_0\
    );
\sigma0_inferred__5/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__4_n_0\,
      CO(3 downto 1) => \NLW_sigma0_inferred__5/i__carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sigma0_inferred__5/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sigma0_inferred__4/i__carry__4_n_6\,
      O(3 downto 2) => \NLW_sigma0_inferred__5/i__carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => A0_out(25),
      O(0) => \NLW_sigma0_inferred__5/i__carry__5_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__5_i_1__0_n_0\,
      S(0) => \i__carry__5_i_2_n_0\
    );
\stages_instantiation[7].current_cordic_stage\: entity work.design_1_top_level_0_0_cordic_stage_10
     port map (
      A(3) => \stages_instantiation[7].current_cordic_stage_n_21\,
      A(2) => \stages_instantiation[7].current_cordic_stage_n_22\,
      A(1) => \stages_instantiation[7].current_cordic_stage_n_23\,
      A(0) => \stages_instantiation[7].current_cordic_stage_n_24\,
      CO(0) => CO(0),
      DI(0) => \stages_instantiation[7].current_cordic_stage_n_33\,
      O(3) => \stages_instantiation[7].current_cordic_stage_n_0\,
      O(2) => \stages_instantiation[7].current_cordic_stage_n_1\,
      O(1) => \stages_instantiation[7].current_cordic_stage_n_2\,
      O(0) => \stages_instantiation[7].current_cordic_stage_n_3\,
      S(3) => \SHIFT_RIGHT0_carry_i_2__5_n_0\,
      S(2) => \SHIFT_RIGHT0_carry_i_3__5_n_0\,
      S(1) => \SHIFT_RIGHT0_carry_i_4__5_n_0\,
      S(0) => \SHIFT_RIGHT0_carry_i_5__3_n_0\,
      \SHIFT_RIGHT0_carry__0_i_4__5\(3 downto 0) => \^shift_right0_carry__0_i_4__5_0\(3 downto 0),
      \SHIFT_RIGHT0_carry__1_i_4__4\(3 downto 0) => \^shift_right0_carry__1_i_4__4_0\(3 downto 0),
      sX_multiplication_buffer(3) => \^sy_multiplication_buffer1_carry__1_i_4_0\(0),
      sX_multiplication_buffer(2 downto 0) => B(3 downto 1),
      sX_multiplication_buffer_0(0) => A0_out(25),
      sX_multiplication_buffer_1(0) => sX_multiplication_buffer_i_32_n_0,
      sX_multiplication_buffer_2(1) => sX_multiplication_buffer_i_35_n_0,
      sX_multiplication_buffer_2(0) => sX_multiplication_buffer_i_36_n_0,
      sX_multiplication_buffer_3(3) => sX_multiplication_buffer_i_37_n_0,
      sX_multiplication_buffer_3(2) => sX_multiplication_buffer_i_38_n_0,
      sX_multiplication_buffer_3(1) => sX_multiplication_buffer_i_39_n_0,
      sX_multiplication_buffer_3(0) => sX_multiplication_buffer_i_40_n_0,
      sX_multiplication_buffer_i_13(2 downto 0) => \sY_multiplication_buffer1_carry__1_1\(2 downto 0),
      sX_multiplication_buffer_i_13_0(3) => \SHIFT_RIGHT0_carry__1_i_1__4_n_0\,
      sX_multiplication_buffer_i_13_0(2) => \SHIFT_RIGHT0_carry__1_i_2__4_n_0\,
      sX_multiplication_buffer_i_13_0(1) => \SHIFT_RIGHT0_carry__1_i_3__4_n_0\,
      sX_multiplication_buffer_i_13_0(0) => \SHIFT_RIGHT0_carry__1_i_4__4_n_0\,
      sX_multiplication_buffer_i_18_0(0) => B(0),
      sX_multiplication_buffer_i_26_0(7 downto 0) => sX_multiplication_buffer0(11 downto 4),
      sX_multiplication_buffer_i_31(3 downto 0) => \SHIFT_RIGHT0_carry__0\(3 downto 0),
      sX_multiplication_buffer_i_31_0(3) => \SHIFT_RIGHT0_carry__0_i_1__4_n_0\,
      sX_multiplication_buffer_i_31_0(2) => \SHIFT_RIGHT0_carry__0_i_2__5_n_0\,
      sX_multiplication_buffer_i_31_0(1) => \SHIFT_RIGHT0_carry__0_i_3__5_n_0\,
      sX_multiplication_buffer_i_31_0(0) => \SHIFT_RIGHT0_carry__0_i_4__5_n_0\,
      sX_multiplication_buffer_i_40 => \SHIFT_RIGHT0_carry_i_1__3_n_0\,
      sX_multiplication_buffer_i_40_0(3 downto 0) => SHIFT_RIGHT0_carry(3 downto 0),
      sY_multiplication_buffer1_carry(3) => \stages_instantiation[7].current_cordic_stage_n_12\,
      sY_multiplication_buffer1_carry(2) => \stages_instantiation[7].current_cordic_stage_n_13\,
      sY_multiplication_buffer1_carry(1) => \stages_instantiation[7].current_cordic_stage_n_14\,
      sY_multiplication_buffer1_carry(0) => \stages_instantiation[7].current_cordic_stage_n_15\,
      \sY_multiplication_buffer3_carry__1\(3 downto 0) => \sY_multiplication_buffer3_carry__1_0\(3 downto 0),
      sY_multiplication_buffer_i_17(3) => sY_multiplication_buffer1_carry_n_4,
      sY_multiplication_buffer_i_17(2) => sY_multiplication_buffer1_carry_n_5,
      sY_multiplication_buffer_i_17(1) => sY_multiplication_buffer1_carry_n_6,
      sY_multiplication_buffer_i_17(0) => sY_multiplication_buffer1_carry_n_7,
      \sigma0_inferred__3/i__carry__5\ => \sigma0_inferred__3/i__carry__5_0\,
      \sigma0_inferred__3/i__carry__5_0\(3 downto 0) => \sigma0_inferred__3/i__carry__5_1\(3 downto 0),
      \sigma0_inferred__3/i__carry__5_1\(3 downto 0) => \sigma0_inferred__3/i__carry__5_2\(3 downto 0),
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\(3 downto 0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\(3 downto 0),
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_0\(2) => \sY_multiplication_buffer3_carry__0_n_4\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_0\(1) => \sY_multiplication_buffer3_carry__0_n_5\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_0\(0) => \sY_multiplication_buffer3_carry__0_n_6\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0\(3 downto 0) => sY_multiplication_buffer2_carry_0(3 downto 0),
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\(0) => \sigma0_inferred__3/i__carry__5_n_7\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_0\(3 downto 0) => \sY_multiplication_buffer2_carry__1_0\(3 downto 0),
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\(3) => \sY_multiplication_buffer3_carry__1_n_4\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\(2) => \sY_multiplication_buffer3_carry__1_n_5\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\(1) => \sY_multiplication_buffer3_carry__1_n_6\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_1\(0) => \sY_multiplication_buffer3_carry__1_n_7\
    );
\y_rotator_X0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(0),
      I1 => sigma0_carry_i_7_n_0,
      I2 => Xt(0),
      O => D(0)
    );
\y_rotator_X0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(10),
      I1 => sigma0_carry_i_7_n_0,
      I2 => Xt(10),
      O => D(10)
    );
\y_rotator_X0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(11),
      I1 => sigma0_carry_i_7_n_0,
      I2 => Xt(11),
      O => D(11)
    );
\y_rotator_X0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(1),
      I1 => sigma0_carry_i_7_n_0,
      I2 => Xt(1),
      O => D(1)
    );
\y_rotator_X0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(2),
      I1 => sigma0_carry_i_7_n_0,
      I2 => Xt(2),
      O => D(2)
    );
\y_rotator_X0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(3),
      I1 => sigma0_carry_i_7_n_0,
      I2 => Xt(3),
      O => D(3)
    );
\y_rotator_X0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(4),
      I1 => sigma0_carry_i_7_n_0,
      I2 => Xt(4),
      O => D(4)
    );
\y_rotator_X0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(5),
      I1 => sigma0_carry_i_7_n_0,
      I2 => Xt(5),
      O => D(5)
    );
\y_rotator_X0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(6),
      I1 => sigma0_carry_i_7_n_0,
      I2 => Xt(6),
      O => D(6)
    );
\y_rotator_X0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(7),
      I1 => sigma0_carry_i_7_n_0,
      I2 => Xt(7),
      O => D(7)
    );
\y_rotator_X0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(8),
      I1 => sigma0_carry_i_7_n_0,
      I2 => Xt(8),
      O => D(8)
    );
\y_rotator_X0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(9),
      I1 => sigma0_carry_i_7_n_0,
      I2 => Xt(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_cordic_7 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_angle_reg[9]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sY_multiplication_buffer1_carry__0_i_4__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SHIFT_RIGHT0_carry__0__0_i_4__5_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__1__0_i_4__4_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sX_multiplication_buffer_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sigma0_inferred__0/i__carry__1_0\ : out STD_LOGIC;
    \sigma0_inferred__1/i___14_carry__1_0\ : out STD_LOGIC;
    \sigma0_inferred__2/i___37_carry__1_0\ : out STD_LOGIC;
    \sigma0_inferred__3/i__carry__5_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer6_carry__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer5_carry__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer4_carry__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer3_carry__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer1_carry__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_rotator_X0_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_rotator_X0_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__0/i__carry__1_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__0/i__carry__1_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__1/i___14_carry__1_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__1/i___14_carry__1_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__2/i___37_carry__1_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__2/i___37_carry__1_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__3/i__carry__5_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__3/i__carry__5_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sY_multiplication_buffer7_carry__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sY_multiplication_buffer7_carry__1_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \sY_multiplication_buffer6_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer5_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer4_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer3_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer1_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sY_multiplication_buffer_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sY_multiplication_buffer_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sY_multiplication_buffer6_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer6_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer5_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer5_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer4_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer4_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer3_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer2_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__0__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_cordic_7 : entity is "cordic";
end design_1_top_level_0_0_cordic_7;

architecture STRUCTURE of design_1_top_level_0_0_cordic_7 is
  signal A : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal A0_out : STD_LOGIC_VECTOR ( 25 to 25 );
  signal B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B0 : STD_LOGIC;
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SHIFT_RIGHT0_carry__0__0_i_1__4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__0_i_2__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__0_i_3__5_n_0\ : STD_LOGIC;
  signal \^shift_right0_carry__0__0_i_4__5_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SHIFT_RIGHT0_carry__0__0_i_4__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__0_i_1__4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__0_i_2__4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__0_i_3__4_n_0\ : STD_LOGIC;
  signal \^shift_right0_carry__1__0_i_4__4_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SHIFT_RIGHT0_carry__1__0_i_4__4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__2_i_5__3_n_0\ : STD_LOGIC;
  signal Xt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^y_angle_reg[9]\ : STD_LOGIC;
  signal Yt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \Z[4]_i_3_n_0\ : STD_LOGIC;
  signal \Z[4]_i_4_n_0\ : STD_LOGIC;
  signal \Z[4]_i_5_n_0\ : STD_LOGIC;
  signal \Z[4]_i_6_n_0\ : STD_LOGIC;
  signal \Z[4]_i_7_n_0\ : STD_LOGIC;
  signal \Z[7]_i_3_n_0\ : STD_LOGIC;
  signal \Z[7]_i_4_n_0\ : STD_LOGIC;
  signal \Z[7]_i_5_n_0\ : STD_LOGIC;
  signal \Z_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Z_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \Z_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \Z_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \Z_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \Z_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \Z_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \Z_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \Z_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \Z_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \Z_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \Z_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \Z_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \i___14_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___14_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___14_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___14_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___14_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i___14_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i___28_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___28_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___28_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___28_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___37_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i___37_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_1\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_6\ : STD_LOGIC;
  signal \i__carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_1\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_6\ : STD_LOGIC;
  signal \i__carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \in__0\ : STD_LOGIC;
  signal sX_multiplication_buffer0 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \sX_multiplication_buffer_i_1__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_2__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_32__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_35__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_36__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_37__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_38__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_39__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_3__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_40__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_4__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_5__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_6__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_7__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_8__0_n_0\ : STD_LOGIC;
  signal sX_multiplication_buffer_n_100 : STD_LOGIC;
  signal sX_multiplication_buffer_n_101 : STD_LOGIC;
  signal sX_multiplication_buffer_n_102 : STD_LOGIC;
  signal sX_multiplication_buffer_n_103 : STD_LOGIC;
  signal sX_multiplication_buffer_n_104 : STD_LOGIC;
  signal sX_multiplication_buffer_n_105 : STD_LOGIC;
  signal sX_multiplication_buffer_n_82 : STD_LOGIC;
  signal sX_multiplication_buffer_n_95 : STD_LOGIC;
  signal sX_multiplication_buffer_n_96 : STD_LOGIC;
  signal sX_multiplication_buffer_n_97 : STD_LOGIC;
  signal sX_multiplication_buffer_n_98 : STD_LOGIC;
  signal sX_multiplication_buffer_n_99 : STD_LOGIC;
  signal sY_multiplication_buffer0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sY_multiplication_buffer00_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sY_multiplication_buffer1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \^sy_multiplication_buffer1_carry__0_i_4__0_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sY_multiplication_buffer1_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_7\ : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_i_1_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_i_2_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_i_3_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_i_4_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer_i_13__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_13__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_13__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_14__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_14__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_14__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_15__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_15__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_15__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_15__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_16__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_16__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_16__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_16__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_17__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_17__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_17__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_17__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_18__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_18__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_18__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_18__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_19__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_20__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_21__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_22__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_23__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_24__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_25__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_26__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_28__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_29__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_30__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_31__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_33__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_34__0_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer_i_36_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_41_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_42_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_43_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_44_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_n_100 : STD_LOGIC;
  signal sY_multiplication_buffer_n_101 : STD_LOGIC;
  signal sY_multiplication_buffer_n_102 : STD_LOGIC;
  signal sY_multiplication_buffer_n_103 : STD_LOGIC;
  signal sY_multiplication_buffer_n_104 : STD_LOGIC;
  signal sY_multiplication_buffer_n_105 : STD_LOGIC;
  signal sY_multiplication_buffer_n_82 : STD_LOGIC;
  signal sY_multiplication_buffer_n_95 : STD_LOGIC;
  signal sY_multiplication_buffer_n_96 : STD_LOGIC;
  signal sY_multiplication_buffer_n_97 : STD_LOGIC;
  signal sY_multiplication_buffer_n_98 : STD_LOGIC;
  signal sY_multiplication_buffer_n_99 : STD_LOGIC;
  signal \sigma0_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_13__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_n_2\ : STD_LOGIC;
  signal \sigma0_carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_carry__1_n_5\ : STD_LOGIC;
  signal \sigma0_carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sigma0_carry_i_5_n_0 : STD_LOGIC;
  signal \sigma0_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal sigma0_carry_n_0 : STD_LOGIC;
  signal sigma0_carry_n_1 : STD_LOGIC;
  signal sigma0_carry_n_2 : STD_LOGIC;
  signal sigma0_carry_n_3 : STD_LOGIC;
  signal sigma0_carry_n_4 : STD_LOGIC;
  signal sigma0_carry_n_5 : STD_LOGIC;
  signal sigma0_carry_n_6 : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__5_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__1_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__1_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__1_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__2_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__2_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__2_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__2_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__3_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__3_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__3_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__3_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__4_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__4_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__4_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__4_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__5_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry_n_3\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_0\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_1\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_12\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_13\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_14\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_15\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_2\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_21\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_22\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_23\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_24\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_3\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_33\ : STD_LOGIC;
  signal \NLW_Z_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Z_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i__carry__0_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry__0_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry__1_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry__1_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sX_multiplication_buffer_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sX_multiplication_buffer_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sX_multiplication_buffer_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sX_multiplication_buffer_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_sX_multiplication_buffer_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_sY_multiplication_buffer_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sY_multiplication_buffer_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sY_multiplication_buffer_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sY_multiplication_buffer_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_sY_multiplication_buffer_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_sY_multiplication_buffer1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer3_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer4_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer5_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer6_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer7_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer_i_13__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer_i_14__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sigma0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sigma0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sigma0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sigma0_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_inferred__1/i___14_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__1/i___14_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__2/i___28_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sigma0_inferred__2/i___28_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sigma0_inferred__2/i___37_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__2/i___37_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sigma0_inferred__2/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__2/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sigma0_inferred__3/i__carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__3/i__carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__4/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sigma0_inferred__5/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__5/i__carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Z[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Z[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Z[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Z[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Z[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Z[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Z[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Z[7]_i_1\ : label is "soft_lutpair20";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Z_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Z_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \Z_rotator_X0[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Z_rotator_X0[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Z_rotator_X0[11]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Z_rotator_X0[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Z_rotator_X0[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Z_rotator_X0[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Z_rotator_X0[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Z_rotator_X0[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Z_rotator_X0[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Z_rotator_X0[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Z_rotator_X0[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Z_rotator_X0[9]_i_1\ : label is "soft_lutpair26";
  attribute METHODOLOGY_DRC_VIOS of \i__carry__0_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i__carry__1_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sX_multiplication_buffer : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer1_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer2_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer3_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer3_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer3_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer4_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer4_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer4_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer5_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer5_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer5_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer6_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer6_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer6_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer7_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer7_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer7_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer_i_13__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer_i_14__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer_i_15__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer_i_16__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer_i_17__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer_i_18__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sigma0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_10__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_11__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_12__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_13__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_8__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_9__0\ : label is "soft_lutpair16";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__1/i___14_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__1/i___14_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__1/i___14_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i___28_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i___37_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i___37_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i___37_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  DI(0) <= \^di\(0);
  O(0) <= \^o\(0);
  \SHIFT_RIGHT0_carry__0__0_i_4__5_0\(3 downto 0) <= \^shift_right0_carry__0__0_i_4__5_0\(3 downto 0);
  \SHIFT_RIGHT0_carry__1__0_i_4__4_0\(3 downto 0) <= \^shift_right0_carry__1__0_i_4__4_0\(3 downto 0);
  \Y_angle_reg[9]\ <= \^y_angle_reg[9]\;
  \sY_multiplication_buffer1_carry__0_i_4__0_0\(0) <= \^sy_multiplication_buffer1_carry__0_i_4__0_0\(0);
\SHIFT_RIGHT0_carry__0__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_0\(3),
      I1 => \sY_multiplication_buffer7_carry__1_n_7\,
      I2 => \sigma0_carry__1_n_5\,
      O => \y_rotator_X0_reg[7]\(3)
    );
\SHIFT_RIGHT0_carry__0__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_0\(3),
      I1 => \sY_multiplication_buffer6_carry__1_n_6\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_2\(3)
    );
\SHIFT_RIGHT0_carry__0__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_0\(3),
      I1 => \sY_multiplication_buffer5_carry__1_n_5\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_2\(3)
    );
\SHIFT_RIGHT0_carry__0__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_0(3),
      I1 => \sY_multiplication_buffer4_carry__1_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_2\(3)
    );
\SHIFT_RIGHT0_carry__0__0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__0__0\(3),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__0__0_i_1__4_n_0\
    );
\SHIFT_RIGHT0_carry__0__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_0\(2),
      I1 => \sY_multiplication_buffer7_carry__0_n_4\,
      I2 => \sigma0_carry__1_n_5\,
      O => \y_rotator_X0_reg[7]\(2)
    );
\SHIFT_RIGHT0_carry__0__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_0\(2),
      I1 => \sY_multiplication_buffer6_carry__1_n_7\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_2\(2)
    );
\SHIFT_RIGHT0_carry__0__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_0\(2),
      I1 => \sY_multiplication_buffer5_carry__1_n_6\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_2\(2)
    );
\SHIFT_RIGHT0_carry__0__0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_0(2),
      I1 => \sY_multiplication_buffer4_carry__1_n_5\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_2\(2)
    );
\SHIFT_RIGHT0_carry__0__0_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__0__0\(2),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__0__0_i_2__5_n_0\
    );
\SHIFT_RIGHT0_carry__0__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_0\(1),
      I1 => \sY_multiplication_buffer7_carry__0_n_5\,
      I2 => \sigma0_carry__1_n_5\,
      O => \y_rotator_X0_reg[7]\(1)
    );
\SHIFT_RIGHT0_carry__0__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_0\(1),
      I1 => \sY_multiplication_buffer6_carry__0_n_4\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_2\(1)
    );
\SHIFT_RIGHT0_carry__0__0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_0\(1),
      I1 => \sY_multiplication_buffer5_carry__1_n_7\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_2\(1)
    );
\SHIFT_RIGHT0_carry__0__0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_0(1),
      I1 => \sY_multiplication_buffer4_carry__1_n_6\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_2\(1)
    );
\SHIFT_RIGHT0_carry__0__0_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__0__0\(1),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__0__0_i_3__5_n_0\
    );
\SHIFT_RIGHT0_carry__0__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_0\(0),
      I1 => \sY_multiplication_buffer7_carry__0_n_6\,
      I2 => \sigma0_carry__1_n_5\,
      O => \y_rotator_X0_reg[7]\(0)
    );
\SHIFT_RIGHT0_carry__0__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_0\(0),
      I1 => \sY_multiplication_buffer6_carry__0_n_5\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_2\(0)
    );
\SHIFT_RIGHT0_carry__0__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_0\(0),
      I1 => \sY_multiplication_buffer5_carry__0_n_4\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_2\(0)
    );
\SHIFT_RIGHT0_carry__0__0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_0(0),
      I1 => \sY_multiplication_buffer4_carry__1_n_7\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_2\(0)
    );
\SHIFT_RIGHT0_carry__0__0_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__0__0\(0),
      I1 => \sY_multiplication_buffer2_carry__1_n_5\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__0__0_i_4__5_n_0\
    );
\SHIFT_RIGHT0_carry__1__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sY_multiplication_buffer6_carry__1_1\(3),
      I2 => \sY_multiplication_buffer7_carry__1_n_4\,
      O => S(3)
    );
\SHIFT_RIGHT0_carry__1__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(3),
      I2 => B0,
      O => \sY_multiplication_buffer6_carry__1_0\(3)
    );
\SHIFT_RIGHT0_carry__1__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sY_multiplication_buffer5_carry__1_n_4\,
      O => \sY_multiplication_buffer5_carry__1_0\(3)
    );
\SHIFT_RIGHT0_carry__1__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sY_multiplication_buffer4_carry__1_n_4\,
      O => \sY_multiplication_buffer4_carry__1_0\(3)
    );
\SHIFT_RIGHT0_carry__1__0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \in__0\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \sY_multiplication_buffer2_carry__1_n_4\,
      O => \SHIFT_RIGHT0_carry__1__0_i_1__4_n_0\
    );
\SHIFT_RIGHT0_carry__1__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_1\(2),
      I1 => \sY_multiplication_buffer7_carry__1_n_4\,
      I2 => \sigma0_carry__1_n_5\,
      O => S(2)
    );
\SHIFT_RIGHT0_carry__1__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_1\(2),
      I1 => B0,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer6_carry__1_0\(2)
    );
\SHIFT_RIGHT0_carry__1__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_1\(2),
      I1 => \sY_multiplication_buffer5_carry__1_n_4\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_0\(2)
    );
\SHIFT_RIGHT0_carry__1__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_1\(2),
      I1 => \sY_multiplication_buffer4_carry__1_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_0\(2)
    );
\SHIFT_RIGHT0_carry__1__0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__1_1\(2),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__1__0_i_2__4_n_0\
    );
\SHIFT_RIGHT0_carry__1__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_1\(1),
      I1 => \sY_multiplication_buffer7_carry__1_n_5\,
      I2 => \sigma0_carry__1_n_5\,
      O => S(1)
    );
\SHIFT_RIGHT0_carry__1__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_1\(1),
      I1 => B0,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer6_carry__1_0\(1)
    );
\SHIFT_RIGHT0_carry__1__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_1\(1),
      I1 => \sY_multiplication_buffer5_carry__1_n_4\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_0\(1)
    );
\SHIFT_RIGHT0_carry__1__0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_1\(1),
      I1 => \sY_multiplication_buffer4_carry__1_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_0\(1)
    );
\SHIFT_RIGHT0_carry__1__0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__1_1\(1),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__1__0_i_3__4_n_0\
    );
\SHIFT_RIGHT0_carry__1__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_1\(0),
      I1 => \sY_multiplication_buffer7_carry__1_n_6\,
      I2 => \sigma0_carry__1_n_5\,
      O => S(0)
    );
\SHIFT_RIGHT0_carry__1__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_1\(0),
      I1 => \sY_multiplication_buffer6_carry__1_n_5\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer6_carry__1_0\(0)
    );
\SHIFT_RIGHT0_carry__1__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_1\(0),
      I1 => \sY_multiplication_buffer5_carry__1_n_4\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_0\(0)
    );
\SHIFT_RIGHT0_carry__1__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_1\(0),
      I1 => \sY_multiplication_buffer4_carry__1_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_0\(0)
    );
\SHIFT_RIGHT0_carry__1__0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__1_1\(0),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__1__0_i_4__4_n_0\
    );
\SHIFT_RIGHT0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_0\
    );
\SHIFT_RIGHT0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_0\
    );
\SHIFT_RIGHT0_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_0\
    );
\SHIFT_RIGHT0_carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in__0\,
      O => \SHIFT_RIGHT0_carry__2_i_1__3_n_0\
    );
\SHIFT_RIGHT0_carry__2_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_0(3),
      I1 => \sY_multiplication_buffer7_carry__0_n_7\,
      I2 => \sigma0_carry__1_n_5\,
      O => \y_rotator_X0_reg[3]\(3)
    );
\SHIFT_RIGHT0_carry__2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_0(2),
      I1 => sY_multiplication_buffer7_carry_n_4,
      I2 => \sigma0_carry__1_n_5\,
      O => \y_rotator_X0_reg[3]\(2)
    );
\SHIFT_RIGHT0_carry__2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_0(3),
      I1 => \sY_multiplication_buffer6_carry__0_n_6\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_1\(3)
    );
\SHIFT_RIGHT0_carry__2_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_0(3),
      I1 => \sY_multiplication_buffer5_carry__0_n_5\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_1\(3)
    );
\SHIFT_RIGHT0_carry__2_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2\(3),
      I1 => \sY_multiplication_buffer4_carry__0_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_1\(3)
    );
\SHIFT_RIGHT0_carry__2_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__2\(3),
      I1 => \sY_multiplication_buffer2_carry__1_n_6\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__2_i_2__5_n_0\
    );
\SHIFT_RIGHT0_carry__2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_0(1),
      I1 => sY_multiplication_buffer7_carry_n_5,
      I2 => \sigma0_carry__1_n_5\,
      O => \y_rotator_X0_reg[3]\(1)
    );
\SHIFT_RIGHT0_carry__2_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_0(2),
      I1 => \sY_multiplication_buffer6_carry__0_n_7\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_1\(2)
    );
\SHIFT_RIGHT0_carry__2_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_0(2),
      I1 => \sY_multiplication_buffer5_carry__0_n_6\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_1\(2)
    );
\SHIFT_RIGHT0_carry__2_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2\(2),
      I1 => \sY_multiplication_buffer4_carry__0_n_5\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_1\(2)
    );
\SHIFT_RIGHT0_carry__2_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__2\(2),
      I1 => \sY_multiplication_buffer2_carry__1_n_7\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__2_i_3__5_n_0\
    );
\SHIFT_RIGHT0_carry__2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_0(0),
      I1 => sY_multiplication_buffer7_carry_n_6,
      I2 => \sigma0_carry__1_n_5\,
      O => \y_rotator_X0_reg[3]\(0)
    );
\SHIFT_RIGHT0_carry__2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_0(1),
      I1 => sY_multiplication_buffer6_carry_n_4,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_1\(1)
    );
\SHIFT_RIGHT0_carry__2_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_0(1),
      I1 => \sY_multiplication_buffer5_carry__0_n_7\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_1\(1)
    );
\SHIFT_RIGHT0_carry__2_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2\(1),
      I1 => \sY_multiplication_buffer4_carry__0_n_6\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_1\(1)
    );
\SHIFT_RIGHT0_carry__2_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__2\(1),
      I1 => \sY_multiplication_buffer2_carry__0_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__2_i_4__5_n_0\
    );
\SHIFT_RIGHT0_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_0(0),
      I1 => sY_multiplication_buffer6_carry_n_5,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_1\(0)
    );
\SHIFT_RIGHT0_carry__2_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_0(0),
      I1 => sY_multiplication_buffer5_carry_n_4,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_1\(0)
    );
\SHIFT_RIGHT0_carry__2_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2\(0),
      I1 => \sY_multiplication_buffer4_carry__0_n_7\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_1\(0)
    );
\SHIFT_RIGHT0_carry__2_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__2\(0),
      I1 => \sY_multiplication_buffer2_carry__0_n_5\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__2_i_5__3_n_0\
    );
\Z[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(0),
      I1 => sigma0_carry_i_5_n_0,
      I2 => Yt(0),
      O => sX_multiplication_buffer_0(0)
    );
\Z[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(1),
      I1 => sigma0_carry_i_5_n_0,
      I2 => \Z_reg[4]_i_2_n_7\,
      O => sX_multiplication_buffer_0(1)
    );
\Z[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(2),
      I1 => sigma0_carry_i_5_n_0,
      I2 => \Z_reg[4]_i_2_n_6\,
      O => sX_multiplication_buffer_0(2)
    );
\Z[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(3),
      I1 => sigma0_carry_i_5_n_0,
      I2 => \Z_reg[4]_i_2_n_5\,
      O => sX_multiplication_buffer_0(3)
    );
\Z[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(4),
      I1 => sigma0_carry_i_5_n_0,
      I2 => \Z_reg[4]_i_2_n_4\,
      O => sX_multiplication_buffer_0(4)
    );
\Z[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(0),
      O => \Z[4]_i_3_n_0\
    );
\Z[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(4),
      O => \Z[4]_i_4_n_0\
    );
\Z[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(3),
      O => \Z[4]_i_5_n_0\
    );
\Z[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(2),
      O => \Z[4]_i_6_n_0\
    );
\Z[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(1),
      O => \Z[4]_i_7_n_0\
    );
\Z[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(5),
      I1 => sigma0_carry_i_5_n_0,
      I2 => \Z_reg[7]_i_2_n_7\,
      O => sX_multiplication_buffer_0(5)
    );
\Z[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(6),
      I1 => sigma0_carry_i_5_n_0,
      I2 => \Z_reg[7]_i_2_n_6\,
      O => sX_multiplication_buffer_0(6)
    );
\Z[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Xt(7),
      I1 => sigma0_carry_i_5_n_0,
      I2 => \Z_reg[7]_i_2_n_5\,
      O => sX_multiplication_buffer_0(7)
    );
\Z[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(7),
      O => \Z[7]_i_3_n_0\
    );
\Z[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(6),
      O => \Z[7]_i_4_n_0\
    );
\Z[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Yt(5),
      O => \Z[7]_i_5_n_0\
    );
\Z_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Z_reg[4]_i_2_n_0\,
      CO(2) => \Z_reg[4]_i_2_n_1\,
      CO(1) => \Z_reg[4]_i_2_n_2\,
      CO(0) => \Z_reg[4]_i_2_n_3\,
      CYINIT => \Z[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \Z_reg[4]_i_2_n_4\,
      O(2) => \Z_reg[4]_i_2_n_5\,
      O(1) => \Z_reg[4]_i_2_n_6\,
      O(0) => \Z_reg[4]_i_2_n_7\,
      S(3) => \Z[4]_i_4_n_0\,
      S(2) => \Z[4]_i_5_n_0\,
      S(1) => \Z[4]_i_6_n_0\,
      S(0) => \Z[4]_i_7_n_0\
    );
\Z_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Z_reg[4]_i_2_n_0\,
      CO(3 downto 2) => \NLW_Z_reg[7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Z_reg[7]_i_2_n_2\,
      CO(0) => \Z_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_Z_reg[7]_i_2_O_UNCONNECTED\(3),
      O(2) => \Z_reg[7]_i_2_n_5\,
      O(1) => \Z_reg[7]_i_2_n_6\,
      O(0) => \Z_reg[7]_i_2_n_7\,
      S(3) => '0',
      S(2) => \Z[7]_i_3_n_0\,
      S(1) => \Z[7]_i_4_n_0\,
      S(0) => \Z[7]_i_5_n_0\
    );
\Z_rotator_X0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(0),
      I1 => sigma0_carry_i_5_n_0,
      I2 => Xt(0),
      O => D(0)
    );
\Z_rotator_X0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(10),
      I1 => sigma0_carry_i_5_n_0,
      I2 => Xt(10),
      O => D(10)
    );
\Z_rotator_X0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(11),
      I1 => sigma0_carry_i_5_n_0,
      I2 => Xt(11),
      O => D(11)
    );
\Z_rotator_X0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(1),
      I1 => sigma0_carry_i_5_n_0,
      I2 => Xt(1),
      O => D(1)
    );
\Z_rotator_X0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(2),
      I1 => sigma0_carry_i_5_n_0,
      I2 => Xt(2),
      O => D(2)
    );
\Z_rotator_X0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(3),
      I1 => sigma0_carry_i_5_n_0,
      I2 => Xt(3),
      O => D(3)
    );
\Z_rotator_X0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(4),
      I1 => sigma0_carry_i_5_n_0,
      I2 => Xt(4),
      O => D(4)
    );
\Z_rotator_X0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(5),
      I1 => sigma0_carry_i_5_n_0,
      I2 => Xt(5),
      O => D(5)
    );
\Z_rotator_X0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(6),
      I1 => sigma0_carry_i_5_n_0,
      I2 => Xt(6),
      O => D(6)
    );
\Z_rotator_X0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(7),
      I1 => sigma0_carry_i_5_n_0,
      I2 => Xt(7),
      O => D(7)
    );
\Z_rotator_X0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(8),
      I1 => sigma0_carry_i_5_n_0,
      I2 => Xt(8),
      O => D(8)
    );
\Z_rotator_X0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(9),
      I1 => sigma0_carry_i_5_n_0,
      I2 => Xt(9),
      O => D(9)
    );
\i___14_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__0_n_5\,
      I1 => \sigma0_inferred__0/i__carry__0_n_4\,
      O => \i___14_carry__0_i_1__0_n_0\
    );
\i___14_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__0_n_6\,
      I1 => \sigma0_inferred__0/i__carry__0_n_5\,
      O => \i___14_carry__0_i_2__0_n_0\
    );
\i___14_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sigma0_inferred__0/i__carry__0_n_6\,
      O => \i___14_carry__0_i_3__0_n_0\
    );
\i___14_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__0_n_7\,
      I1 => \sigma0_inferred__0/i__carry_n_4\,
      O => \i___14_carry__0_i_4__0_n_0\
    );
\i___14_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sigma0_inferred__0/i__carry__1_n_7\,
      O => \i___14_carry__1_i_1__0_n_0\
    );
\i___14_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__0_n_4\,
      I1 => \sigma0_inferred__0/i__carry__1_n_7\,
      O => \i___14_carry__1_i_2__0_n_0\
    );
\i___14_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      O => \^y_angle_reg[9]\
    );
\i___14_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i___14_carry_i_2__0_n_0\
    );
\i___14_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry_n_5\,
      I1 => \sigma0_inferred__0/i__carry_n_4\,
      O => \i___14_carry_i_3__0_n_0\
    );
\i___14_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sigma0_inferred__0/i__carry_n_5\,
      O => \i___14_carry_i_4__0_n_0\
    );
\i___14_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry_n_6\,
      I1 => sigma0_carry_n_6,
      I2 => \sigma0_carry__1_n_5\,
      O => \i___14_carry_i_5__0_n_0\
    );
\i___14_carry_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sigma0_carry_n_6,
      O => \i___14_carry_i_6__0_n_0\
    );
\i___28_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      O => \i___28_carry_i_1__0_n_0\
    );
\i___28_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_carry__1_n_5\,
      O => \i___28_carry_i_2__0_n_0\
    );
\i___28_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sigma0_carry__1_n_5\,
      O => \i___28_carry_i_3_n_0\
    );
\i___28_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i___28_carry_i_4__0_n_0\
    );
\i___37_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__0_n_5\,
      I1 => \sigma0_inferred__1/i___14_carry__0_n_4\,
      O => \i___37_carry__0_i_1__0_n_0\
    );
\i___37_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__0_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry__0_n_5\,
      O => \i___37_carry__0_i_2__0_n_0\
    );
\i___37_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__0_n_7\,
      I1 => \sigma0_inferred__1/i___14_carry__0_n_6\,
      O => \i___37_carry__0_i_3__0_n_0\
    );
\i___37_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry__0_n_7\,
      O => \i___37_carry__0_i_4__0_n_0\
    );
\i___37_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry__1_n_7\,
      O => \i___37_carry__1_i_1__0_n_0\
    );
\i___37_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__0_n_4\,
      I1 => \sigma0_inferred__1/i___14_carry__1_n_7\,
      O => \i___37_carry__1_i_2__0_n_0\
    );
\i___37_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \i___37_carry_i_1__0_n_0\
    );
\i___37_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry_n_4\,
      I1 => \sigma0_inferred__1/i___14_carry_n_5\,
      O => \i___37_carry_i_2__0_n_0\
    );
\i___37_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry_n_5\,
      O => \i___37_carry_i_3__0_n_0\
    );
\i___37_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry_n_6\,
      O => \i___37_carry_i_4__0_n_0\
    );
\i___37_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry_n_7\,
      I1 => \sigma0_carry__1_n_5\,
      O => \i___37_carry_i_5__0_n_0\
    );
\i__carry__0_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry__0_i_1__12_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in__0\,
      O => \i__carry__0_i_1__5_n_0\
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__1_n_7\,
      I1 => \sigma0_inferred__3/i__carry__0_n_4\,
      O => \i__carry__0_i_1__6_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_i__carry__0_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \i__carry__0_i_2__0_n_1\,
      CO(1) => \NLW_i__carry__0_i_2__0_CO_UNCONNECTED\(1),
      CO(0) => \i__carry__0_i_2__0_n_3\,
      CYINIT => \sigma0_inferred__1/i__carry_n_1\,
      DI(3 downto 2) => B"00",
      DI(1) => \sigma0_inferred__0/i__carry__1_n_6\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_i__carry__0_i_2__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \i__carry__0_i_2__0_n_6\,
      O(0) => \NLW_i__carry__0_i_2__0_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \i__carry__0_i_7__0_n_0\,
      S(0) => '1'
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__0_n_4\,
      I1 => \sigma0_carry__1_n_7\,
      O => \i__carry__0_i_2__6_n_0\
    );
\i__carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry__0_n_4\,
      O => \i__carry__0_i_2__7_n_0\
    );
\i__carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__0_n_5\,
      I1 => \sigma0_inferred__3/i__carry__0_n_4\,
      O => \i__carry__0_i_2__8_n_0\
    );
\i__carry__0_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__0_n_6\,
      O => \i__carry__0_i_2__9_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__0_n_7\,
      O => \i__carry__0_i_3__10_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry__0_n_5\,
      I1 => \sigma0_inferred__2/i__carry__0_n_6\,
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_carry__0_n_4\,
      O => \i__carry__0_i_3__8_n_0\
    );
\i__carry__0_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__0_n_5\,
      O => \i__carry__0_i_3__9_n_0\
    );
\i__carry__0_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sigma0_carry__1_n_5\,
      O => \i__carry__0_i_4__12_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__0_n_5\,
      I1 => \sigma0_carry__0_n_6\,
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__0_n_6\,
      I1 => \sigma0_inferred__3/i__carry__0_n_7\,
      O => \i__carry__0_i_4__3_n_0\
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry_n_4\,
      I1 => \in__0\,
      O => \i__carry__0_i_4__4_n_0\
    );
\i__carry__0_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry__0_n_7\,
      I1 => \sigma0_inferred__2/i__carry__0_n_6\,
      O => \i__carry__0_i_4__9_n_0\
    );
\i__carry__0_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__0_i_2__0_n_1\,
      I1 => \sigma0_carry__1_n_5\,
      O => \i__carry__0_i_5__3_n_0\
    );
\i__carry__0_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_carry__0_n_6\,
      O => \i__carry__0_i_5__4_n_0\
    );
\i__carry__0_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry__0_n_7\,
      O => \i__carry__0_i_5__5_n_0\
    );
\i__carry__0_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry_n_5\,
      I1 => \in__0\,
      O => \i__carry__0_i_5__6_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__0_i_2__0_n_6\,
      I1 => \i__carry__0_i_2__0_n_1\,
      O => \i__carry__0_i_6__0_n_0\
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry__0_i_7__0_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_i__carry__1_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \i__carry__1_i_1__1_n_1\,
      CO(1) => \NLW_i__carry__1_i_1__1_CO_UNCONNECTED\(1),
      CO(0) => \i__carry__1_i_1__1_n_3\,
      CYINIT => \i__carry__1_i_5__0_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => \sigma0_inferred__0/i__carry__1_n_6\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_i__carry__1_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \i__carry__1_i_1__1_n_6\,
      O(0) => \NLW_i__carry__1_i_1__1_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \i__carry__1_i_6__0_n_0\,
      S(0) => '1'
    );
\i__carry__1_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__1_n_6\,
      O => \i__carry__1_i_1__10_n_0\
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___28_carry_n_7\,
      I1 => \sigma0_inferred__2/i__carry__1_n_1\,
      O => \i__carry__1_i_1__2_n_0\
    );
\i__carry__1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_carry__1_n_6\,
      O => \i__carry__1_i_1__8_n_0\
    );
\i__carry__1_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__1_n_4\,
      I1 => \sigma0_inferred__3/i__carry__2_n_7\,
      O => \i__carry__1_i_1__9_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__1_n_4\,
      O => \i__carry__1_i_2__10_n_0\
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__1_n_7\,
      I1 => \sigma0_inferred__4/i__carry__0_n_4\,
      O => \i__carry__1_i_2__2_n_0\
    );
\i__carry__1_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_7\,
      I1 => \sigma0_carry__1_n_6\,
      O => \i__carry__1_i_2__8_n_0\
    );
\i__carry__1_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry__1_n_1\,
      O => \i__carry__1_i_2__9_n_0\
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__1_i_1__1_n_6\,
      I1 => \i__carry__1_i_1__1_n_1\,
      O => \i__carry__1_i_3__2_n_0\
    );
\i__carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry__1_n_7\,
      O => \i__carry__1_i_3__3_n_0\
    );
\i__carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__1_n_5\,
      I1 => \sigma0_inferred__3/i__carry__1_n_6\,
      O => \i__carry__1_i_3__4_n_0\
    );
\i__carry__1_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__0_n_4\,
      O => \i__carry__1_i_3__9_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__0_n_5\,
      I1 => \sigma0_inferred__4/i__carry__0_n_6\,
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__1_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry__0_n_4\,
      I1 => \sigma0_inferred__2/i__carry__1_n_7\,
      O => \i__carry__1_i_4__4_n_0\
    );
\i__carry__1_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__1_n_6\,
      O => \i__carry__1_i_4__5_n_0\
    );
\i__carry__1_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \i__carry__1_i_1__1_n_6\,
      O => \i__carry__1_i_4__9_n_0\
    );
\i__carry__1_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      O => \i__carry__1_i_5__0_n_0\
    );
\i__carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry__1_i_6__0_n_0\
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry__2_i_1__2_n_0\
    );
\i__carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \i__carry__2_i_1__3_n_0\
    );
\i__carry__2_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in__0\,
      O => \i__carry__2_i_1__4_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__3_n_7\,
      I1 => \sigma0_inferred__3/i__carry__2_n_4\,
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry_n_7\,
      O => \i__carry__2_i_2__4_n_0\
    );
\i__carry__2_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__2_n_7\,
      I1 => \sigma0_inferred__4/i__carry__2_n_6\,
      O => \i__carry__2_i_2__5_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___28_carry_n_0\,
      I1 => \sigma0_inferred__2/i___28_carry_n_5\,
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__2_n_5\,
      I1 => \sigma0_inferred__3/i__carry__2_n_4\,
      O => \i__carry__2_i_3__4_n_0\
    );
\i__carry__2_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__2_n_7\,
      O => \i__carry__2_i_3__5_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__1_n_4\,
      I1 => \sigma0_inferred__4/i__carry__1_n_5\,
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___28_carry_n_6\,
      I1 => \sigma0_inferred__2/i___28_carry_n_5\,
      O => \i__carry__2_i_4__4_n_0\
    );
\i__carry__2_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__2_n_5\,
      O => \i__carry__2_i_4__5_n_0\
    );
\i__carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__2_n_6\,
      I1 => \sigma0_inferred__3/i__carry__2_n_7\,
      O => \i__carry__2_i_5__0_n_0\
    );
\i__carry__2_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i___28_carry_n_6\,
      O => \i__carry__2_i_5__4_n_0\
    );
\i__carry__2_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__1_n_6\,
      I1 => \sigma0_inferred__4/i__carry__1_n_5\,
      O => \i__carry__2_i_5__5_n_0\
    );
\i__carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry_n_4\,
      I1 => \sigma0_inferred__2/i___37_carry__0_n_7\,
      O => \i__carry__3_i_1__2_n_0\
    );
\i__carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__3_n_4\,
      I1 => \sigma0_inferred__3/i__carry__4_n_7\,
      O => \i__carry__3_i_1__3_n_0\
    );
\i__carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__3_n_7\,
      I1 => \sigma0_inferred__4/i__carry__3_n_6\,
      O => \i__carry__3_i_1__4_n_0\
    );
\i__carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry_n_4\,
      O => \i__carry__3_i_2__2_n_0\
    );
\i__carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__3_n_5\,
      I1 => \sigma0_inferred__3/i__carry__3_n_4\,
      O => \i__carry__3_i_2__3_n_0\
    );
\i__carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__2_n_4\,
      I1 => \sigma0_inferred__4/i__carry__3_n_7\,
      O => \i__carry__3_i_2__4_n_0\
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry_n_5\,
      I1 => \sigma0_inferred__2/i___37_carry_n_6\,
      O => \i__carry__3_i_3__0_n_0\
    );
\i__carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__3_n_6\,
      I1 => \sigma0_inferred__3/i__carry__3_n_5\,
      O => \i__carry__3_i_3__4_n_0\
    );
\i__carry__3_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__2_n_4\,
      O => \i__carry__3_i_3__5_n_0\
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__2_n_5\,
      I1 => \sigma0_inferred__4/i__carry__2_n_6\,
      O => \i__carry__3_i_4__0_n_0\
    );
\i__carry__3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry_n_7\,
      I1 => \sigma0_inferred__2/i___37_carry_n_6\,
      O => \i__carry__3_i_4__4_n_0\
    );
\i__carry__3_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__3_n_6\,
      O => \i__carry__3_i_4__5_n_0\
    );
\i__carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__0_n_4\,
      I1 => \sigma0_inferred__2/i___37_carry__1_n_7\,
      O => \i__carry__4_i_1__2_n_0\
    );
\i__carry__4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__4_n_4\,
      O => \i__carry__4_i_1__3_n_0\
    );
\i__carry__4_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__4_n_7\,
      I1 => \sigma0_inferred__4/i__carry__4_n_6\,
      O => \i__carry__4_i_1__4_n_0\
    );
\i__carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__0_n_5\,
      I1 => \sigma0_inferred__2/i___37_carry__0_n_4\,
      O => \i__carry__4_i_2__2_n_0\
    );
\i__carry__4_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__4_n_5\,
      I1 => \sigma0_inferred__3/i__carry__4_n_4\,
      O => \i__carry__4_i_2__3_n_0\
    );
\i__carry__4_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__3_n_4\,
      I1 => \sigma0_inferred__4/i__carry__4_n_7\,
      O => \i__carry__4_i_2__4_n_0\
    );
\i__carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__0_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry__0_n_5\,
      O => \i__carry__4_i_3__2_n_0\
    );
\i__carry__4_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__4_n_6\,
      I1 => \sigma0_inferred__3/i__carry__4_n_5\,
      O => \i__carry__4_i_3__3_n_0\
    );
\i__carry__4_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__3_n_5\,
      I1 => \sigma0_inferred__4/i__carry__3_n_4\,
      O => \i__carry__4_i_3__4_n_0\
    );
\i__carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__0_n_7\,
      I1 => \sigma0_inferred__2/i___37_carry__0_n_6\,
      O => \i__carry__4_i_4__2_n_0\
    );
\i__carry__4_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__4_n_7\,
      I1 => \sigma0_inferred__3/i__carry__4_n_6\,
      O => \i__carry__4_i_4__3_n_0\
    );
\i__carry__4_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__3_n_6\,
      I1 => \sigma0_inferred__4/i__carry__3_n_5\,
      O => \i__carry__4_i_4__4_n_0\
    );
\i__carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry__1_n_7\,
      O => \i__carry__5_i_1__1_n_0\
    );
\i__carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__4_n_5\,
      O => \i__carry__5_i_1__2_n_0\
    );
\i__carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__4_n_6\,
      I1 => \sigma0_inferred__4/i__carry__4_n_5\,
      O => \i__carry__5_i_2__0_n_0\
    );
\i__carry_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry_n_4\,
      O => \i__carry_i_1__16_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      I3 => \sigma0_carry__1_n_5\,
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__1/i__carry_n_1\,
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__0_n_7\,
      I1 => sigma0_carry_n_4,
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__0_n_7\,
      O => \i__carry_i_2__10_n_0\
    );
\i__carry_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry_i_2__15_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry_n_5\,
      I1 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry_n_6\,
      I1 => \in__0\,
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => sigma0_carry_n_4,
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_3__10_n_0\
    );
\i__carry_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry_n_7\,
      I1 => \in__0\,
      O => \i__carry_i_3__11_n_0\
    );
\i__carry_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry_i_3__15_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sigma0_carry_n_5,
      I1 => sigma0_carry_n_6,
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry_n_4\,
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i__carry_n_1\,
      I1 => \i__carry__0_i_2__0_n_6\,
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => sigma0_carry_n_6,
      O => \i__carry_i_4__11_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry_n_5\,
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i__carry_n_6\,
      I1 => \sigma0_inferred__1/i__carry_n_1\,
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I3 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I3 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i__carry_n_6\,
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      I2 => \sigma0_carry__1_n_5\,
      O => \i__carry_i_6__0_n_0\
    );
sX_multiplication_buffer: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(28) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(27) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(26) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(25) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(24) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(23) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(22) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(21) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(20) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(19) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(18) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(17) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(16) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(15) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(14) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(13) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(12) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(11) => \sX_multiplication_buffer_i_1__0_n_0\,
      A(10) => \sX_multiplication_buffer_i_2__0_n_0\,
      A(9) => \sX_multiplication_buffer_i_3__0_n_0\,
      A(8) => \sX_multiplication_buffer_i_4__0_n_0\,
      A(7) => \sX_multiplication_buffer_i_5__0_n_0\,
      A(6) => \sX_multiplication_buffer_i_6__0_n_0\,
      A(5) => \sX_multiplication_buffer_i_7__0_n_0\,
      A(4) => \sX_multiplication_buffer_i_8__0_n_0\,
      A(3) => \stages_instantiation[7].current_cordic_stage_n_21\,
      A(2) => \stages_instantiation[7].current_cordic_stage_n_22\,
      A(1) => \stages_instantiation[7].current_cordic_stage_n_23\,
      A(0) => \stages_instantiation[7].current_cordic_stage_n_24\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sX_multiplication_buffer_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010011011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sX_multiplication_buffer_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sX_multiplication_buffer_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sX_multiplication_buffer_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sX_multiplication_buffer_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_sX_multiplication_buffer_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_sX_multiplication_buffer_P_UNCONNECTED(47 downto 24),
      P(23) => sX_multiplication_buffer_n_82,
      P(22 downto 11) => Xt(11 downto 0),
      P(10) => sX_multiplication_buffer_n_95,
      P(9) => sX_multiplication_buffer_n_96,
      P(8) => sX_multiplication_buffer_n_97,
      P(7) => sX_multiplication_buffer_n_98,
      P(6) => sX_multiplication_buffer_n_99,
      P(5) => sX_multiplication_buffer_n_100,
      P(4) => sX_multiplication_buffer_n_101,
      P(3) => sX_multiplication_buffer_n_102,
      P(2) => sX_multiplication_buffer_n_103,
      P(1) => sX_multiplication_buffer_n_104,
      P(0) => sX_multiplication_buffer_n_105,
      PATTERNBDETECT => NLW_sX_multiplication_buffer_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sX_multiplication_buffer_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sX_multiplication_buffer_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_sX_multiplication_buffer_UNDERFLOW_UNCONNECTED
    );
\sX_multiplication_buffer_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(7),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(11),
      O => \sX_multiplication_buffer_i_1__0_n_0\
    );
\sX_multiplication_buffer_i_27__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \sY_multiplication_buffer1_carry__1_0\(0)
    );
\sX_multiplication_buffer_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(6),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(10),
      O => \sX_multiplication_buffer_i_2__0_n_0\
    );
\sX_multiplication_buffer_i_32__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \sX_multiplication_buffer_i_32__0_n_0\
    );
\sX_multiplication_buffer_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^shift_right0_carry__0__0_i_4__5_0\(1),
      O => \sX_multiplication_buffer_i_35__0_n_0\
    );
\sX_multiplication_buffer_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^shift_right0_carry__0__0_i_4__5_0\(0),
      O => \sX_multiplication_buffer_i_36__0_n_0\
    );
\sX_multiplication_buffer_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B(3),
      I1 => \stages_instantiation[7].current_cordic_stage_n_0\,
      O => \sX_multiplication_buffer_i_37__0_n_0\
    );
\sX_multiplication_buffer_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B(2),
      I1 => \stages_instantiation[7].current_cordic_stage_n_1\,
      O => \sX_multiplication_buffer_i_38__0_n_0\
    );
\sX_multiplication_buffer_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B(1),
      I1 => \stages_instantiation[7].current_cordic_stage_n_2\,
      O => \sX_multiplication_buffer_i_39__0_n_0\
    );
\sX_multiplication_buffer_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(5),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(9),
      O => \sX_multiplication_buffer_i_3__0_n_0\
    );
\sX_multiplication_buffer_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B(0),
      I1 => \stages_instantiation[7].current_cordic_stage_n_3\,
      O => \sX_multiplication_buffer_i_40__0_n_0\
    );
\sX_multiplication_buffer_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(4),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(8),
      O => \sX_multiplication_buffer_i_4__0_n_0\
    );
\sX_multiplication_buffer_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(3),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(7),
      O => \sX_multiplication_buffer_i_5__0_n_0\
    );
\sX_multiplication_buffer_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(2),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(6),
      O => \sX_multiplication_buffer_i_6__0_n_0\
    );
\sX_multiplication_buffer_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(1),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(5),
      O => \sX_multiplication_buffer_i_7__0_n_0\
    );
\sX_multiplication_buffer_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_1(0),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(4),
      O => \sX_multiplication_buffer_i_8__0_n_0\
    );
sY_multiplication_buffer: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(11),
      A(28) => A(11),
      A(27) => A(11),
      A(26) => A(11),
      A(25) => A(11),
      A(24) => A(11),
      A(23) => A(11),
      A(22) => A(11),
      A(21) => A(11),
      A(20) => A(11),
      A(19) => A(11),
      A(18) => A(11),
      A(17) => A(11),
      A(16) => A(11),
      A(15) => A(11),
      A(14) => A(11),
      A(13) => A(11),
      A(12) => A(11),
      A(11 downto 0) => A(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sY_multiplication_buffer_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010011011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sY_multiplication_buffer_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sY_multiplication_buffer_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sY_multiplication_buffer_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sY_multiplication_buffer_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_sY_multiplication_buffer_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_sY_multiplication_buffer_P_UNCONNECTED(47 downto 24),
      P(23) => sY_multiplication_buffer_n_82,
      P(22 downto 11) => Yt(11 downto 0),
      P(10) => sY_multiplication_buffer_n_95,
      P(9) => sY_multiplication_buffer_n_96,
      P(8) => sY_multiplication_buffer_n_97,
      P(7) => sY_multiplication_buffer_n_98,
      P(6) => sY_multiplication_buffer_n_99,
      P(5) => sY_multiplication_buffer_n_100,
      P(4) => sY_multiplication_buffer_n_101,
      P(3) => sY_multiplication_buffer_n_102,
      P(2) => sY_multiplication_buffer_n_103,
      P(1) => sY_multiplication_buffer_n_104,
      P(0) => sY_multiplication_buffer_n_105,
      PATTERNBDETECT => NLW_sY_multiplication_buffer_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sY_multiplication_buffer_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sY_multiplication_buffer_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_sY_multiplication_buffer_UNDERFLOW_UNCONNECTED
    );
sY_multiplication_buffer1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer1_carry_n_0,
      CO(2) => sY_multiplication_buffer1_carry_n_1,
      CO(1) => sY_multiplication_buffer1_carry_n_2,
      CO(0) => sY_multiplication_buffer1_carry_n_3,
      CYINIT => \in__0\,
      DI(3) => sY_multiplication_buffer2_carry_n_4,
      DI(2) => sY_multiplication_buffer2_carry_n_5,
      DI(1) => sY_multiplication_buffer2_carry_n_6,
      DI(0) => sY_multiplication_buffer2_carry_n_7,
      O(3) => sY_multiplication_buffer1_carry_n_4,
      O(2) => sY_multiplication_buffer1_carry_n_5,
      O(1) => sY_multiplication_buffer1_carry_n_6,
      O(0) => sY_multiplication_buffer1_carry_n_7,
      S(3) => \sY_multiplication_buffer1_carry_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer1_carry_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer1_carry_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer1_carry_i_4__0_n_0\
    );
\sY_multiplication_buffer1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer1_carry_n_0,
      CO(3) => \sY_multiplication_buffer1_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer1_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer1_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer2_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer2_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer2_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer2_carry__0_n_7\,
      O(3) => B(0),
      O(2) => \sY_multiplication_buffer1_carry__0_n_5\,
      O(1) => \^sy_multiplication_buffer1_carry__0_i_4__0_0\(0),
      O(0) => \sY_multiplication_buffer1_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer1_carry__0_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer1_carry__0_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer1_carry__0_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer1_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer1_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__0_n_4\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__0_i_1__0_n_0\
    );
\sY_multiplication_buffer1_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__0_n_5\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__0_i_2__0_n_0\
    );
\sY_multiplication_buffer1_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__0_n_6\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__0_i_3__0_n_0\
    );
\sY_multiplication_buffer1_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__0_n_7\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(2),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer1_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer1_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer1_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer2_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer2_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer2_carry__1_n_7\,
      O(3) => \^o\(0),
      O(2 downto 0) => B(3 downto 1),
      S(3) => \sY_multiplication_buffer1_carry__1_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer1_carry__1_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer1_carry__1_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer1_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer1_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__1_n_4\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__1_i_1__0_n_0\
    );
\sY_multiplication_buffer1_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__1_n_5\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__1_i_2__0_n_0\
    );
\sY_multiplication_buffer1_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__1_n_6\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__1_i_3__0_n_0\
    );
\sY_multiplication_buffer1_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__1_n_7\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer1_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer2_carry_n_4,
      I1 => \sY_multiplication_buffer1_carry__1_1\(1),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry_i_1__0_n_0\
    );
\sY_multiplication_buffer1_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer2_carry_n_5,
      I1 => \sY_multiplication_buffer1_carry__1_1\(0),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry_i_2__0_n_0\
    );
\sY_multiplication_buffer1_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer2_carry_n_6,
      I1 => \SHIFT_RIGHT0_carry__0__0\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry_i_3__0_n_0\
    );
\sY_multiplication_buffer1_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer2_carry_n_7,
      I1 => \SHIFT_RIGHT0_carry__0__0\(2),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry_i_4__0_n_0\
    );
sY_multiplication_buffer2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer2_carry_n_0,
      CO(2) => sY_multiplication_buffer2_carry_n_1,
      CO(1) => sY_multiplication_buffer2_carry_n_2,
      CO(0) => sY_multiplication_buffer2_carry_n_3,
      CYINIT => \sigma0_inferred__3/i__carry__5_n_7\,
      DI(3) => sY_multiplication_buffer3_carry_n_4,
      DI(2) => sY_multiplication_buffer3_carry_n_5,
      DI(1) => sY_multiplication_buffer3_carry_n_6,
      DI(0) => sY_multiplication_buffer3_carry_n_7,
      O(3) => sY_multiplication_buffer2_carry_n_4,
      O(2) => sY_multiplication_buffer2_carry_n_5,
      O(1) => sY_multiplication_buffer2_carry_n_6,
      O(0) => sY_multiplication_buffer2_carry_n_7,
      S(3) => \sY_multiplication_buffer2_carry_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer2_carry_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer2_carry_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer2_carry_i_4__0_n_0\
    );
\sY_multiplication_buffer2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer2_carry_n_0,
      CO(3) => \sY_multiplication_buffer2_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer2_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer2_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer3_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer3_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer3_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer3_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer2_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer2_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer2_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer2_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer2_carry__0_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer2_carry__0_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer2_carry__0_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer2_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer2_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__0_n_4\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__0_i_1__0_n_0\
    );
\sY_multiplication_buffer2_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__0_n_5\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__0_i_2__0_n_0\
    );
\sY_multiplication_buffer2_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__0_n_6\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(2),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__0_i_3__0_n_0\
    );
\sY_multiplication_buffer2_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__0_n_7\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(1),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer2_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer2_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer2_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer3_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer3_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer3_carry__1_n_7\,
      O(3) => \sY_multiplication_buffer2_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer2_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer2_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer2_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer2_carry__1_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer2_carry__1_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer2_carry__1_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer2_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer2_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_n_4\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__1_i_1__0_n_0\
    );
\sY_multiplication_buffer2_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_n_5\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__1_i_2__0_n_0\
    );
\sY_multiplication_buffer2_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_n_6\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__1_i_3__0_n_0\
    );
\sY_multiplication_buffer2_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_n_7\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer2_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_n_4,
      I1 => \sY_multiplication_buffer2_carry__1_0\(0),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry_i_1__0_n_0\
    );
\sY_multiplication_buffer2_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_n_5,
      I1 => sY_multiplication_buffer2_carry_0(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry_i_2__0_n_0\
    );
\sY_multiplication_buffer2_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_n_6,
      I1 => sY_multiplication_buffer2_carry_0(2),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry_i_3__0_n_0\
    );
\sY_multiplication_buffer2_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_n_7,
      I1 => sY_multiplication_buffer2_carry_0(1),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry_i_4__0_n_0\
    );
sY_multiplication_buffer3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer3_carry_n_0,
      CO(2) => sY_multiplication_buffer3_carry_n_1,
      CO(1) => sY_multiplication_buffer3_carry_n_2,
      CO(0) => sY_multiplication_buffer3_carry_n_3,
      CYINIT => \sigma0_inferred__2/i___37_carry__1_n_6\,
      DI(3) => sY_multiplication_buffer4_carry_n_4,
      DI(2) => sY_multiplication_buffer4_carry_n_5,
      DI(1) => sY_multiplication_buffer4_carry_n_6,
      DI(0) => sY_multiplication_buffer4_carry_n_7,
      O(3) => sY_multiplication_buffer3_carry_n_4,
      O(2) => sY_multiplication_buffer3_carry_n_5,
      O(1) => sY_multiplication_buffer3_carry_n_6,
      O(0) => sY_multiplication_buffer3_carry_n_7,
      S(3) => \sY_multiplication_buffer3_carry_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer3_carry_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer3_carry_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer3_carry_i_4__0_n_0\
    );
\sY_multiplication_buffer3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer3_carry_n_0,
      CO(3) => \sY_multiplication_buffer3_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer3_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer3_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer3_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer4_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer4_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer4_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer4_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer3_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer3_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer3_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer3_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer3_carry__0_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer3_carry__0_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer3_carry__0_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer3_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer3_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_n_4\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__0_i_1__0_n_0\
    );
\sY_multiplication_buffer3_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_n_5\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(2),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__0_i_2__0_n_0\
    );
\sY_multiplication_buffer3_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_n_6\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(1),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__0_i_3__0_n_0\
    );
\sY_multiplication_buffer3_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_n_7\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(0),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer3_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer3_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer3_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer3_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer3_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer4_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer4_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer4_carry__1_n_7\,
      O(3) => \sY_multiplication_buffer3_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer3_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer3_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer3_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer3_carry__1_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer3_carry__1_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer3_carry__1_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer3_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer3_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_n_4\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__1_i_1__0_n_0\
    );
\sY_multiplication_buffer3_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_n_5\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__1_i_2__0_n_0\
    );
\sY_multiplication_buffer3_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_n_6\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__1_i_3__0_n_0\
    );
\sY_multiplication_buffer3_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_n_7\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer3_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_n_4,
      I1 => sY_multiplication_buffer3_carry_0(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry_i_1__0_n_0\
    );
\sY_multiplication_buffer3_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_n_5,
      I1 => sY_multiplication_buffer3_carry_0(2),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry_i_2__0_n_0\
    );
\sY_multiplication_buffer3_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_n_6,
      I1 => sY_multiplication_buffer3_carry_0(1),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry_i_3__0_n_0\
    );
\sY_multiplication_buffer3_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_n_7,
      I1 => sY_multiplication_buffer3_carry_0(0),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry_i_4__0_n_0\
    );
sY_multiplication_buffer4_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer4_carry_n_0,
      CO(2) => sY_multiplication_buffer4_carry_n_1,
      CO(1) => sY_multiplication_buffer4_carry_n_2,
      CO(0) => sY_multiplication_buffer4_carry_n_3,
      CYINIT => \sigma0_inferred__1/i___14_carry__1_n_6\,
      DI(3) => sY_multiplication_buffer5_carry_n_4,
      DI(2) => sY_multiplication_buffer5_carry_n_5,
      DI(1) => sY_multiplication_buffer5_carry_n_6,
      DI(0) => sY_multiplication_buffer5_carry_n_7,
      O(3) => sY_multiplication_buffer4_carry_n_4,
      O(2) => sY_multiplication_buffer4_carry_n_5,
      O(1) => sY_multiplication_buffer4_carry_n_6,
      O(0) => sY_multiplication_buffer4_carry_n_7,
      S(3) => \sY_multiplication_buffer4_carry_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer4_carry_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer4_carry_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer4_carry_i_4__0_n_0\
    );
\sY_multiplication_buffer4_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer4_carry_n_0,
      CO(3) => \sY_multiplication_buffer4_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer4_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer4_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer4_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer5_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer5_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer5_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer5_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer4_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer4_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer4_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer4_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer4_carry__0_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer4_carry__0_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer4_carry__0_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer4_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer4_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_n_4\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(2),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__0_i_1__0_n_0\
    );
\sY_multiplication_buffer4_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_n_5\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(1),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__0_i_2__0_n_0\
    );
\sY_multiplication_buffer4_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_n_6\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(0),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__0_i_3__0_n_0\
    );
\sY_multiplication_buffer4_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_n_7\,
      I1 => \sY_multiplication_buffer4_carry__0_0\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer4_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer4_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer4_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer4_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer4_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer4_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer5_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer5_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer5_carry__1_n_7\,
      O(3) => \sY_multiplication_buffer4_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer4_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer4_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer4_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer4_carry__1_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer4_carry__1_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer4_carry__1_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer4_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer4_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_n_4\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_i_1__0_n_0\
    );
\sY_multiplication_buffer4_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_n_5\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_i_2__0_n_0\
    );
\sY_multiplication_buffer4_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_n_6\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_i_3__0_n_0\
    );
\sY_multiplication_buffer4_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_n_7\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer4_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_n_4,
      I1 => \sY_multiplication_buffer4_carry__0_0\(2),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry_i_1__0_n_0\
    );
\sY_multiplication_buffer4_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_n_5,
      I1 => \sY_multiplication_buffer4_carry__0_0\(1),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry_i_2__0_n_0\
    );
\sY_multiplication_buffer4_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_n_6,
      I1 => \sY_multiplication_buffer4_carry__0_0\(0),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry_i_3__0_n_0\
    );
\sY_multiplication_buffer4_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_n_7,
      I1 => sY_multiplication_buffer4_carry_0(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry_i_4__0_n_0\
    );
sY_multiplication_buffer5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer5_carry_n_0,
      CO(2) => sY_multiplication_buffer5_carry_n_1,
      CO(1) => sY_multiplication_buffer5_carry_n_2,
      CO(0) => sY_multiplication_buffer5_carry_n_3,
      CYINIT => \sigma0_inferred__0/i__carry__1_n_6\,
      DI(3) => sY_multiplication_buffer6_carry_n_4,
      DI(2) => sY_multiplication_buffer6_carry_n_5,
      DI(1) => sY_multiplication_buffer6_carry_n_6,
      DI(0) => sY_multiplication_buffer6_carry_n_7,
      O(3) => sY_multiplication_buffer5_carry_n_4,
      O(2) => sY_multiplication_buffer5_carry_n_5,
      O(1) => sY_multiplication_buffer5_carry_n_6,
      O(0) => sY_multiplication_buffer5_carry_n_7,
      S(3) => \sY_multiplication_buffer5_carry_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer5_carry_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer5_carry_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer5_carry_i_4__0_n_0\
    );
\sY_multiplication_buffer5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer5_carry_n_0,
      CO(3) => \sY_multiplication_buffer5_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer5_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer5_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer5_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer6_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer6_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer6_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer6_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer5_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer5_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer5_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer5_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer5_carry__0_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer5_carry__0_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer5_carry__0_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer5_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer5_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_n_4\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(1),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__0_i_1__0_n_0\
    );
\sY_multiplication_buffer5_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_n_5\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(0),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__0_i_2__0_n_0\
    );
\sY_multiplication_buffer5_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_n_6\,
      I1 => \sY_multiplication_buffer5_carry__0_0\(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__0_i_3__0_n_0\
    );
\sY_multiplication_buffer5_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_n_7\,
      I1 => \sY_multiplication_buffer5_carry__0_0\(2),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer5_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer5_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer5_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer5_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer5_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer5_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer6_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer6_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer6_carry__1_n_7\,
      O(3) => \sY_multiplication_buffer5_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer5_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer5_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer5_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer5_carry__1_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer5_carry__1_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer5_carry__1_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer5_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer5_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => B0,
      I1 => \sY_multiplication_buffer5_carry__1_1\(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_i_1__0_n_0\
    );
\sY_multiplication_buffer5_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_n_5\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_i_2__0_n_0\
    );
\sY_multiplication_buffer5_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_n_6\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_i_3__0_n_0\
    );
\sY_multiplication_buffer5_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_n_7\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(2),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer5_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_n_4,
      I1 => \sY_multiplication_buffer5_carry__0_0\(1),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry_i_1__0_n_0\
    );
\sY_multiplication_buffer5_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_n_5,
      I1 => \sY_multiplication_buffer5_carry__0_0\(0),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry_i_2__0_n_0\
    );
\sY_multiplication_buffer5_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_n_6,
      I1 => sY_multiplication_buffer5_carry_0(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry_i_3__0_n_0\
    );
\sY_multiplication_buffer5_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_n_7,
      I1 => sY_multiplication_buffer5_carry_0(2),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry_i_4__0_n_0\
    );
sY_multiplication_buffer6_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer6_carry_n_0,
      CO(2) => sY_multiplication_buffer6_carry_n_1,
      CO(1) => sY_multiplication_buffer6_carry_n_2,
      CO(0) => sY_multiplication_buffer6_carry_n_3,
      CYINIT => \sigma0_carry__1_n_5\,
      DI(3) => sY_multiplication_buffer7_carry_n_4,
      DI(2) => sY_multiplication_buffer7_carry_n_5,
      DI(1) => sY_multiplication_buffer7_carry_n_6,
      DI(0) => sY_multiplication_buffer7_carry_n_7,
      O(3) => sY_multiplication_buffer6_carry_n_4,
      O(2) => sY_multiplication_buffer6_carry_n_5,
      O(1) => sY_multiplication_buffer6_carry_n_6,
      O(0) => sY_multiplication_buffer6_carry_n_7,
      S(3) => \sY_multiplication_buffer6_carry_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer6_carry_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer6_carry_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer6_carry_i_4__0_n_0\
    );
\sY_multiplication_buffer6_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer6_carry_n_0,
      CO(3) => \sY_multiplication_buffer6_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer6_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer6_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer6_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer7_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer7_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer7_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer7_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer6_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer6_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer6_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer6_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer6_carry__0_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer6_carry__0_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer6_carry__0_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer6_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__0_n_4\,
      I1 => \sY_multiplication_buffer6_carry__1_1\(0),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__0_i_1__0_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__0_n_5\,
      I1 => \sY_multiplication_buffer6_carry__0_0\(3),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__0_i_2__0_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__0_n_6\,
      I1 => \sY_multiplication_buffer6_carry__0_0\(2),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__0_i_3__0_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__0_n_7\,
      I1 => \sY_multiplication_buffer6_carry__0_0\(1),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer6_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer6_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer6_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer6_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer6_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer6_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer7_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer7_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer7_carry__1_n_7\,
      O(3) => B0,
      O(2) => \sY_multiplication_buffer6_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer6_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer6_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer6_carry__1_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer6_carry__1_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer6_carry__1_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer6_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_n_4\,
      I1 => \sY_multiplication_buffer6_carry__1_1\(3),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__1_i_1__0_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_n_5\,
      I1 => \sY_multiplication_buffer6_carry__1_1\(3),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__1_i_2__0_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_n_6\,
      I1 => \sY_multiplication_buffer6_carry__1_1\(2),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__1_i_3__0_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_n_7\,
      I1 => \sY_multiplication_buffer6_carry__1_1\(1),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer6_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer7_carry_n_4,
      I1 => \sY_multiplication_buffer6_carry__0_0\(0),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry_i_1__0_n_0\
    );
\sY_multiplication_buffer6_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer7_carry_n_5,
      I1 => sY_multiplication_buffer6_carry_0(3),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry_i_2__0_n_0\
    );
\sY_multiplication_buffer6_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer7_carry_n_6,
      I1 => sY_multiplication_buffer6_carry_0(2),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry_i_3__0_n_0\
    );
\sY_multiplication_buffer6_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer7_carry_n_7,
      I1 => sY_multiplication_buffer6_carry_0(1),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry_i_4__0_n_0\
    );
sY_multiplication_buffer7_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer7_carry_n_0,
      CO(2) => sY_multiplication_buffer7_carry_n_1,
      CO(1) => sY_multiplication_buffer7_carry_n_2,
      CO(0) => sY_multiplication_buffer7_carry_n_3,
      CYINIT => Q(9),
      DI(3 downto 0) => \sY_multiplication_buffer7_carry__1_0\(3 downto 0),
      O(3) => sY_multiplication_buffer7_carry_n_4,
      O(2) => sY_multiplication_buffer7_carry_n_5,
      O(1) => sY_multiplication_buffer7_carry_n_6,
      O(0) => sY_multiplication_buffer7_carry_n_7,
      S(3) => sY_multiplication_buffer7_carry_i_1_n_0,
      S(2) => sY_multiplication_buffer7_carry_i_2_n_0,
      S(1) => sY_multiplication_buffer7_carry_i_3_n_0,
      S(0) => sY_multiplication_buffer7_carry_i_4_n_0
    );
\sY_multiplication_buffer7_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer7_carry_n_0,
      CO(3) => \sY_multiplication_buffer7_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer7_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer7_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer7_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sY_multiplication_buffer7_carry__1_0\(7 downto 4),
      O(3) => \sY_multiplication_buffer7_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer7_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer7_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer7_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer7_carry__0_i_1_n_0\,
      S(2) => \sY_multiplication_buffer7_carry__0_i_2_n_0\,
      S(1) => \sY_multiplication_buffer7_carry__0_i_3_n_0\,
      S(0) => \sY_multiplication_buffer7_carry__0_i_4_n_0\
    );
\sY_multiplication_buffer7_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(7),
      I1 => \sY_multiplication_buffer7_carry__1_1\(7),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__0_i_1_n_0\
    );
\sY_multiplication_buffer7_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(6),
      I1 => \sY_multiplication_buffer7_carry__1_1\(6),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__0_i_2_n_0\
    );
\sY_multiplication_buffer7_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(5),
      I1 => \sY_multiplication_buffer7_carry__1_1\(5),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__0_i_3_n_0\
    );
\sY_multiplication_buffer7_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(4),
      I1 => \sY_multiplication_buffer7_carry__1_1\(4),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__0_i_4_n_0\
    );
\sY_multiplication_buffer7_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer7_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer7_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer7_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer7_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer7_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer7_carry__1_0\(7),
      DI(1) => \sY_multiplication_buffer7_carry__1_0\(7),
      DI(0) => \sY_multiplication_buffer7_carry__1_0\(7),
      O(3) => \sY_multiplication_buffer7_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer7_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer7_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer7_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer7_carry__1_i_1_n_0\,
      S(2) => \sY_multiplication_buffer7_carry__1_i_2_n_0\,
      S(1) => \sY_multiplication_buffer7_carry__1_i_3_n_0\,
      S(0) => \sY_multiplication_buffer7_carry__1_i_4_n_0\
    );
\sY_multiplication_buffer7_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(7),
      I1 => Q(9),
      I2 => \sY_multiplication_buffer7_carry__1_1\(11),
      O => \sY_multiplication_buffer7_carry__1_i_1_n_0\
    );
\sY_multiplication_buffer7_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(7),
      I1 => \sY_multiplication_buffer7_carry__1_1\(10),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__1_i_2_n_0\
    );
\sY_multiplication_buffer7_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(7),
      I1 => \sY_multiplication_buffer7_carry__1_1\(9),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__1_i_3_n_0\
    );
\sY_multiplication_buffer7_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(7),
      I1 => \sY_multiplication_buffer7_carry__1_1\(8),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__1_i_4_n_0\
    );
sY_multiplication_buffer7_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(3),
      I1 => \sY_multiplication_buffer7_carry__1_1\(3),
      I2 => Q(9),
      O => sY_multiplication_buffer7_carry_i_1_n_0
    );
sY_multiplication_buffer7_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(2),
      I1 => \sY_multiplication_buffer7_carry__1_1\(2),
      I2 => Q(9),
      O => sY_multiplication_buffer7_carry_i_2_n_0
    );
sY_multiplication_buffer7_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(1),
      I1 => \sY_multiplication_buffer7_carry__1_1\(1),
      I2 => Q(9),
      O => sY_multiplication_buffer7_carry_i_3_n_0
    );
sY_multiplication_buffer7_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(0),
      I1 => \sY_multiplication_buffer7_carry__1_1\(0),
      I2 => Q(9),
      O => sY_multiplication_buffer7_carry_i_4_n_0
    );
\sY_multiplication_buffer_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(2),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(2),
      O => A(2)
    );
\sY_multiplication_buffer_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(1),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(1),
      O => A(1)
    );
\sY_multiplication_buffer_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(0),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(0),
      O => A(0)
    );
\sY_multiplication_buffer_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer_i_15__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer_i_13__0_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer_i_13__0_n_1\,
      CO(1) => \sY_multiplication_buffer_i_13__0_n_2\,
      CO(0) => \sY_multiplication_buffer_i_13__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => B(2 downto 0),
      O(3 downto 0) => sY_multiplication_buffer0(11 downto 8),
      S(3) => \sY_multiplication_buffer_i_19__0_n_0\,
      S(2) => \sY_multiplication_buffer_i_20__0_n_0\,
      S(1) => \sY_multiplication_buffer_i_21__0_n_0\,
      S(0) => \sY_multiplication_buffer_i_22__0_n_0\
    );
\sY_multiplication_buffer_i_14__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer_i_16__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer_i_14__0_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer_i_14__0_n_1\,
      CO(1) => \sY_multiplication_buffer_i_14__0_n_2\,
      CO(0) => \sY_multiplication_buffer_i_14__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => B(2 downto 0),
      O(3 downto 0) => sY_multiplication_buffer00_in(11 downto 8),
      S(3) => \sY_multiplication_buffer_i_23__0_n_0\,
      S(2) => \sY_multiplication_buffer_i_24__0_n_0\,
      S(1) => \sY_multiplication_buffer_i_25__0_n_0\,
      S(0) => \sY_multiplication_buffer_i_26__0_n_0\
    );
\sY_multiplication_buffer_i_15__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer_i_17__0_n_0\,
      CO(3) => \sY_multiplication_buffer_i_15__0_n_0\,
      CO(2) => \sY_multiplication_buffer_i_15__0_n_1\,
      CO(1) => \sY_multiplication_buffer_i_15__0_n_2\,
      CO(0) => \sY_multiplication_buffer_i_15__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer1_carry__0_n_5\,
      DI(2) => \^sy_multiplication_buffer1_carry__0_i_4__0_0\(0),
      DI(1) => \^shift_right0_carry__1__0_i_4__4_0\(3),
      DI(0) => \stages_instantiation[7].current_cordic_stage_n_33\,
      O(3 downto 0) => sY_multiplication_buffer0(7 downto 4),
      S(3) => \sY_multiplication_buffer_i_28__0_n_0\,
      S(2) => \sY_multiplication_buffer_i_29__0_n_0\,
      S(1) => \sY_multiplication_buffer_i_30__0_n_0\,
      S(0) => \sY_multiplication_buffer_i_31__0_n_0\
    );
\sY_multiplication_buffer_i_16__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer_i_18__0_n_0\,
      CO(3) => \sY_multiplication_buffer_i_16__0_n_0\,
      CO(2) => \sY_multiplication_buffer_i_16__0_n_1\,
      CO(1) => \sY_multiplication_buffer_i_16__0_n_2\,
      CO(0) => \sY_multiplication_buffer_i_16__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer1_carry__0_n_5\,
      DI(2) => \^sy_multiplication_buffer1_carry__0_i_4__0_0\(0),
      DI(1) => sY_multiplication_buffer_0(0),
      DI(0) => \^shift_right0_carry__1__0_i_4__4_0\(3),
      O(3 downto 0) => sY_multiplication_buffer00_in(7 downto 4),
      S(3) => \sY_multiplication_buffer_i_33__0_n_0\,
      S(2) => \sY_multiplication_buffer_i_34__0_n_0\,
      S(1) => sY_multiplication_buffer_1(0),
      S(0) => sY_multiplication_buffer_i_36_n_0
    );
\sY_multiplication_buffer_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sY_multiplication_buffer_i_17__0_n_0\,
      CO(2) => \sY_multiplication_buffer_i_17__0_n_1\,
      CO(1) => \sY_multiplication_buffer_i_17__0_n_2\,
      CO(0) => \sY_multiplication_buffer_i_17__0_n_3\,
      CYINIT => '1',
      DI(3) => sY_multiplication_buffer1_carry_n_4,
      DI(2) => sY_multiplication_buffer1_carry_n_5,
      DI(1) => sY_multiplication_buffer1_carry_n_6,
      DI(0) => sY_multiplication_buffer1_carry_n_7,
      O(3 downto 0) => sY_multiplication_buffer0(3 downto 0),
      S(3) => \stages_instantiation[7].current_cordic_stage_n_12\,
      S(2) => \stages_instantiation[7].current_cordic_stage_n_13\,
      S(1) => \stages_instantiation[7].current_cordic_stage_n_14\,
      S(0) => \stages_instantiation[7].current_cordic_stage_n_15\
    );
\sY_multiplication_buffer_i_18__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sY_multiplication_buffer_i_18__0_n_0\,
      CO(2) => \sY_multiplication_buffer_i_18__0_n_1\,
      CO(1) => \sY_multiplication_buffer_i_18__0_n_2\,
      CO(0) => \sY_multiplication_buffer_i_18__0_n_3\,
      CYINIT => '0',
      DI(3) => sY_multiplication_buffer1_carry_n_4,
      DI(2) => sY_multiplication_buffer1_carry_n_5,
      DI(1) => sY_multiplication_buffer1_carry_n_6,
      DI(0) => sY_multiplication_buffer1_carry_n_7,
      O(3 downto 0) => sY_multiplication_buffer00_in(3 downto 0),
      S(3) => sY_multiplication_buffer_i_41_n_0,
      S(2) => sY_multiplication_buffer_i_42_n_0,
      S(1) => sY_multiplication_buffer_i_43_n_0,
      S(0) => sY_multiplication_buffer_i_44_n_0
    );
\sY_multiplication_buffer_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => B(3),
      O => \sY_multiplication_buffer_i_19__0_n_0\
    );
\sY_multiplication_buffer_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(11),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(11),
      O => A(11)
    );
\sY_multiplication_buffer_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(2),
      I1 => B(3),
      O => \sY_multiplication_buffer_i_20__0_n_0\
    );
\sY_multiplication_buffer_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(1),
      I1 => B(2),
      O => \sY_multiplication_buffer_i_21__0_n_0\
    );
\sY_multiplication_buffer_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(0),
      I1 => B(1),
      O => \sY_multiplication_buffer_i_22__0_n_0\
    );
\sY_multiplication_buffer_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => B(3),
      O => \sY_multiplication_buffer_i_23__0_n_0\
    );
\sY_multiplication_buffer_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(2),
      I1 => B(3),
      O => \sY_multiplication_buffer_i_24__0_n_0\
    );
\sY_multiplication_buffer_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(1),
      I1 => B(2),
      O => \sY_multiplication_buffer_i_25__0_n_0\
    );
\sY_multiplication_buffer_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(0),
      I1 => B(1),
      O => \sY_multiplication_buffer_i_26__0_n_0\
    );
\sY_multiplication_buffer_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__0_n_5\,
      I1 => B(0),
      O => \sY_multiplication_buffer_i_28__0_n_0\
    );
\sY_multiplication_buffer_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__0_i_4__0_0\(0),
      I1 => \sY_multiplication_buffer1_carry__0_n_5\,
      O => \sY_multiplication_buffer_i_29__0_n_0\
    );
\sY_multiplication_buffer_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(10),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(10),
      O => A(10)
    );
\sY_multiplication_buffer_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__0_i_4__0_0\(0),
      I1 => \^shift_right0_carry__1__0_i_4__4_0\(3),
      O => \sY_multiplication_buffer_i_30__0_n_0\
    );
\sY_multiplication_buffer_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__0_n_7\,
      I1 => \^shift_right0_carry__1__0_i_4__4_0\(3),
      O => \sY_multiplication_buffer_i_31__0_n_0\
    );
\sY_multiplication_buffer_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__0_n_5\,
      I1 => B(0),
      O => \sY_multiplication_buffer_i_33__0_n_0\
    );
\sY_multiplication_buffer_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__0_i_4__0_0\(0),
      I1 => \sY_multiplication_buffer1_carry__0_n_5\,
      O => \sY_multiplication_buffer_i_34__0_n_0\
    );
sY_multiplication_buffer_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^shift_right0_carry__1__0_i_4__4_0\(3),
      I1 => \sY_multiplication_buffer1_carry__0_n_7\,
      O => sY_multiplication_buffer_i_36_n_0
    );
\sY_multiplication_buffer_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(9),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(9),
      O => A(9)
    );
sY_multiplication_buffer_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sY_multiplication_buffer1_carry_n_4,
      I1 => \^shift_right0_carry__1__0_i_4__4_0\(2),
      O => sY_multiplication_buffer_i_41_n_0
    );
sY_multiplication_buffer_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sY_multiplication_buffer1_carry_n_5,
      I1 => \^shift_right0_carry__1__0_i_4__4_0\(1),
      O => sY_multiplication_buffer_i_42_n_0
    );
sY_multiplication_buffer_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sY_multiplication_buffer1_carry_n_6,
      I1 => \^shift_right0_carry__1__0_i_4__4_0\(0),
      O => sY_multiplication_buffer_i_43_n_0
    );
sY_multiplication_buffer_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sY_multiplication_buffer1_carry_n_7,
      I1 => \^shift_right0_carry__0__0_i_4__5_0\(3),
      O => sY_multiplication_buffer_i_44_n_0
    );
\sY_multiplication_buffer_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(8),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(8),
      O => A(8)
    );
\sY_multiplication_buffer_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(7),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(7),
      O => A(7)
    );
\sY_multiplication_buffer_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(6),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(6),
      O => A(6)
    );
\sY_multiplication_buffer_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(5),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(5),
      O => A(5)
    );
\sY_multiplication_buffer_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(4),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(4),
      O => A(4)
    );
\sY_multiplication_buffer_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(3),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(3),
      O => A(3)
    );
sigma0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sigma0_carry_n_0,
      CO(2) => sigma0_carry_n_1,
      CO(1) => sigma0_carry_n_2,
      CO(0) => sigma0_carry_n_3,
      CYINIT => '0',
      DI(3) => Q(9),
      DI(2) => \sigma0_carry_i_1__1_n_0\,
      DI(1) => Q(0),
      DI(0) => '0',
      O(3) => sigma0_carry_n_4,
      O(2) => sigma0_carry_n_5,
      O(1) => sigma0_carry_n_6,
      O(0) => NLW_sigma0_carry_O_UNCONNECTED(0),
      S(3) => \sigma0_carry_i_2__0_n_0\,
      S(2) => \sigma0_carry_i_3__0_n_0\,
      S(1) => \sigma0_carry_i_4__0_n_0\,
      S(0) => '0'
    );
\sigma0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sigma0_carry_n_0,
      CO(3) => \sigma0_carry__0_n_0\,
      CO(2) => \sigma0_carry__0_n_1\,
      CO(1) => \sigma0_carry__0_n_2\,
      CO(0) => \sigma0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_carry__0_i_1__0_n_0\,
      DI(2) => \^di\(0),
      DI(1) => \sigma0_carry__0_i_3__0_n_0\,
      DI(0) => \^di\(0),
      O(3) => \sigma0_carry__0_n_4\,
      O(2) => \sigma0_carry__0_n_5\,
      O(1) => \sigma0_carry__0_n_6\,
      O(0) => \sigma0_carry__0_n_7\,
      S(3) => \sigma0_carry__0_i_4__0_n_0\,
      S(2) => \sigma0_carry__0_i_5__0_n_0\,
      S(1) => \sigma0_carry__0_i_6__0_n_0\,
      S(0) => \sigma0_carry__0_i_7__0_n_0\
    );
\sigma0_carry__0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      O => \sigma0_carry__0_i_10__0_n_0\
    );
\sigma0_carry__0_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(4),
      O => \sigma0_carry__0_i_11__0_n_0\
    );
\sigma0_carry__0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA999"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(4),
      O => \sigma0_carry__0_i_12__0_n_0\
    );
\sigma0_carry__0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95959555"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      O => \sigma0_carry__0_i_13__0_n_0\
    );
\sigma0_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF10E01F"
    )
        port map (
      I0 => \sigma0_carry_i_7__0_n_0\,
      I1 => \sigma0_carry__0_i_8__0_n_0\,
      I2 => \sigma0_carry_i_6__1_n_0\,
      I3 => Q(6),
      I4 => \sigma0_carry__0_i_9__0_n_0\,
      O => \sigma0_carry__0_i_1__0_n_0\
    );
\sigma0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \^di\(0)
    );
\sigma0_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4B4B4F0F0C3C3C3"
    )
        port map (
      I0 => \sigma0_carry_i_7__0_n_0\,
      I1 => \sigma0_carry_i_6__1_n_0\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \sigma0_carry__0_i_3__0_n_0\
    );
\sigma0_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A669A999A559A"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => \sigma0_carry__0_i_10__0_n_0\,
      I3 => \sigma0_carry_i_6__1_n_0\,
      I4 => \sigma0_carry__0_i_11__0_n_0\,
      I5 => \sigma0_carry_i_7__0_n_0\,
      O => \sigma0_carry__0_i_4__0_n_0\
    );
\sigma0_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595959A9A9A959A9"
    )
        port map (
      I0 => Q(9),
      I1 => \sigma0_carry__0_i_12__0_n_0\,
      I2 => \sigma0_carry_i_6__1_n_0\,
      I3 => \sigma0_carry__0_i_13__0_n_0\,
      I4 => \sigma0_carry_i_7__0_n_0\,
      I5 => Q(5),
      O => \sigma0_carry__0_i_5__0_n_0\
    );
\sigma0_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA6AAA55566AAA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \sigma0_carry_i_6__1_n_0\,
      I5 => \sigma0_carry_i_7__0_n_0\,
      O => \sigma0_carry__0_i_6__0_n_0\
    );
\sigma0_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699999966999"
    )
        port map (
      I0 => Q(9),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \sigma0_carry_i_6__1_n_0\,
      I5 => \sigma0_carry_i_7__0_n_0\,
      O => \sigma0_carry__0_i_7__0_n_0\
    );
\sigma0_carry__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15151555"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      O => \sigma0_carry__0_i_8__0_n_0\
    );
\sigma0_carry__0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(4),
      O => \sigma0_carry__0_i_9__0_n_0\
    );
\sigma0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_sigma0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sigma0_carry__1_n_2\,
      CO(0) => \sigma0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sigma0_carry__1_i_1__0_n_0\,
      DI(0) => Q(9),
      O(3) => \NLW_sigma0_carry__1_O_UNCONNECTED\(3),
      O(2) => \sigma0_carry__1_n_5\,
      O(1) => \sigma0_carry__1_n_6\,
      O(0) => \sigma0_carry__1_n_7\,
      S(3) => '0',
      S(2) => \sigma0_carry__1_i_2__0_n_0\,
      S(1) => \sigma0_carry__1_i_3__0_n_0\,
      S(0) => \sigma0_carry__1_i_4__0_n_0\
    );
\sigma0_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E0FFEE11EE11"
    )
        port map (
      I0 => \sigma0_carry_i_7__0_n_0\,
      I1 => \sigma0_carry__1_i_5__0_n_0\,
      I2 => Q(8),
      I3 => Q(7),
      I4 => \sigma0_carry__1_i_6__0_n_0\,
      I5 => Q(9),
      O => \sigma0_carry__1_i_1__0_n_0\
    );
\sigma0_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D0CFD0CFDECFDE"
    )
        port map (
      I0 => \sigma0_carry__1_i_5__0_n_0\,
      I1 => \sigma0_carry_i_7__0_n_0\,
      I2 => Q(8),
      I3 => Q(7),
      I4 => \sigma0_carry__1_i_6__0_n_0\,
      I5 => Q(9),
      O => \sigma0_carry__1_i_2__0_n_0\
    );
\sigma0_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F20DF20DF20D825D"
    )
        port map (
      I0 => Q(9),
      I1 => \sigma0_carry__1_i_6__0_n_0\,
      I2 => Q(7),
      I3 => Q(8),
      I4 => \sigma0_carry__1_i_5__0_n_0\,
      I5 => \sigma0_carry_i_7__0_n_0\,
      O => \sigma0_carry__1_i_3__0_n_0\
    );
\sigma0_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A787A787A787D2D2"
    )
        port map (
      I0 => Q(9),
      I1 => \sigma0_carry__1_i_6__0_n_0\,
      I2 => Q(7),
      I3 => Q(8),
      I4 => \sigma0_carry__1_i_5__0_n_0\,
      I5 => \sigma0_carry_i_7__0_n_0\,
      O => \sigma0_carry__1_i_4__0_n_0\
    );
\sigma0_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(5),
      O => \sigma0_carry__1_i_5__0_n_0\
    );
\sigma0_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011155555555"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \sigma0_carry__1_i_6__0_n_0\
    );
\sigma0_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => sigma0_carry_i_5_n_0,
      O => \sigma0_carry_i_1__1_n_0\
    );
\sigma0_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66966996"
    )
        port map (
      I0 => Q(9),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sigma0_carry_i_6__1_n_0\,
      I4 => \sigma0_carry_i_7__0_n_0\,
      O => \sigma0_carry_i_2__0_n_0\
    );
\sigma0_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sigma0_carry_i_5_n_0,
      I1 => Q(1),
      I2 => Q(9),
      O => \sigma0_carry_i_3__0_n_0\
    );
\sigma0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \sigma0_carry_i_4__0_n_0\
    );
sigma0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444000000003303"
    )
        port map (
      I0 => \sigma0_carry__1_i_6__0_n_0\,
      I1 => Q(9),
      I2 => Q(6),
      I3 => \sigma0_carry_i_8__0_n_0\,
      I4 => Q(7),
      I5 => Q(8),
      O => sigma0_carry_i_5_n_0
    );
\sigma0_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => Q(8),
      I1 => Q(7),
      I2 => \sigma0_carry__1_i_6__0_n_0\,
      I3 => Q(9),
      O => \sigma0_carry_i_6__1_n_0\
    );
\sigma0_carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABAB"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(7),
      I3 => \sigma0_carry_i_8__0_n_0\,
      I4 => Q(6),
      O => \sigma0_carry_i_7__0_n_0\
    );
\sigma0_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555511555555"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(1),
      O => \sigma0_carry_i_8__0_n_0\
    );
\sigma0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__0/i__carry_n_0\,
      CO(2) => \sigma0_inferred__0/i__carry_n_1\,
      CO(1) => \sigma0_inferred__0/i__carry_n_2\,
      CO(0) => \sigma0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_carry__0_n_7\,
      DI(2) => \sigma0_carry__1_n_5\,
      DI(1) => sigma0_carry_n_5,
      DI(0) => \sigma0_carry__1_n_5\,
      O(3) => \sigma0_inferred__0/i__carry_n_4\,
      O(2) => \sigma0_inferred__0/i__carry_n_5\,
      O(1) => \sigma0_inferred__0/i__carry_n_6\,
      O(0) => \NLW_sigma0_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1__9_n_0\,
      S(2) => \i__carry_i_2__9_n_0\,
      S(1) => \i__carry_i_3__2_n_0\,
      S(0) => \i__carry_i_4__11_n_0\
    );
\sigma0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__0/i__carry_n_0\,
      CO(3) => \sigma0_inferred__0/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__0/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__0/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_carry__0_n_4\,
      DI(2) => \sigma0_carry__1_n_5\,
      DI(1) => \sigma0_carry__0_n_5\,
      DI(0) => \i__carry__0_i_1__3_n_0\,
      O(3) => \sigma0_inferred__0/i__carry__0_n_4\,
      O(2) => \sigma0_inferred__0/i__carry__0_n_5\,
      O(1) => \sigma0_inferred__0/i__carry__0_n_6\,
      O(0) => \sigma0_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_2__6_n_0\,
      S(2) => \i__carry__0_i_3__8_n_0\,
      S(1) => \i__carry__0_i_4__2_n_0\,
      S(0) => \i__carry__0_i_5__4_n_0\
    );
\sigma0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_sigma0_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sigma0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sigma0_carry__1_n_7\,
      O(3 downto 2) => \NLW_sigma0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__0/i__carry__1_n_6\,
      O(0) => \sigma0_inferred__0/i__carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \i__carry__1_i_1__8_n_0\,
      S(0) => \i__carry__1_i_2__8_n_0\
    );
\sigma0_inferred__1/i___14_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__1/i___14_carry_n_0\,
      CO(2) => \sigma0_inferred__1/i___14_carry_n_1\,
      CO(1) => \sigma0_inferred__1/i___14_carry_n_2\,
      CO(0) => \sigma0_inferred__1/i___14_carry_n_3\,
      CYINIT => \^y_angle_reg[9]\,
      DI(3) => \sigma0_inferred__0/i__carry_n_5\,
      DI(2) => \i___14_carry_i_2__0_n_0\,
      DI(1) => \sigma0_inferred__0/i__carry_n_6\,
      DI(0) => \sigma0_carry__1_n_5\,
      O(3) => \sigma0_inferred__1/i___14_carry_n_4\,
      O(2) => \sigma0_inferred__1/i___14_carry_n_5\,
      O(1) => \sigma0_inferred__1/i___14_carry_n_6\,
      O(0) => \sigma0_inferred__1/i___14_carry_n_7\,
      S(3) => \i___14_carry_i_3__0_n_0\,
      S(2) => \i___14_carry_i_4__0_n_0\,
      S(1) => \i___14_carry_i_5__0_n_0\,
      S(0) => \i___14_carry_i_6__0_n_0\
    );
\sigma0_inferred__1/i___14_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__1/i___14_carry_n_0\,
      CO(3) => \sigma0_inferred__1/i___14_carry__0_n_0\,
      CO(2) => \sigma0_inferred__1/i___14_carry__0_n_1\,
      CO(1) => \sigma0_inferred__1/i___14_carry__0_n_2\,
      CO(0) => \sigma0_inferred__1/i___14_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__0/i__carry__0_n_5\,
      DI(2) => \sigma0_inferred__0/i__carry__0_n_6\,
      DI(1) => \sigma0_inferred__0/i__carry__1_n_6\,
      DI(0) => \sigma0_inferred__0/i__carry__0_n_7\,
      O(3) => \sigma0_inferred__1/i___14_carry__0_n_4\,
      O(2) => \sigma0_inferred__1/i___14_carry__0_n_5\,
      O(1) => \sigma0_inferred__1/i___14_carry__0_n_6\,
      O(0) => \sigma0_inferred__1/i___14_carry__0_n_7\,
      S(3) => \i___14_carry__0_i_1__0_n_0\,
      S(2) => \i___14_carry__0_i_2__0_n_0\,
      S(1) => \i___14_carry__0_i_3__0_n_0\,
      S(0) => \i___14_carry__0_i_4__0_n_0\
    );
\sigma0_inferred__1/i___14_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__1/i___14_carry__0_n_0\,
      CO(3 downto 1) => \NLW_sigma0_inferred__1/i___14_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sigma0_inferred__1/i___14_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sigma0_inferred__0/i__carry__0_n_4\,
      O(3 downto 2) => \NLW_sigma0_inferred__1/i___14_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O(0) => \sigma0_inferred__1/i___14_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \i___14_carry__1_i_1__0_n_0\,
      S(0) => \i___14_carry__1_i_2__0_n_0\
    );
\sigma0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sigma0_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sigma0_inferred__1/i__carry_n_1\,
      CO(1) => \NLW_sigma0_inferred__1/i__carry_CO_UNCONNECTED\(1),
      CO(0) => \sigma0_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry_i_1__7_n_0\,
      DI(0) => \sigma0_inferred__0/i__carry__1_n_6\,
      O(3 downto 2) => \NLW_sigma0_inferred__1/i__carry_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__1/i__carry_n_6\,
      O(0) => \NLW_sigma0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \i__carry_i_2__15_n_0\,
      S(0) => \i__carry_i_3__15_n_0\
    );
\sigma0_inferred__2/i___28_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__2/i___28_carry_n_0\,
      CO(2) => \NLW_sigma0_inferred__2/i___28_carry_CO_UNCONNECTED\(2),
      CO(1) => \sigma0_inferred__2/i___28_carry_n_2\,
      CO(0) => \sigma0_inferred__2/i___28_carry_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \sigma0_inferred__1/i___14_carry__1_n_6\,
      DI(1) => \i___28_carry_i_1__0_n_0\,
      DI(0) => '0',
      O(3) => \NLW_sigma0_inferred__2/i___28_carry_O_UNCONNECTED\(3),
      O(2) => \sigma0_inferred__2/i___28_carry_n_5\,
      O(1) => \sigma0_inferred__2/i___28_carry_n_6\,
      O(0) => \sigma0_inferred__2/i___28_carry_n_7\,
      S(3) => '1',
      S(2) => \i___28_carry_i_2__0_n_0\,
      S(1) => \i___28_carry_i_3_n_0\,
      S(0) => \i___28_carry_i_4__0_n_0\
    );
\sigma0_inferred__2/i___37_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__2/i___37_carry_n_0\,
      CO(2) => \sigma0_inferred__2/i___37_carry_n_1\,
      CO(1) => \sigma0_inferred__2/i___37_carry_n_2\,
      CO(0) => \sigma0_inferred__2/i___37_carry_n_3\,
      CYINIT => \^y_angle_reg[9]\,
      DI(3) => \sigma0_inferred__1/i___14_carry_n_4\,
      DI(2) => \sigma0_inferred__1/i___14_carry_n_6\,
      DI(1) => \i___37_carry_i_1__0_n_0\,
      DI(0) => \sigma0_inferred__1/i___14_carry_n_7\,
      O(3) => \sigma0_inferred__2/i___37_carry_n_4\,
      O(2) => \sigma0_inferred__2/i___37_carry_n_5\,
      O(1) => \sigma0_inferred__2/i___37_carry_n_6\,
      O(0) => \sigma0_inferred__2/i___37_carry_n_7\,
      S(3) => \i___37_carry_i_2__0_n_0\,
      S(2) => \i___37_carry_i_3__0_n_0\,
      S(1) => \i___37_carry_i_4__0_n_0\,
      S(0) => \i___37_carry_i_5__0_n_0\
    );
\sigma0_inferred__2/i___37_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__2/i___37_carry_n_0\,
      CO(3) => \sigma0_inferred__2/i___37_carry__0_n_0\,
      CO(2) => \sigma0_inferred__2/i___37_carry__0_n_1\,
      CO(1) => \sigma0_inferred__2/i___37_carry__0_n_2\,
      CO(0) => \sigma0_inferred__2/i___37_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__1/i___14_carry__0_n_5\,
      DI(2) => \sigma0_inferred__1/i___14_carry__0_n_6\,
      DI(1) => \sigma0_inferred__1/i___14_carry__0_n_7\,
      DI(0) => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O(3) => \sigma0_inferred__2/i___37_carry__0_n_4\,
      O(2) => \sigma0_inferred__2/i___37_carry__0_n_5\,
      O(1) => \sigma0_inferred__2/i___37_carry__0_n_6\,
      O(0) => \sigma0_inferred__2/i___37_carry__0_n_7\,
      S(3) => \i___37_carry__0_i_1__0_n_0\,
      S(2) => \i___37_carry__0_i_2__0_n_0\,
      S(1) => \i___37_carry__0_i_3__0_n_0\,
      S(0) => \i___37_carry__0_i_4__0_n_0\
    );
\sigma0_inferred__2/i___37_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__2/i___37_carry__0_n_0\,
      CO(3 downto 1) => \NLW_sigma0_inferred__2/i___37_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sigma0_inferred__2/i___37_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sigma0_inferred__1/i___14_carry__0_n_4\,
      O(3 downto 2) => \NLW_sigma0_inferred__2/i___37_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O(0) => \sigma0_inferred__2/i___37_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \i___37_carry__1_i_1__0_n_0\,
      S(0) => \i___37_carry__1_i_2__0_n_0\
    );
\sigma0_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__2/i__carry_n_0\,
      CO(2) => \sigma0_inferred__2/i__carry_n_1\,
      CO(1) => \sigma0_inferred__2/i__carry_n_2\,
      CO(0) => \sigma0_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__6_n_0\,
      DI(2) => \sigma0_inferred__1/i__carry_n_6\,
      DI(1) => \sigma0_inferred__1/i___14_carry__1_n_6\,
      DI(0) => \i__carry_i_2__1_n_0\,
      O(3) => \sigma0_inferred__2/i__carry_n_4\,
      O(2) => \sigma0_inferred__2/i__carry_n_5\,
      O(1) => \sigma0_inferred__2/i__carry_n_6\,
      O(0) => \NLW_sigma0_inferred__2/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_3__9_n_0\,
      S(2) => \i__carry_i_4__3_n_0\,
      S(1) => \i__carry_i_5__2_n_0\,
      S(0) => \i__carry_i_6__0_n_0\
    );
\sigma0_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__2/i__carry_n_0\,
      CO(3) => \sigma0_inferred__2/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__2/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__2/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__12_n_0\,
      DI(2) => \sigma0_carry__1_n_5\,
      DI(1) => \i__carry__0_i_2__0_n_1\,
      DI(0) => \i__carry__0_i_2__0_n_6\,
      O(3) => \sigma0_inferred__2/i__carry__0_n_4\,
      O(2) => \sigma0_inferred__2/i__carry__0_n_5\,
      O(1) => \sigma0_inferred__2/i__carry__0_n_6\,
      O(0) => \sigma0_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_3__1_n_0\,
      S(2) => \i__carry__0_i_4__12_n_0\,
      S(1) => \i__carry__0_i_5__3_n_0\,
      S(0) => \i__carry__0_i_6__0_n_0\
    );
\sigma0_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__2/i__carry__0_n_0\,
      CO(3) => \NLW_sigma0_inferred__2/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sigma0_inferred__2/i__carry__1_n_1\,
      CO(1) => \NLW_sigma0_inferred__2/i__carry__1_CO_UNCONNECTED\(1),
      CO(0) => \sigma0_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__1_i_1__1_n_6\,
      DI(0) => \i__carry__1_i_2__1_n_0\,
      O(3 downto 2) => \NLW_sigma0_inferred__2/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__2/i__carry__1_n_6\,
      O(0) => \sigma0_inferred__2/i__carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i__carry__1_i_3__2_n_0\,
      S(0) => \i__carry__1_i_4__9_n_0\
    );
\sigma0_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__3/i__carry_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \sigma0_inferred__2/i__carry_n_4\,
      DI(2) => \sigma0_inferred__2/i__carry_n_5\,
      DI(1) => \sigma0_inferred__2/i__carry_n_6\,
      DI(0) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O(3) => \sigma0_inferred__3/i__carry_n_4\,
      O(2) => \sigma0_inferred__3/i__carry_n_5\,
      O(1) => \sigma0_inferred__3/i__carry_n_6\,
      O(0) => \NLW_sigma0_inferred__3/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1__16_n_0\,
      S(2) => \i__carry_i_2__2_n_0\,
      S(1) => \i__carry_i_3__10_n_0\,
      S(0) => \i__carry_i_4__5_n_0\
    );
\sigma0_inferred__3/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__4_n_0\,
      DI(2) => \sigma0_inferred__2/i__carry__0_n_5\,
      DI(1) => \sigma0_inferred__2/i__carry__0_n_7\,
      DI(0) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O(3) => \sigma0_inferred__3/i__carry__0_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__0_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__0_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_2__7_n_0\,
      S(2) => \i__carry__0_i_3__2_n_0\,
      S(1) => \i__carry__0_i_4__9_n_0\,
      S(0) => \i__carry__0_i_5__5_n_0\
    );
\sigma0_inferred__3/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__0_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__1_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__1_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__1_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__2/i___28_carry_n_7\,
      DI(2) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      DI(1) => \sigma0_inferred__2/i__carry__1_n_6\,
      DI(0) => \sigma0_inferred__2/i__carry__0_n_4\,
      O(3) => \sigma0_inferred__3/i__carry__1_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__1_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__1_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__2_n_0\,
      S(2) => \i__carry__1_i_2__9_n_0\,
      S(1) => \i__carry__1_i_3__3_n_0\,
      S(0) => \i__carry__1_i_4__4_n_0\
    );
\sigma0_inferred__3/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__1_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__2_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__2_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__2_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__2_i_1__2_n_0\,
      DI(2) => \sigma0_inferred__2/i___28_carry_n_0\,
      DI(1) => \sigma0_inferred__2/i___28_carry_n_6\,
      DI(0) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O(3) => \sigma0_inferred__3/i__carry__2_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__2_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__2_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_2__4_n_0\,
      S(2) => \i__carry__2_i_3__0_n_0\,
      S(1) => \i__carry__2_i_4__4_n_0\,
      S(0) => \i__carry__2_i_5__4_n_0\
    );
\sigma0_inferred__3/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__2_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__3_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__3_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__3_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__2/i___37_carry_n_4\,
      DI(2) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      DI(1) => \sigma0_inferred__2/i___37_carry_n_5\,
      DI(0) => \sigma0_inferred__2/i___37_carry_n_7\,
      O(3) => \sigma0_inferred__3/i__carry__3_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__3_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__3_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__2_n_0\,
      S(2) => \i__carry__3_i_2__2_n_0\,
      S(1) => \i__carry__3_i_3__0_n_0\,
      S(0) => \i__carry__3_i_4__4_n_0\
    );
\sigma0_inferred__3/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__3_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__4_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__4_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__4_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__2/i___37_carry__0_n_4\,
      DI(2) => \sigma0_inferred__2/i___37_carry__0_n_5\,
      DI(1) => \sigma0_inferred__2/i___37_carry__0_n_6\,
      DI(0) => \sigma0_inferred__2/i___37_carry__0_n_7\,
      O(3) => \sigma0_inferred__3/i__carry__4_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__4_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__4_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__2_n_0\,
      S(2) => \i__carry__4_i_2__2_n_0\,
      S(1) => \i__carry__4_i_3__2_n_0\,
      S(0) => \i__carry__4_i_4__2_n_0\
    );
\sigma0_inferred__3/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__4_n_0\,
      CO(3 downto 0) => \NLW_sigma0_inferred__3/i__carry__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sigma0_inferred__3/i__carry__5_O_UNCONNECTED\(3 downto 1),
      O(0) => \sigma0_inferred__3/i__carry__5_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \i__carry__5_i_1__1_n_0\
    );
\sigma0_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__4/i__carry_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__8_n_0\,
      DI(2) => \sigma0_inferred__3/i__carry__5_n_7\,
      DI(1) => \sigma0_inferred__3/i__carry_n_5\,
      DI(0) => '0',
      O(3) => \sigma0_inferred__4/i__carry_n_4\,
      O(2) => \sigma0_inferred__4/i__carry_n_5\,
      O(1) => \sigma0_inferred__4/i__carry_n_6\,
      O(0) => \sigma0_inferred__4/i__carry_n_7\,
      S(3) => \i__carry_i_2__10_n_0\,
      S(2) => \i__carry_i_3__3_n_0\,
      S(1) => \i__carry_i_4__2_n_0\,
      S(0) => \sigma0_inferred__3/i__carry_n_6\
    );
\sigma0_inferred__4/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry_n_0\,
      CO(3) => \sigma0_inferred__4/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__3/i__carry__1_n_7\,
      DI(2) => \sigma0_inferred__3/i__carry__0_n_5\,
      DI(1) => \sigma0_inferred__3/i__carry__5_n_7\,
      DI(0) => \sigma0_inferred__3/i__carry__0_n_6\,
      O(3) => \sigma0_inferred__4/i__carry__0_n_4\,
      O(2) => \sigma0_inferred__4/i__carry__0_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__0_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__6_n_0\,
      S(2) => \i__carry__0_i_2__8_n_0\,
      S(1) => \i__carry__0_i_3__9_n_0\,
      S(0) => \i__carry__0_i_4__3_n_0\
    );
\sigma0_inferred__4/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry__0_n_0\,
      CO(3) => \sigma0_inferred__4/i__carry__1_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry__1_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__1_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__3/i__carry__1_n_4\,
      DI(2) => \sigma0_inferred__3/i__carry__5_n_7\,
      DI(1) => \sigma0_inferred__3/i__carry__1_n_5\,
      DI(0) => \sigma0_inferred__3/i__carry__5_n_7\,
      O(3) => \sigma0_inferred__4/i__carry__1_n_4\,
      O(2) => \sigma0_inferred__4/i__carry__1_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__1_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__9_n_0\,
      S(2) => \i__carry__1_i_2__10_n_0\,
      S(1) => \i__carry__1_i_3__4_n_0\,
      S(0) => \i__carry__1_i_4__5_n_0\
    );
\sigma0_inferred__4/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry__1_n_0\,
      CO(3) => \sigma0_inferred__4/i__carry__2_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry__2_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__2_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__3/i__carry__3_n_7\,
      DI(2) => \sigma0_inferred__3/i__carry__2_n_5\,
      DI(1) => \i__carry__2_i_1__3_n_0\,
      DI(0) => \sigma0_inferred__3/i__carry__2_n_6\,
      O(3) => \sigma0_inferred__4/i__carry__2_n_4\,
      O(2) => \sigma0_inferred__4/i__carry__2_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__2_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_2__0_n_0\,
      S(2) => \i__carry__2_i_3__4_n_0\,
      S(1) => \i__carry__2_i_4__5_n_0\,
      S(0) => \i__carry__2_i_5__0_n_0\
    );
\sigma0_inferred__4/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry__2_n_0\,
      CO(3) => \sigma0_inferred__4/i__carry__3_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry__3_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__3_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__3/i__carry__3_n_4\,
      DI(2) => \sigma0_inferred__3/i__carry__3_n_5\,
      DI(1) => \sigma0_inferred__3/i__carry__3_n_6\,
      DI(0) => \sigma0_inferred__3/i__carry__5_n_7\,
      O(3) => \sigma0_inferred__4/i__carry__3_n_4\,
      O(2) => \sigma0_inferred__4/i__carry__3_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__3_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__3_n_0\,
      S(2) => \i__carry__3_i_2__3_n_0\,
      S(1) => \i__carry__3_i_3__4_n_0\,
      S(0) => \i__carry__3_i_4__5_n_0\
    );
\sigma0_inferred__4/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry__3_n_0\,
      CO(3) => \NLW_sigma0_inferred__4/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \sigma0_inferred__4/i__carry__4_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__4_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sigma0_inferred__3/i__carry__4_n_5\,
      DI(1) => \sigma0_inferred__3/i__carry__4_n_6\,
      DI(0) => \sigma0_inferred__3/i__carry__4_n_7\,
      O(3) => \in__0\,
      O(2) => \sigma0_inferred__4/i__carry__4_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__4_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__3_n_0\,
      S(2) => \i__carry__4_i_2__3_n_0\,
      S(1) => \i__carry__4_i_3__3_n_0\,
      S(0) => \i__carry__4_i_4__3_n_0\
    );
\sigma0_inferred__5/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__5/i__carry_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__4/i__carry_n_6\,
      DI(2) => \sigma0_inferred__4/i__carry_n_7\,
      DI(1) => \i__carry_i_1__5_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_2__3_n_0\,
      S(2) => \i__carry_i_3__11_n_0\,
      S(1) => \i__carry_i_4__4_n_0\,
      S(0) => '0'
    );
\sigma0_inferred__5/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \in__0\,
      DI(2) => \i__carry__0_i_1__5_n_0\,
      DI(1) => \sigma0_inferred__4/i__carry_n_4\,
      DI(0) => \sigma0_inferred__4/i__carry_n_5\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_2__9_n_0\,
      S(2) => \i__carry__0_i_3__10_n_0\,
      S(1) => \i__carry__0_i_4__4_n_0\,
      S(0) => \i__carry__0_i_5__6_n_0\
    );
\sigma0_inferred__5/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__0_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__1_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__1_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__1_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \in__0\,
      DI(2) => \sigma0_inferred__4/i__carry__1_n_7\,
      DI(1) => \in__0\,
      DI(0) => \sigma0_inferred__4/i__carry__0_n_5\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_1__10_n_0\,
      S(2) => \i__carry__1_i_2__2_n_0\,
      S(1) => \i__carry__1_i_3__9_n_0\,
      S(0) => \i__carry__1_i_4__0_n_0\
    );
\sigma0_inferred__5/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__1_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__2_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__2_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__2_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__4/i__carry__2_n_7\,
      DI(2) => \i__carry__2_i_1__4_n_0\,
      DI(1) => \sigma0_inferred__4/i__carry__1_n_4\,
      DI(0) => \sigma0_inferred__4/i__carry__1_n_6\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_2__5_n_0\,
      S(2) => \i__carry__2_i_3__5_n_0\,
      S(1) => \i__carry__2_i_4__0_n_0\,
      S(0) => \i__carry__2_i_5__5_n_0\
    );
\sigma0_inferred__5/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__2_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__3_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__3_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__3_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__4/i__carry__3_n_7\,
      DI(2) => \sigma0_inferred__4/i__carry__2_n_4\,
      DI(1) => \in__0\,
      DI(0) => \sigma0_inferred__4/i__carry__2_n_5\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__3_i_1__4_n_0\,
      S(2) => \i__carry__3_i_2__4_n_0\,
      S(1) => \i__carry__3_i_3__5_n_0\,
      S(0) => \i__carry__3_i_4__0_n_0\
    );
\sigma0_inferred__5/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__3_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__4_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__4_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__4_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__4/i__carry__4_n_7\,
      DI(2) => \sigma0_inferred__4/i__carry__3_n_4\,
      DI(1) => \sigma0_inferred__4/i__carry__3_n_5\,
      DI(0) => \sigma0_inferred__4/i__carry__3_n_6\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__4_i_1__4_n_0\,
      S(2) => \i__carry__4_i_2__4_n_0\,
      S(1) => \i__carry__4_i_3__4_n_0\,
      S(0) => \i__carry__4_i_4__4_n_0\
    );
\sigma0_inferred__5/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__4_n_0\,
      CO(3 downto 1) => \NLW_sigma0_inferred__5/i__carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sigma0_inferred__5/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sigma0_inferred__4/i__carry__4_n_6\,
      O(3 downto 2) => \NLW_sigma0_inferred__5/i__carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => A0_out(25),
      O(0) => \NLW_sigma0_inferred__5/i__carry__5_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__5_i_1__2_n_0\,
      S(0) => \i__carry__5_i_2__0_n_0\
    );
\stages_instantiation[7].current_cordic_stage\: entity work.design_1_top_level_0_0_cordic_stage_9
     port map (
      A(3) => \stages_instantiation[7].current_cordic_stage_n_21\,
      A(2) => \stages_instantiation[7].current_cordic_stage_n_22\,
      A(1) => \stages_instantiation[7].current_cordic_stage_n_23\,
      A(0) => \stages_instantiation[7].current_cordic_stage_n_24\,
      CO(0) => CO(0),
      DI(0) => \stages_instantiation[7].current_cordic_stage_n_33\,
      O(3) => \stages_instantiation[7].current_cordic_stage_n_0\,
      O(2) => \stages_instantiation[7].current_cordic_stage_n_1\,
      O(1) => \stages_instantiation[7].current_cordic_stage_n_2\,
      O(0) => \stages_instantiation[7].current_cordic_stage_n_3\,
      S(3) => \SHIFT_RIGHT0_carry__2_i_2__5_n_0\,
      S(2) => \SHIFT_RIGHT0_carry__2_i_3__5_n_0\,
      S(1) => \SHIFT_RIGHT0_carry__2_i_4__5_n_0\,
      S(0) => \SHIFT_RIGHT0_carry__2_i_5__3_n_0\,
      \SHIFT_RIGHT0_carry__0__0_i_4__5\(3 downto 0) => \^shift_right0_carry__0__0_i_4__5_0\(3 downto 0),
      \SHIFT_RIGHT0_carry__1__0_i_4__4\(3 downto 0) => \^shift_right0_carry__1__0_i_4__4_0\(3 downto 0),
      sX_multiplication_buffer(3) => \^o\(0),
      sX_multiplication_buffer(2 downto 0) => B(3 downto 1),
      sX_multiplication_buffer_0(0) => A0_out(25),
      sX_multiplication_buffer_1(0) => \sX_multiplication_buffer_i_32__0_n_0\,
      sX_multiplication_buffer_2(1) => \sX_multiplication_buffer_i_35__0_n_0\,
      sX_multiplication_buffer_2(0) => \sX_multiplication_buffer_i_36__0_n_0\,
      sX_multiplication_buffer_3(3) => \sX_multiplication_buffer_i_37__0_n_0\,
      sX_multiplication_buffer_3(2) => \sX_multiplication_buffer_i_38__0_n_0\,
      sX_multiplication_buffer_3(1) => \sX_multiplication_buffer_i_39__0_n_0\,
      sX_multiplication_buffer_3(0) => \sX_multiplication_buffer_i_40__0_n_0\,
      \sX_multiplication_buffer_i_13__0\(2 downto 0) => \sY_multiplication_buffer1_carry__1_1\(2 downto 0),
      \sX_multiplication_buffer_i_13__0_0\(3) => \SHIFT_RIGHT0_carry__1__0_i_1__4_n_0\,
      \sX_multiplication_buffer_i_13__0_0\(2) => \SHIFT_RIGHT0_carry__1__0_i_2__4_n_0\,
      \sX_multiplication_buffer_i_13__0_0\(1) => \SHIFT_RIGHT0_carry__1__0_i_3__4_n_0\,
      \sX_multiplication_buffer_i_13__0_0\(0) => \SHIFT_RIGHT0_carry__1__0_i_4__4_n_0\,
      \sX_multiplication_buffer_i_18__0_0\(0) => B(0),
      \sX_multiplication_buffer_i_26__0_0\(7 downto 0) => sX_multiplication_buffer0(11 downto 4),
      \sX_multiplication_buffer_i_31__0\(3 downto 0) => \SHIFT_RIGHT0_carry__0__0\(3 downto 0),
      \sX_multiplication_buffer_i_31__0_0\(3) => \SHIFT_RIGHT0_carry__0__0_i_1__4_n_0\,
      \sX_multiplication_buffer_i_31__0_0\(2) => \SHIFT_RIGHT0_carry__0__0_i_2__5_n_0\,
      \sX_multiplication_buffer_i_31__0_0\(1) => \SHIFT_RIGHT0_carry__0__0_i_3__5_n_0\,
      \sX_multiplication_buffer_i_31__0_0\(0) => \SHIFT_RIGHT0_carry__0__0_i_4__5_n_0\,
      \sX_multiplication_buffer_i_40__0\ => \SHIFT_RIGHT0_carry__2_i_1__3_n_0\,
      \sX_multiplication_buffer_i_40__0_0\(3 downto 0) => \SHIFT_RIGHT0_carry__2\(3 downto 0),
      sY_multiplication_buffer1_carry(3) => \stages_instantiation[7].current_cordic_stage_n_12\,
      sY_multiplication_buffer1_carry(2) => \stages_instantiation[7].current_cordic_stage_n_13\,
      sY_multiplication_buffer1_carry(1) => \stages_instantiation[7].current_cordic_stage_n_14\,
      sY_multiplication_buffer1_carry(0) => \stages_instantiation[7].current_cordic_stage_n_15\,
      \sY_multiplication_buffer3_carry__1\(3 downto 0) => \sY_multiplication_buffer3_carry__1_0\(3 downto 0),
      \sY_multiplication_buffer_i_17__0\(3) => sY_multiplication_buffer1_carry_n_4,
      \sY_multiplication_buffer_i_17__0\(2) => sY_multiplication_buffer1_carry_n_5,
      \sY_multiplication_buffer_i_17__0\(1) => sY_multiplication_buffer1_carry_n_6,
      \sY_multiplication_buffer_i_17__0\(0) => sY_multiplication_buffer1_carry_n_7,
      \sigma0_inferred__3/i__carry__5\ => \sigma0_inferred__3/i__carry__5_0\,
      \sigma0_inferred__3/i__carry__5_0\(3 downto 0) => \sigma0_inferred__3/i__carry__5_1\(3 downto 0),
      \sigma0_inferred__3/i__carry__5_1\(3 downto 0) => \sigma0_inferred__3/i__carry__5_2\(3 downto 0),
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\(3 downto 0) => sY_multiplication_buffer2_carry_0(3 downto 0),
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\(0) => \sigma0_inferred__3/i__carry__5_n_7\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_0\(3 downto 0) => \sY_multiplication_buffer2_carry__1_0\(3 downto 0),
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\(3) => \sY_multiplication_buffer3_carry__1_n_4\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\(2) => \sY_multiplication_buffer3_carry__1_n_5\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\(1) => \sY_multiplication_buffer3_carry__1_n_6\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_1\(0) => \sY_multiplication_buffer3_carry__1_n_7\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\(3 downto 0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\(3 downto 0),
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_0\(2) => \sY_multiplication_buffer3_carry__0_n_4\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_0\(1) => \sY_multiplication_buffer3_carry__0_n_5\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_0\(0) => \sY_multiplication_buffer3_carry__0_n_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_cordic_8 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_angle_reg[9]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sY_multiplication_buffer1_carry__0_i_4__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SHIFT_RIGHT0_carry__0__1_i_4__5_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__1__1_i_4__5_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_angle_reg[6]\ : out STD_LOGIC;
    \Z_angle_reg[5]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sigma0_inferred__0/i__carry__1_0\ : out STD_LOGIC;
    \sigma0_inferred__1/i___14_carry__1_0\ : out STD_LOGIC;
    \sigma0_inferred__2/i___37_carry__1_0\ : out STD_LOGIC;
    \sigma0_inferred__3/i__carry__5_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer6_carry__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer5_carry__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer4_carry__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer3_carry__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer1_carry__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_rotator_X0_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_rotator_X0_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__0/i__carry__1_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__0/i__carry__1_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__1/i___14_carry__1_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__1/i___14_carry__1_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__2/i___37_carry__1_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__2/i___37_carry__1_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__3/i__carry__5_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sigma0_inferred__3/i__carry__5_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sY_multiplication_buffer7_carry__1_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \Y_reg[0]\ : in STD_LOGIC;
    \sY_multiplication_buffer7_carry__1_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \sY_multiplication_buffer6_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer5_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer4_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer3_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer1_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sX_multiplication_buffer_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sY_multiplication_buffer_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sY_multiplication_buffer_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sY_multiplication_buffer6_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer6_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer5_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer5_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer4_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sY_multiplication_buffer4_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer3_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sY_multiplication_buffer2_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__0__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SHIFT_RIGHT0_carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_cordic_8 : entity is "cordic";
end design_1_top_level_0_0_cordic_8;

architecture STRUCTURE of design_1_top_level_0_0_cordic_8 is
  signal A : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal A0_out : STD_LOGIC_VECTOR ( 25 to 25 );
  signal B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B0 : STD_LOGIC;
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SHIFT_RIGHT0_carry__0__1_i_1__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__1_i_2__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__1_i_3__5_n_0\ : STD_LOGIC;
  signal \^shift_right0_carry__0__1_i_4__5_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SHIFT_RIGHT0_carry__0__1_i_4__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__1_i_1__4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__1_i_2__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__1_i_3__5_n_0\ : STD_LOGIC;
  signal \^shift_right0_carry__1__1_i_4__5_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SHIFT_RIGHT0_carry__1__1_i_4__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__3_i_5__3_n_0\ : STD_LOGIC;
  signal Xt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Yt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^z_angle_reg[5]\ : STD_LOGIC;
  signal \^z_angle_reg[6]\ : STD_LOGIC;
  signal \^z_angle_reg[9]\ : STD_LOGIC;
  signal \i___14_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i___14_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i___14_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i___14_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i___14_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i___14_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i___14_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i___28_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___28_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i___28_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___28_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i___37_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i___37_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_1\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_6\ : STD_LOGIC;
  signal \i__carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__3_n_1\ : STD_LOGIC;
  signal \i__carry__1_i_1__3_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_1__3_n_6\ : STD_LOGIC;
  signal \i__carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \in__0\ : STD_LOGIC;
  signal sX_multiplication_buffer0 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \sX_multiplication_buffer_i_1__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_2__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_32__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_35__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_36__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_37__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_38__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_39__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_3__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_40__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_4__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_5__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_6__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_7__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_8__1_n_0\ : STD_LOGIC;
  signal sX_multiplication_buffer_n_100 : STD_LOGIC;
  signal sX_multiplication_buffer_n_101 : STD_LOGIC;
  signal sX_multiplication_buffer_n_102 : STD_LOGIC;
  signal sX_multiplication_buffer_n_103 : STD_LOGIC;
  signal sX_multiplication_buffer_n_104 : STD_LOGIC;
  signal sX_multiplication_buffer_n_105 : STD_LOGIC;
  signal sX_multiplication_buffer_n_82 : STD_LOGIC;
  signal sX_multiplication_buffer_n_83 : STD_LOGIC;
  signal sX_multiplication_buffer_n_84 : STD_LOGIC;
  signal sX_multiplication_buffer_n_85 : STD_LOGIC;
  signal sX_multiplication_buffer_n_86 : STD_LOGIC;
  signal sX_multiplication_buffer_n_95 : STD_LOGIC;
  signal sX_multiplication_buffer_n_96 : STD_LOGIC;
  signal sX_multiplication_buffer_n_97 : STD_LOGIC;
  signal sX_multiplication_buffer_n_98 : STD_LOGIC;
  signal sX_multiplication_buffer_n_99 : STD_LOGIC;
  signal sY_multiplication_buffer0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sY_multiplication_buffer00_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sY_multiplication_buffer1_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \^sy_multiplication_buffer1_carry__0_i_4__1_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sY_multiplication_buffer1_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer1_carry_i_4__1_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer1_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry__1_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer2_carry_i_4__1_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer2_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry__1_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer3_carry_i_4__1_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer3_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry__1_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer4_carry_i_4__1_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer4_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry__1_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer5_carry_i_4__1_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer5_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry__1_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer6_carry_i_4__1_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer6_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__0_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_4\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_5\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_6\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry__1_n_7\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer7_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_1 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_2 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_3 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_4 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_5 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_6 : STD_LOGIC;
  signal sY_multiplication_buffer7_carry_n_7 : STD_LOGIC;
  signal \sY_multiplication_buffer_i_13__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_13__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_13__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_14__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_14__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_14__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_15__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_15__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_15__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_15__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_16__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_16__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_16__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_16__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_17__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_17__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_17__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_17__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_18__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_18__1_n_1\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_18__1_n_2\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_18__1_n_3\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_19__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_20__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_21__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_22__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_23__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_24__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_25__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_26__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_28__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_29__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_30__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_31__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_33__1_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_34__1_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer_i_36_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_41_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_42_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_43_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_i_44_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer_n_100 : STD_LOGIC;
  signal sY_multiplication_buffer_n_101 : STD_LOGIC;
  signal sY_multiplication_buffer_n_102 : STD_LOGIC;
  signal sY_multiplication_buffer_n_103 : STD_LOGIC;
  signal sY_multiplication_buffer_n_104 : STD_LOGIC;
  signal sY_multiplication_buffer_n_105 : STD_LOGIC;
  signal sY_multiplication_buffer_n_82 : STD_LOGIC;
  signal sY_multiplication_buffer_n_83 : STD_LOGIC;
  signal sY_multiplication_buffer_n_84 : STD_LOGIC;
  signal sY_multiplication_buffer_n_85 : STD_LOGIC;
  signal sY_multiplication_buffer_n_86 : STD_LOGIC;
  signal sY_multiplication_buffer_n_95 : STD_LOGIC;
  signal sY_multiplication_buffer_n_96 : STD_LOGIC;
  signal sY_multiplication_buffer_n_97 : STD_LOGIC;
  signal sY_multiplication_buffer_n_98 : STD_LOGIC;
  signal sY_multiplication_buffer_n_99 : STD_LOGIC;
  signal \sigma0_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_13__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry__1_n_2\ : STD_LOGIC;
  signal \sigma0_carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_carry__1_n_5\ : STD_LOGIC;
  signal \sigma0_carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sigma0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \sigma0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal sigma0_carry_n_0 : STD_LOGIC;
  signal sigma0_carry_n_1 : STD_LOGIC;
  signal sigma0_carry_n_2 : STD_LOGIC;
  signal sigma0_carry_n_3 : STD_LOGIC;
  signal sigma0_carry_n_4 : STD_LOGIC;
  signal sigma0_carry_n_5 : STD_LOGIC;
  signal sigma0_carry_n_6 : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__1/i___14_carry_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___28_carry_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i___37_carry_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__2_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__3_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__4_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry__5_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__3/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__0_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__1_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__2_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__3_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry__4_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_4\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_5\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_6\ : STD_LOGIC;
  signal \sigma0_inferred__4/i__carry_n_7\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__0_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__0_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__0_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__0_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__1_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__1_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__1_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__1_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__2_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__2_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__2_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__2_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__3_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__3_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__3_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__3_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__4_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__4_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__4_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__4_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry__5_n_3\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry_n_0\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry_n_1\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry_n_2\ : STD_LOGIC;
  signal \sigma0_inferred__5/i__carry_n_3\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_0\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_1\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_12\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_13\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_14\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_15\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_2\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_21\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_22\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_23\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_24\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_3\ : STD_LOGIC;
  signal \stages_instantiation[7].current_cordic_stage_n_33\ : STD_LOGIC;
  signal \NLW_i__carry__0_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry__0_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry__1_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry__1_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sX_multiplication_buffer_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sX_multiplication_buffer_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sX_multiplication_buffer_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sX_multiplication_buffer_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_sX_multiplication_buffer_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_sY_multiplication_buffer_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sY_multiplication_buffer_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sY_multiplication_buffer_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sY_multiplication_buffer_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sY_multiplication_buffer_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_sY_multiplication_buffer_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_sY_multiplication_buffer1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer3_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer4_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer5_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer6_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer7_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer_i_13__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sY_multiplication_buffer_i_14__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sigma0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sigma0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sigma0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sigma0_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_inferred__1/i___14_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__1/i___14_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__2/i___28_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sigma0_inferred__2/i___28_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sigma0_inferred__2/i___37_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__2/i___37_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sigma0_inferred__2/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__2/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sigma0_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sigma0_inferred__3/i__carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__3/i__carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__4/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sigma0_inferred__5/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sigma0_inferred__5/i__carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sigma0_inferred__5/i__carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Y[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Y[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Y[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Y[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Y[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Y[5]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Y[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Y[7]_i_1\ : label is "soft_lutpair34";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \i__carry__0_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i__carry__1_i_1__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sX_multiplication_buffer : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer1_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer2_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer3_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer3_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer3_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer4_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer4_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer4_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer5_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer5_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer5_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer6_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer6_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer6_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sY_multiplication_buffer7_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer7_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer7_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer_i_13__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer_i_14__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer_i_15__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer_i_16__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer_i_17__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sY_multiplication_buffer_i_18__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sigma0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_10__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_11__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_12__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_13__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_8__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sigma0_carry__0_i_9__1\ : label is "soft_lutpair29";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__1/i___14_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__1/i___14_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__1/i___14_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i___28_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i___37_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i___37_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i___37_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__2/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__3/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__4/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sigma0_inferred__5/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  DI(0) <= \^di\(0);
  O(0) <= \^o\(0);
  \SHIFT_RIGHT0_carry__0__1_i_4__5_0\(3 downto 0) <= \^shift_right0_carry__0__1_i_4__5_0\(3 downto 0);
  \SHIFT_RIGHT0_carry__1__1_i_4__5_0\(3 downto 0) <= \^shift_right0_carry__1__1_i_4__5_0\(3 downto 0);
  \Z_angle_reg[5]\ <= \^z_angle_reg[5]\;
  \Z_angle_reg[6]\ <= \^z_angle_reg[6]\;
  \Z_angle_reg[9]\ <= \^z_angle_reg[9]\;
  \sY_multiplication_buffer1_carry__0_i_4__1_0\(0) <= \^sy_multiplication_buffer1_carry__0_i_4__1_0\(0);
\SHIFT_RIGHT0_carry__0__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_0\(3),
      I1 => \sY_multiplication_buffer7_carry__1_n_7\,
      I2 => \sigma0_carry__1_n_5\,
      O => \Z_rotator_X0_reg[7]\(3)
    );
\SHIFT_RIGHT0_carry__0__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_0\(3),
      I1 => \sY_multiplication_buffer6_carry__1_n_6\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_2\(3)
    );
\SHIFT_RIGHT0_carry__0__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_0\(3),
      I1 => \sY_multiplication_buffer5_carry__1_n_5\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_2\(3)
    );
\SHIFT_RIGHT0_carry__0__1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_0(3),
      I1 => \sY_multiplication_buffer4_carry__1_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_2\(3)
    );
\SHIFT_RIGHT0_carry__0__1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__0__1\(3),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__0__1_i_1__5_n_0\
    );
\SHIFT_RIGHT0_carry__0__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_0\(2),
      I1 => \sY_multiplication_buffer7_carry__0_n_4\,
      I2 => \sigma0_carry__1_n_5\,
      O => \Z_rotator_X0_reg[7]\(2)
    );
\SHIFT_RIGHT0_carry__0__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_0\(2),
      I1 => \sY_multiplication_buffer6_carry__1_n_7\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_2\(2)
    );
\SHIFT_RIGHT0_carry__0__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_0\(2),
      I1 => \sY_multiplication_buffer5_carry__1_n_6\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_2\(2)
    );
\SHIFT_RIGHT0_carry__0__1_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_0(2),
      I1 => \sY_multiplication_buffer4_carry__1_n_5\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_2\(2)
    );
\SHIFT_RIGHT0_carry__0__1_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__0__1\(2),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__0__1_i_2__5_n_0\
    );
\SHIFT_RIGHT0_carry__0__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_0\(1),
      I1 => \sY_multiplication_buffer7_carry__0_n_5\,
      I2 => \sigma0_carry__1_n_5\,
      O => \Z_rotator_X0_reg[7]\(1)
    );
\SHIFT_RIGHT0_carry__0__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_0\(1),
      I1 => \sY_multiplication_buffer6_carry__0_n_4\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_2\(1)
    );
\SHIFT_RIGHT0_carry__0__1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_0\(1),
      I1 => \sY_multiplication_buffer5_carry__1_n_7\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_2\(1)
    );
\SHIFT_RIGHT0_carry__0__1_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_0(1),
      I1 => \sY_multiplication_buffer4_carry__1_n_6\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_2\(1)
    );
\SHIFT_RIGHT0_carry__0__1_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__0__1\(1),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__0__1_i_3__5_n_0\
    );
\SHIFT_RIGHT0_carry__0__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_0\(0),
      I1 => \sY_multiplication_buffer7_carry__0_n_6\,
      I2 => \sigma0_carry__1_n_5\,
      O => \Z_rotator_X0_reg[7]\(0)
    );
\SHIFT_RIGHT0_carry__0__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_0\(0),
      I1 => \sY_multiplication_buffer6_carry__0_n_5\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_2\(0)
    );
\SHIFT_RIGHT0_carry__0__1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_0\(0),
      I1 => \sY_multiplication_buffer5_carry__0_n_4\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_2\(0)
    );
\SHIFT_RIGHT0_carry__0__1_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_0(0),
      I1 => \sY_multiplication_buffer4_carry__1_n_7\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_2\(0)
    );
\SHIFT_RIGHT0_carry__0__1_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__0__1\(0),
      I1 => \sY_multiplication_buffer2_carry__1_n_5\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__0__1_i_4__5_n_0\
    );
\SHIFT_RIGHT0_carry__1__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sY_multiplication_buffer6_carry__1_1\(3),
      I2 => \sY_multiplication_buffer7_carry__1_n_4\,
      O => S(3)
    );
\SHIFT_RIGHT0_carry__1__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(3),
      I2 => B0,
      O => \sY_multiplication_buffer6_carry__1_0\(3)
    );
\SHIFT_RIGHT0_carry__1__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sY_multiplication_buffer5_carry__1_n_4\,
      O => \sY_multiplication_buffer5_carry__1_0\(3)
    );
\SHIFT_RIGHT0_carry__1__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sY_multiplication_buffer4_carry__1_n_4\,
      O => \sY_multiplication_buffer4_carry__1_0\(3)
    );
\SHIFT_RIGHT0_carry__1__1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \in__0\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \sY_multiplication_buffer2_carry__1_n_4\,
      O => \SHIFT_RIGHT0_carry__1__1_i_1__4_n_0\
    );
\SHIFT_RIGHT0_carry__1__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_1\(2),
      I1 => \sY_multiplication_buffer7_carry__1_n_4\,
      I2 => \sigma0_carry__1_n_5\,
      O => S(2)
    );
\SHIFT_RIGHT0_carry__1__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_1\(2),
      I1 => B0,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer6_carry__1_0\(2)
    );
\SHIFT_RIGHT0_carry__1__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_1\(2),
      I1 => \sY_multiplication_buffer5_carry__1_n_4\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_0\(2)
    );
\SHIFT_RIGHT0_carry__1__1_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_1\(2),
      I1 => \sY_multiplication_buffer4_carry__1_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_0\(2)
    );
\SHIFT_RIGHT0_carry__1__1_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__1_1\(2),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__1__1_i_2__5_n_0\
    );
\SHIFT_RIGHT0_carry__1__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_1\(1),
      I1 => \sY_multiplication_buffer7_carry__1_n_5\,
      I2 => \sigma0_carry__1_n_5\,
      O => S(1)
    );
\SHIFT_RIGHT0_carry__1__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_1\(1),
      I1 => B0,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer6_carry__1_0\(1)
    );
\SHIFT_RIGHT0_carry__1__1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_1\(1),
      I1 => \sY_multiplication_buffer5_carry__1_n_4\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_0\(1)
    );
\SHIFT_RIGHT0_carry__1__1_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_1\(1),
      I1 => \sY_multiplication_buffer4_carry__1_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_0\(1)
    );
\SHIFT_RIGHT0_carry__1__1_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__1_1\(1),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__1__1_i_3__5_n_0\
    );
\SHIFT_RIGHT0_carry__1__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_1\(0),
      I1 => \sY_multiplication_buffer7_carry__1_n_6\,
      I2 => \sigma0_carry__1_n_5\,
      O => S(0)
    );
\SHIFT_RIGHT0_carry__1__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_1\(0),
      I1 => \sY_multiplication_buffer6_carry__1_n_5\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer6_carry__1_0\(0)
    );
\SHIFT_RIGHT0_carry__1__1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_1\(0),
      I1 => \sY_multiplication_buffer5_carry__1_n_4\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_0\(0)
    );
\SHIFT_RIGHT0_carry__1__1_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_1\(0),
      I1 => \sY_multiplication_buffer4_carry__1_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_0\(0)
    );
\SHIFT_RIGHT0_carry__1__1_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__1_1\(0),
      I1 => \sY_multiplication_buffer2_carry__1_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__1__1_i_4__5_n_0\
    );
\SHIFT_RIGHT0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_0\
    );
\SHIFT_RIGHT0_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_0\
    );
\SHIFT_RIGHT0_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_0\
    );
\SHIFT_RIGHT0_carry__3_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in__0\,
      O => \SHIFT_RIGHT0_carry__3_i_1__3_n_0\
    );
\SHIFT_RIGHT0_carry__3_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_0(3),
      I1 => \sY_multiplication_buffer7_carry__0_n_7\,
      I2 => \sigma0_carry__1_n_5\,
      O => \Z_rotator_X0_reg[3]\(3)
    );
\SHIFT_RIGHT0_carry__3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_0(2),
      I1 => sY_multiplication_buffer7_carry_n_4,
      I2 => \sigma0_carry__1_n_5\,
      O => \Z_rotator_X0_reg[3]\(2)
    );
\SHIFT_RIGHT0_carry__3_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_0(3),
      I1 => \sY_multiplication_buffer6_carry__0_n_6\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_1\(3)
    );
\SHIFT_RIGHT0_carry__3_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_0(3),
      I1 => \sY_multiplication_buffer5_carry__0_n_5\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_1\(3)
    );
\SHIFT_RIGHT0_carry__3_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3\(3),
      I1 => \sY_multiplication_buffer4_carry__0_n_4\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_1\(3)
    );
\SHIFT_RIGHT0_carry__3_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__3\(3),
      I1 => \sY_multiplication_buffer2_carry__1_n_6\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__3_i_2__5_n_0\
    );
\SHIFT_RIGHT0_carry__3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_0(1),
      I1 => sY_multiplication_buffer7_carry_n_5,
      I2 => \sigma0_carry__1_n_5\,
      O => \Z_rotator_X0_reg[3]\(1)
    );
\SHIFT_RIGHT0_carry__3_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_0(2),
      I1 => \sY_multiplication_buffer6_carry__0_n_7\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_1\(2)
    );
\SHIFT_RIGHT0_carry__3_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_0(2),
      I1 => \sY_multiplication_buffer5_carry__0_n_6\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_1\(2)
    );
\SHIFT_RIGHT0_carry__3_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3\(2),
      I1 => \sY_multiplication_buffer4_carry__0_n_5\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_1\(2)
    );
\SHIFT_RIGHT0_carry__3_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__3\(2),
      I1 => \sY_multiplication_buffer2_carry__1_n_7\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__3_i_3__5_n_0\
    );
\SHIFT_RIGHT0_carry__3_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_0(0),
      I1 => sY_multiplication_buffer7_carry_n_6,
      I2 => \sigma0_carry__1_n_5\,
      O => \Z_rotator_X0_reg[3]\(0)
    );
\SHIFT_RIGHT0_carry__3_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_0(1),
      I1 => sY_multiplication_buffer6_carry_n_4,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_1\(1)
    );
\SHIFT_RIGHT0_carry__3_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_0(1),
      I1 => \sY_multiplication_buffer5_carry__0_n_7\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_1\(1)
    );
\SHIFT_RIGHT0_carry__3_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3\(1),
      I1 => \sY_multiplication_buffer4_carry__0_n_6\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_1\(1)
    );
\SHIFT_RIGHT0_carry__3_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__3\(1),
      I1 => \sY_multiplication_buffer2_carry__0_n_4\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__3_i_4__5_n_0\
    );
\SHIFT_RIGHT0_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_0(0),
      I1 => sY_multiplication_buffer6_carry_n_5,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sigma0_inferred__0/i__carry__1_1\(0)
    );
\SHIFT_RIGHT0_carry__3_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_0(0),
      I1 => sY_multiplication_buffer5_carry_n_4,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sigma0_inferred__1/i___14_carry__1_1\(0)
    );
\SHIFT_RIGHT0_carry__3_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3\(0),
      I1 => \sY_multiplication_buffer4_carry__0_n_7\,
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sigma0_inferred__2/i___37_carry__1_1\(0)
    );
\SHIFT_RIGHT0_carry__3_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \SHIFT_RIGHT0_carry__3\(0),
      I1 => \sY_multiplication_buffer2_carry__0_n_5\,
      I2 => \in__0\,
      O => \SHIFT_RIGHT0_carry__3_i_5__3_n_0\
    );
\Y[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(0),
      I1 => \Y_reg[0]\,
      I2 => Xt(0),
      O => D(0)
    );
\Y[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(1),
      I1 => \Y_reg[0]\,
      I2 => Xt(1),
      O => D(1)
    );
\Y[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(2),
      I1 => \Y_reg[0]\,
      I2 => Xt(2),
      O => D(2)
    );
\Y[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(3),
      I1 => \Y_reg[0]\,
      I2 => Xt(3),
      O => D(3)
    );
\Y[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(4),
      I1 => \Y_reg[0]\,
      I2 => Xt(4),
      O => D(4)
    );
\Y[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(5),
      I1 => \Y_reg[0]\,
      I2 => Xt(5),
      O => D(5)
    );
\Y[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(6),
      I1 => \Y_reg[0]\,
      I2 => Xt(6),
      O => D(6)
    );
\Y[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Yt(7),
      I1 => \Y_reg[0]\,
      I2 => Xt(7),
      O => D(7)
    );
\i___14_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__0_n_5\,
      I1 => \sigma0_inferred__0/i__carry__0_n_4\,
      O => \i___14_carry__0_i_1__1_n_0\
    );
\i___14_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__0_n_6\,
      I1 => \sigma0_inferred__0/i__carry__0_n_5\,
      O => \i___14_carry__0_i_2__1_n_0\
    );
\i___14_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sigma0_inferred__0/i__carry__0_n_6\,
      O => \i___14_carry__0_i_3__1_n_0\
    );
\i___14_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__0_n_7\,
      I1 => \sigma0_inferred__0/i__carry_n_4\,
      O => \i___14_carry__0_i_4__1_n_0\
    );
\i___14_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sigma0_inferred__0/i__carry__1_n_7\,
      O => \i___14_carry__1_i_1__1_n_0\
    );
\i___14_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__0_n_4\,
      I1 => \sigma0_inferred__0/i__carry__1_n_7\,
      O => \i___14_carry__1_i_2__1_n_0\
    );
\i___14_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      O => \^z_angle_reg[9]\
    );
\i___14_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i___14_carry_i_2__1_n_0\
    );
\i___14_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry_n_5\,
      I1 => \sigma0_inferred__0/i__carry_n_4\,
      O => \i___14_carry_i_3__1_n_0\
    );
\i___14_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sigma0_inferred__0/i__carry_n_5\,
      O => \i___14_carry_i_4__1_n_0\
    );
\i___14_carry_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry_n_6\,
      I1 => sigma0_carry_n_6,
      I2 => \sigma0_carry__1_n_5\,
      O => \i___14_carry_i_5__1_n_0\
    );
\i___14_carry_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sigma0_carry_n_6,
      O => \i___14_carry_i_6__1_n_0\
    );
\i___28_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      O => \i___28_carry_i_1__1_n_0\
    );
\i___28_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_carry__1_n_5\,
      O => \i___28_carry_i_2__1_n_0\
    );
\i___28_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sigma0_carry__1_n_5\,
      O => \i___28_carry_i_3__0_n_0\
    );
\i___28_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i___28_carry_i_4__1_n_0\
    );
\i___37_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__0_n_5\,
      I1 => \sigma0_inferred__1/i___14_carry__0_n_4\,
      O => \i___37_carry__0_i_1__1_n_0\
    );
\i___37_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__0_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry__0_n_5\,
      O => \i___37_carry__0_i_2__1_n_0\
    );
\i___37_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__0_n_7\,
      I1 => \sigma0_inferred__1/i___14_carry__0_n_6\,
      O => \i___37_carry__0_i_3__1_n_0\
    );
\i___37_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry__0_n_7\,
      O => \i___37_carry__0_i_4__1_n_0\
    );
\i___37_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry__1_n_7\,
      O => \i___37_carry__1_i_1__1_n_0\
    );
\i___37_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__0_n_4\,
      I1 => \sigma0_inferred__1/i___14_carry__1_n_7\,
      O => \i___37_carry__1_i_2__1_n_0\
    );
\i___37_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \i___37_carry_i_1__1_n_0\
    );
\i___37_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry_n_4\,
      I1 => \sigma0_inferred__1/i___14_carry_n_5\,
      O => \i___37_carry_i_2__1_n_0\
    );
\i___37_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry_n_5\,
      O => \i___37_carry_i_3__1_n_0\
    );
\i___37_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry_n_6\,
      O => \i___37_carry_i_4__1_n_0\
    );
\i___37_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry_n_7\,
      I1 => \sigma0_carry__1_n_5\,
      O => \i___37_carry_i_5__1_n_0\
    );
\i__carry__0_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__1_n_7\,
      I1 => \sigma0_inferred__3/i__carry__0_n_4\,
      O => \i__carry__0_i_1__10_n_0\
    );
\i__carry__0_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry__0_i_1__13_n_0\
    );
\i__carry__0_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      O => \i__carry__0_i_1__7_n_0\
    );
\i__carry__0_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry__0_i_1__8_n_0\
    );
\i__carry__0_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in__0\,
      O => \i__carry__0_i_1__9_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_i__carry__0_i_2__1_CO_UNCONNECTED\(3),
      CO(2) => \i__carry__0_i_2__1_n_1\,
      CO(1) => \NLW_i__carry__0_i_2__1_CO_UNCONNECTED\(1),
      CO(0) => \i__carry__0_i_2__1_n_3\,
      CYINIT => \sigma0_inferred__1/i__carry_n_1\,
      DI(3 downto 2) => B"00",
      DI(1) => \sigma0_inferred__0/i__carry__1_n_6\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_i__carry__0_i_2__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \i__carry__0_i_2__1_n_6\,
      O(0) => \NLW_i__carry__0_i_2__1_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \i__carry__0_i_7__1_n_0\,
      S(0) => '1'
    );
\i__carry__0_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__0_n_4\,
      I1 => \sigma0_carry__1_n_7\,
      O => \i__carry__0_i_2__10_n_0\
    );
\i__carry__0_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry__0_n_4\,
      O => \i__carry__0_i_2__11_n_0\
    );
\i__carry__0_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__0_n_5\,
      I1 => \sigma0_inferred__3/i__carry__0_n_4\,
      O => \i__carry__0_i_2__12_n_0\
    );
\i__carry__0_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__0_n_6\,
      O => \i__carry__0_i_2__13_n_0\
    );
\i__carry__0_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_carry__0_n_4\,
      O => \i__carry__0_i_3__11_n_0\
    );
\i__carry__0_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__0_n_5\,
      O => \i__carry__0_i_3__12_n_0\
    );
\i__carry__0_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__0_n_7\,
      O => \i__carry__0_i_3__13_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry__0_n_5\,
      I1 => \sigma0_inferred__2/i__carry__0_n_6\,
      O => \i__carry__0_i_3__4_n_0\
    );
\i__carry__0_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry__0_n_7\,
      I1 => \sigma0_inferred__2/i__carry__0_n_6\,
      O => \i__carry__0_i_4__10_n_0\
    );
\i__carry__0_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      I1 => \sigma0_carry__1_n_5\,
      O => \i__carry__0_i_4__13_n_0\
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__0_n_5\,
      I1 => \sigma0_carry__0_n_6\,
      O => \i__carry__0_i_4__5_n_0\
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__0_n_6\,
      I1 => \sigma0_inferred__3/i__carry__0_n_7\,
      O => \i__carry__0_i_4__6_n_0\
    );
\i__carry__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry_n_4\,
      I1 => \in__0\,
      O => \i__carry__0_i_4__7_n_0\
    );
\i__carry__0_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry_n_5\,
      I1 => \in__0\,
      O => \i__carry__0_i_5__10_n_0\
    );
\i__carry__0_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__0_i_2__1_n_1\,
      I1 => \sigma0_carry__1_n_5\,
      O => \i__carry__0_i_5__7_n_0\
    );
\i__carry__0_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_carry__0_n_6\,
      O => \i__carry__0_i_5__8_n_0\
    );
\i__carry__0_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry__0_n_7\,
      O => \i__carry__0_i_5__9_n_0\
    );
\i__carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i__carry__0_i_2__1_n_6\,
      I1 => \i__carry__0_i_2__1_n_1\,
      O => \i__carry__0_i_6__1_n_0\
    );
\i__carry__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry__0_i_7__1_n_0\
    );
\i__carry__1_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_carry__1_n_6\,
      O => \i__carry__1_i_1__11_n_0\
    );
\i__carry__1_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__1_n_4\,
      I1 => \sigma0_inferred__3/i__carry__2_n_7\,
      O => \i__carry__1_i_1__12_n_0\
    );
\i__carry__1_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__1_n_6\,
      O => \i__carry__1_i_1__13_n_0\
    );
\i__carry__1_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_i__carry__1_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \i__carry__1_i_1__3_n_1\,
      CO(1) => \NLW_i__carry__1_i_1__3_CO_UNCONNECTED\(1),
      CO(0) => \i__carry__1_i_1__3_n_3\,
      CYINIT => \i__carry__1_i_5__1_n_0\,
      DI(3 downto 2) => B"00",
      DI(1) => \sigma0_inferred__0/i__carry__1_n_6\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_i__carry__1_i_1__3_O_UNCONNECTED\(3 downto 2),
      O(1) => \i__carry__1_i_1__3_n_6\,
      O(0) => \NLW_i__carry__1_i_1__3_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \i__carry__1_i_6__1_n_0\,
      S(0) => '1'
    );
\i__carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___28_carry_n_7\,
      I1 => \sigma0_inferred__2/i__carry__1_n_1\,
      O => \i__carry__1_i_1__4_n_0\
    );
\i__carry__1_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_7\,
      I1 => \sigma0_carry__1_n_6\,
      O => \i__carry__1_i_2__11_n_0\
    );
\i__carry__1_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry__1_n_1\,
      O => \i__carry__1_i_2__12_n_0\
    );
\i__carry__1_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__1_n_4\,
      O => \i__carry__1_i_2__13_n_0\
    );
\i__carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      O => \i__carry__1_i_2__3_n_0\
    );
\i__carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__1_n_7\,
      I1 => \sigma0_inferred__4/i__carry__0_n_4\,
      O => \i__carry__1_i_2__4_n_0\
    );
\i__carry__1_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__0_n_4\,
      O => \i__carry__1_i_3__10_n_0\
    );
\i__carry__1_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__1_i_1__3_n_6\,
      I1 => \i__carry__1_i_1__3_n_1\,
      O => \i__carry__1_i_3__5_n_0\
    );
\i__carry__1_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry__1_n_7\,
      O => \i__carry__1_i_3__6_n_0\
    );
\i__carry__1_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__1_n_5\,
      I1 => \sigma0_inferred__3/i__carry__1_n_6\,
      O => \i__carry__1_i_3__7_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__0_n_5\,
      I1 => \sigma0_inferred__4/i__carry__0_n_6\,
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__1_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \i__carry__1_i_1__3_n_6\,
      O => \i__carry__1_i_4__10_n_0\
    );
\i__carry__1_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry__0_n_4\,
      I1 => \sigma0_inferred__2/i__carry__1_n_7\,
      O => \i__carry__1_i_4__6_n_0\
    );
\i__carry__1_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__1_n_6\,
      O => \i__carry__1_i_4__7_n_0\
    );
\i__carry__1_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      O => \i__carry__1_i_5__1_n_0\
    );
\i__carry__1_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry__1_i_6__1_n_0\
    );
\i__carry__2_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry__2_i_1__5_n_0\
    );
\i__carry__2_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \i__carry__2_i_1__6_n_0\
    );
\i__carry__2_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in__0\,
      O => \i__carry__2_i_1__7_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__3_n_7\,
      I1 => \sigma0_inferred__3/i__carry__2_n_4\,
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry__2_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry_n_7\,
      O => \i__carry__2_i_2__6_n_0\
    );
\i__carry__2_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__2_n_7\,
      I1 => \sigma0_inferred__4/i__carry__2_n_6\,
      O => \i__carry__2_i_2__7_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___28_carry_n_0\,
      I1 => \sigma0_inferred__2/i___28_carry_n_5\,
      O => \i__carry__2_i_3__1_n_0\
    );
\i__carry__2_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__2_n_5\,
      I1 => \sigma0_inferred__3/i__carry__2_n_4\,
      O => \i__carry__2_i_3__6_n_0\
    );
\i__carry__2_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__2_n_7\,
      O => \i__carry__2_i_3__7_n_0\
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__1_n_4\,
      I1 => \sigma0_inferred__4/i__carry__1_n_5\,
      O => \i__carry__2_i_4__1_n_0\
    );
\i__carry__2_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___28_carry_n_6\,
      I1 => \sigma0_inferred__2/i___28_carry_n_5\,
      O => \i__carry__2_i_4__6_n_0\
    );
\i__carry__2_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__2_n_5\,
      O => \i__carry__2_i_4__7_n_0\
    );
\i__carry__2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__2_n_6\,
      I1 => \sigma0_inferred__3/i__carry__2_n_7\,
      O => \i__carry__2_i_5__1_n_0\
    );
\i__carry__2_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i___28_carry_n_6\,
      O => \i__carry__2_i_5__6_n_0\
    );
\i__carry__2_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__1_n_6\,
      I1 => \sigma0_inferred__4/i__carry__1_n_5\,
      O => \i__carry__2_i_5__7_n_0\
    );
\i__carry__3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry_n_4\,
      I1 => \sigma0_inferred__2/i___37_carry__0_n_7\,
      O => \i__carry__3_i_1__5_n_0\
    );
\i__carry__3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__3_n_4\,
      I1 => \sigma0_inferred__3/i__carry__4_n_7\,
      O => \i__carry__3_i_1__6_n_0\
    );
\i__carry__3_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__3_n_7\,
      I1 => \sigma0_inferred__4/i__carry__3_n_6\,
      O => \i__carry__3_i_1__7_n_0\
    );
\i__carry__3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry_n_4\,
      O => \i__carry__3_i_2__5_n_0\
    );
\i__carry__3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__3_n_5\,
      I1 => \sigma0_inferred__3/i__carry__3_n_4\,
      O => \i__carry__3_i_2__6_n_0\
    );
\i__carry__3_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__2_n_4\,
      I1 => \sigma0_inferred__4/i__carry__3_n_7\,
      O => \i__carry__3_i_2__7_n_0\
    );
\i__carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry_n_5\,
      I1 => \sigma0_inferred__2/i___37_carry_n_6\,
      O => \i__carry__3_i_3__1_n_0\
    );
\i__carry__3_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__3_n_6\,
      I1 => \sigma0_inferred__3/i__carry__3_n_5\,
      O => \i__carry__3_i_3__6_n_0\
    );
\i__carry__3_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__2_n_4\,
      O => \i__carry__3_i_3__7_n_0\
    );
\i__carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__2_n_5\,
      I1 => \sigma0_inferred__4/i__carry__2_n_6\,
      O => \i__carry__3_i_4__1_n_0\
    );
\i__carry__3_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry_n_7\,
      I1 => \sigma0_inferred__2/i___37_carry_n_6\,
      O => \i__carry__3_i_4__6_n_0\
    );
\i__carry__3_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__3_n_6\,
      O => \i__carry__3_i_4__7_n_0\
    );
\i__carry__4_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__0_n_4\,
      I1 => \sigma0_inferred__2/i___37_carry__1_n_7\,
      O => \i__carry__4_i_1__5_n_0\
    );
\i__carry__4_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__4_n_4\,
      O => \i__carry__4_i_1__6_n_0\
    );
\i__carry__4_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__4_n_7\,
      I1 => \sigma0_inferred__4/i__carry__4_n_6\,
      O => \i__carry__4_i_1__7_n_0\
    );
\i__carry__4_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__0_n_5\,
      I1 => \sigma0_inferred__2/i___37_carry__0_n_4\,
      O => \i__carry__4_i_2__5_n_0\
    );
\i__carry__4_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__4_n_5\,
      I1 => \sigma0_inferred__3/i__carry__4_n_4\,
      O => \i__carry__4_i_2__6_n_0\
    );
\i__carry__4_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__3_n_4\,
      I1 => \sigma0_inferred__4/i__carry__4_n_7\,
      O => \i__carry__4_i_2__7_n_0\
    );
\i__carry__4_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__0_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry__0_n_5\,
      O => \i__carry__4_i_3__5_n_0\
    );
\i__carry__4_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__4_n_6\,
      I1 => \sigma0_inferred__3/i__carry__4_n_5\,
      O => \i__carry__4_i_3__6_n_0\
    );
\i__carry__4_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__3_n_5\,
      I1 => \sigma0_inferred__4/i__carry__3_n_4\,
      O => \i__carry__4_i_3__7_n_0\
    );
\i__carry__4_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__0_n_7\,
      I1 => \sigma0_inferred__2/i___37_carry__0_n_6\,
      O => \i__carry__4_i_4__5_n_0\
    );
\i__carry__4_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__4_n_7\,
      I1 => \sigma0_inferred__3/i__carry__4_n_6\,
      O => \i__carry__4_i_4__6_n_0\
    );
\i__carry__4_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__3_n_6\,
      I1 => \sigma0_inferred__4/i__carry__3_n_5\,
      O => \i__carry__4_i_4__7_n_0\
    );
\i__carry__5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry__1_n_7\,
      O => \i__carry__5_i_1__3_n_0\
    );
\i__carry__5_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \in__0\,
      I1 => \sigma0_inferred__4/i__carry__4_n_5\,
      O => \i__carry__5_i_1__4_n_0\
    );
\i__carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry__4_n_6\,
      I1 => \sigma0_inferred__4/i__carry__4_n_5\,
      O => \i__carry__5_i_2__1_n_0\
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      I3 => \sigma0_carry__1_n_5\,
      O => \i__carry_i_1__10_n_0\
    );
\i__carry_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__1/i__carry_n_1\,
      O => \i__carry_i_1__11_n_0\
    );
\i__carry_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry_i_1__12_n_0\
    );
\i__carry_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_1__13_n_0\
    );
\i__carry_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \i__carry_i_1__14_n_0\
    );
\i__carry_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__0_n_7\,
      I1 => sigma0_carry_n_4,
      O => \i__carry_i_1__15_n_0\
    );
\i__carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => sigma0_carry_n_4,
      O => \i__carry_i_2__11_n_0\
    );
\i__carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      I1 => \sigma0_inferred__2/i__carry_n_4\,
      O => \i__carry_i_2__12_n_0\
    );
\i__carry_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry__0_n_7\,
      O => \i__carry_i_2__13_n_0\
    );
\i__carry_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry_i_2__16_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry_n_6\,
      I1 => \in__0\,
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i__carry_n_1\,
      I1 => \i__carry__0_i_2__1_n_6\,
      O => \i__carry_i_3__12_n_0\
    );
\i__carry_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__4/i__carry_n_7\,
      I1 => \in__0\,
      O => \i__carry_i_3__13_n_0\
    );
\i__carry_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \i__carry_i_3__16_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sigma0_carry_n_5,
      I1 => sigma0_carry_n_6,
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry_n_5\,
      I1 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry__5_n_7\,
      I1 => \sigma0_inferred__3/i__carry_n_4\,
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => sigma0_carry_n_6,
      O => \i__carry_i_4__12_n_0\
    );
\i__carry_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__2/i__carry_n_6\,
      I1 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_4__13_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sigma0_inferred__3/i__carry_n_5\,
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sigma0_inferred__1/i__carry_n_6\,
      I1 => \sigma0_inferred__1/i__carry_n_1\,
      O => \i__carry_i_4__7_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I3 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_4__8_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sigma0_carry__1_n_5\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I3 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__1/i__carry_n_6\,
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      I1 => \sigma0_inferred__0/i__carry__1_n_6\,
      I2 => \sigma0_carry__1_n_5\,
      O => \i__carry_i_6__1_n_0\
    );
sX_multiplication_buffer: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(28) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(27) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(26) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(25) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(24) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(23) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(22) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(21) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(20) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(19) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(18) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(17) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(16) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(15) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(14) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(13) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(12) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(11) => \sX_multiplication_buffer_i_1__1_n_0\,
      A(10) => \sX_multiplication_buffer_i_2__1_n_0\,
      A(9) => \sX_multiplication_buffer_i_3__1_n_0\,
      A(8) => \sX_multiplication_buffer_i_4__1_n_0\,
      A(7) => \sX_multiplication_buffer_i_5__1_n_0\,
      A(6) => \sX_multiplication_buffer_i_6__1_n_0\,
      A(5) => \sX_multiplication_buffer_i_7__1_n_0\,
      A(4) => \sX_multiplication_buffer_i_8__1_n_0\,
      A(3) => \stages_instantiation[7].current_cordic_stage_n_21\,
      A(2) => \stages_instantiation[7].current_cordic_stage_n_22\,
      A(1) => \stages_instantiation[7].current_cordic_stage_n_23\,
      A(0) => \stages_instantiation[7].current_cordic_stage_n_24\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sX_multiplication_buffer_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010011011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sX_multiplication_buffer_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sX_multiplication_buffer_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sX_multiplication_buffer_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sX_multiplication_buffer_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_sX_multiplication_buffer_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_sX_multiplication_buffer_P_UNCONNECTED(47 downto 24),
      P(23) => sX_multiplication_buffer_n_82,
      P(22) => sX_multiplication_buffer_n_83,
      P(21) => sX_multiplication_buffer_n_84,
      P(20) => sX_multiplication_buffer_n_85,
      P(19) => sX_multiplication_buffer_n_86,
      P(18 downto 11) => Xt(7 downto 0),
      P(10) => sX_multiplication_buffer_n_95,
      P(9) => sX_multiplication_buffer_n_96,
      P(8) => sX_multiplication_buffer_n_97,
      P(7) => sX_multiplication_buffer_n_98,
      P(6) => sX_multiplication_buffer_n_99,
      P(5) => sX_multiplication_buffer_n_100,
      P(4) => sX_multiplication_buffer_n_101,
      P(3) => sX_multiplication_buffer_n_102,
      P(2) => sX_multiplication_buffer_n_103,
      P(1) => sX_multiplication_buffer_n_104,
      P(0) => sX_multiplication_buffer_n_105,
      PATTERNBDETECT => NLW_sX_multiplication_buffer_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sX_multiplication_buffer_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sX_multiplication_buffer_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_sX_multiplication_buffer_UNDERFLOW_UNCONNECTED
    );
\sX_multiplication_buffer_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_0(7),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(11),
      O => \sX_multiplication_buffer_i_1__1_n_0\
    );
\sX_multiplication_buffer_i_27__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \sY_multiplication_buffer1_carry__1_0\(0)
    );
\sX_multiplication_buffer_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_0(6),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(10),
      O => \sX_multiplication_buffer_i_2__1_n_0\
    );
\sX_multiplication_buffer_i_32__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \sX_multiplication_buffer_i_32__1_n_0\
    );
\sX_multiplication_buffer_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^shift_right0_carry__0__1_i_4__5_0\(1),
      O => \sX_multiplication_buffer_i_35__1_n_0\
    );
\sX_multiplication_buffer_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^shift_right0_carry__0__1_i_4__5_0\(0),
      O => \sX_multiplication_buffer_i_36__1_n_0\
    );
\sX_multiplication_buffer_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B(3),
      I1 => \stages_instantiation[7].current_cordic_stage_n_0\,
      O => \sX_multiplication_buffer_i_37__1_n_0\
    );
\sX_multiplication_buffer_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B(2),
      I1 => \stages_instantiation[7].current_cordic_stage_n_1\,
      O => \sX_multiplication_buffer_i_38__1_n_0\
    );
\sX_multiplication_buffer_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B(1),
      I1 => \stages_instantiation[7].current_cordic_stage_n_2\,
      O => \sX_multiplication_buffer_i_39__1_n_0\
    );
\sX_multiplication_buffer_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_0(5),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(9),
      O => \sX_multiplication_buffer_i_3__1_n_0\
    );
\sX_multiplication_buffer_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B(0),
      I1 => \stages_instantiation[7].current_cordic_stage_n_3\,
      O => \sX_multiplication_buffer_i_40__1_n_0\
    );
\sX_multiplication_buffer_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_0(4),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(8),
      O => \sX_multiplication_buffer_i_4__1_n_0\
    );
\sX_multiplication_buffer_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_0(3),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(7),
      O => \sX_multiplication_buffer_i_5__1_n_0\
    );
\sX_multiplication_buffer_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_0(2),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(6),
      O => \sX_multiplication_buffer_i_6__1_n_0\
    );
\sX_multiplication_buffer_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_0(1),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(5),
      O => \sX_multiplication_buffer_i_7__1_n_0\
    );
\sX_multiplication_buffer_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sX_multiplication_buffer_0(0),
      I1 => A0_out(25),
      I2 => sX_multiplication_buffer0(4),
      O => \sX_multiplication_buffer_i_8__1_n_0\
    );
sY_multiplication_buffer: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(11),
      A(28) => A(11),
      A(27) => A(11),
      A(26) => A(11),
      A(25) => A(11),
      A(24) => A(11),
      A(23) => A(11),
      A(22) => A(11),
      A(21) => A(11),
      A(20) => A(11),
      A(19) => A(11),
      A(18) => A(11),
      A(17) => A(11),
      A(16) => A(11),
      A(15) => A(11),
      A(14) => A(11),
      A(13) => A(11),
      A(12) => A(11),
      A(11 downto 0) => A(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sY_multiplication_buffer_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010011011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sY_multiplication_buffer_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sY_multiplication_buffer_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sY_multiplication_buffer_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sY_multiplication_buffer_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_sY_multiplication_buffer_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_sY_multiplication_buffer_P_UNCONNECTED(47 downto 24),
      P(23) => sY_multiplication_buffer_n_82,
      P(22) => sY_multiplication_buffer_n_83,
      P(21) => sY_multiplication_buffer_n_84,
      P(20) => sY_multiplication_buffer_n_85,
      P(19) => sY_multiplication_buffer_n_86,
      P(18 downto 11) => Yt(7 downto 0),
      P(10) => sY_multiplication_buffer_n_95,
      P(9) => sY_multiplication_buffer_n_96,
      P(8) => sY_multiplication_buffer_n_97,
      P(7) => sY_multiplication_buffer_n_98,
      P(6) => sY_multiplication_buffer_n_99,
      P(5) => sY_multiplication_buffer_n_100,
      P(4) => sY_multiplication_buffer_n_101,
      P(3) => sY_multiplication_buffer_n_102,
      P(2) => sY_multiplication_buffer_n_103,
      P(1) => sY_multiplication_buffer_n_104,
      P(0) => sY_multiplication_buffer_n_105,
      PATTERNBDETECT => NLW_sY_multiplication_buffer_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sY_multiplication_buffer_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sY_multiplication_buffer_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_sY_multiplication_buffer_UNDERFLOW_UNCONNECTED
    );
sY_multiplication_buffer1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer1_carry_n_0,
      CO(2) => sY_multiplication_buffer1_carry_n_1,
      CO(1) => sY_multiplication_buffer1_carry_n_2,
      CO(0) => sY_multiplication_buffer1_carry_n_3,
      CYINIT => \in__0\,
      DI(3) => sY_multiplication_buffer2_carry_n_4,
      DI(2) => sY_multiplication_buffer2_carry_n_5,
      DI(1) => sY_multiplication_buffer2_carry_n_6,
      DI(0) => sY_multiplication_buffer2_carry_n_7,
      O(3) => sY_multiplication_buffer1_carry_n_4,
      O(2) => sY_multiplication_buffer1_carry_n_5,
      O(1) => sY_multiplication_buffer1_carry_n_6,
      O(0) => sY_multiplication_buffer1_carry_n_7,
      S(3) => \sY_multiplication_buffer1_carry_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer1_carry_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer1_carry_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer1_carry_i_4__1_n_0\
    );
\sY_multiplication_buffer1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer1_carry_n_0,
      CO(3) => \sY_multiplication_buffer1_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer1_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer1_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer2_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer2_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer2_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer2_carry__0_n_7\,
      O(3) => B(0),
      O(2) => \sY_multiplication_buffer1_carry__0_n_5\,
      O(1) => \^sy_multiplication_buffer1_carry__0_i_4__1_0\(0),
      O(0) => \sY_multiplication_buffer1_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer1_carry__0_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer1_carry__0_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer1_carry__0_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer1_carry__0_i_4__1_n_0\
    );
\sY_multiplication_buffer1_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__0_n_4\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__0_i_1__1_n_0\
    );
\sY_multiplication_buffer1_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__0_n_5\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__0_i_2__1_n_0\
    );
\sY_multiplication_buffer1_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__0_n_6\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__0_i_3__1_n_0\
    );
\sY_multiplication_buffer1_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__0_n_7\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(2),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__0_i_4__1_n_0\
    );
\sY_multiplication_buffer1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer1_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer1_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer1_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer2_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer2_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer2_carry__1_n_7\,
      O(3) => \^o\(0),
      O(2 downto 0) => B(3 downto 1),
      S(3) => \sY_multiplication_buffer1_carry__1_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer1_carry__1_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer1_carry__1_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer1_carry__1_i_4__1_n_0\
    );
\sY_multiplication_buffer1_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__1_n_4\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__1_i_1__1_n_0\
    );
\sY_multiplication_buffer1_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__1_n_5\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__1_i_2__1_n_0\
    );
\sY_multiplication_buffer1_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__1_n_6\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__1_i_3__1_n_0\
    );
\sY_multiplication_buffer1_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer2_carry__1_n_7\,
      I1 => \sY_multiplication_buffer1_carry__1_1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry__1_i_4__1_n_0\
    );
\sY_multiplication_buffer1_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer2_carry_n_4,
      I1 => \sY_multiplication_buffer1_carry__1_1\(1),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry_i_1__1_n_0\
    );
\sY_multiplication_buffer1_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer2_carry_n_5,
      I1 => \sY_multiplication_buffer1_carry__1_1\(0),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry_i_2__1_n_0\
    );
\sY_multiplication_buffer1_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer2_carry_n_6,
      I1 => \SHIFT_RIGHT0_carry__0__1\(3),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry_i_3__1_n_0\
    );
\sY_multiplication_buffer1_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer2_carry_n_7,
      I1 => \SHIFT_RIGHT0_carry__0__1\(2),
      I2 => \in__0\,
      O => \sY_multiplication_buffer1_carry_i_4__1_n_0\
    );
sY_multiplication_buffer2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer2_carry_n_0,
      CO(2) => sY_multiplication_buffer2_carry_n_1,
      CO(1) => sY_multiplication_buffer2_carry_n_2,
      CO(0) => sY_multiplication_buffer2_carry_n_3,
      CYINIT => \sigma0_inferred__3/i__carry__5_n_7\,
      DI(3) => sY_multiplication_buffer3_carry_n_4,
      DI(2) => sY_multiplication_buffer3_carry_n_5,
      DI(1) => sY_multiplication_buffer3_carry_n_6,
      DI(0) => sY_multiplication_buffer3_carry_n_7,
      O(3) => sY_multiplication_buffer2_carry_n_4,
      O(2) => sY_multiplication_buffer2_carry_n_5,
      O(1) => sY_multiplication_buffer2_carry_n_6,
      O(0) => sY_multiplication_buffer2_carry_n_7,
      S(3) => \sY_multiplication_buffer2_carry_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer2_carry_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer2_carry_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer2_carry_i_4__1_n_0\
    );
\sY_multiplication_buffer2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer2_carry_n_0,
      CO(3) => \sY_multiplication_buffer2_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer2_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer2_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer3_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer3_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer3_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer3_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer2_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer2_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer2_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer2_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer2_carry__0_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer2_carry__0_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer2_carry__0_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer2_carry__0_i_4__1_n_0\
    );
\sY_multiplication_buffer2_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__0_n_4\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__0_i_1__1_n_0\
    );
\sY_multiplication_buffer2_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__0_n_5\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__0_i_2__1_n_0\
    );
\sY_multiplication_buffer2_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__0_n_6\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(2),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__0_i_3__1_n_0\
    );
\sY_multiplication_buffer2_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__0_n_7\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(1),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__0_i_4__1_n_0\
    );
\sY_multiplication_buffer2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer2_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer2_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer2_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer3_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer3_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer3_carry__1_n_7\,
      O(3) => \sY_multiplication_buffer2_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer2_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer2_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer2_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer2_carry__1_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer2_carry__1_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer2_carry__1_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer2_carry__1_i_4__1_n_0\
    );
\sY_multiplication_buffer2_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_n_4\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__1_i_1__1_n_0\
    );
\sY_multiplication_buffer2_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_n_5\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__1_i_2__1_n_0\
    );
\sY_multiplication_buffer2_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_n_6\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__1_i_3__1_n_0\
    );
\sY_multiplication_buffer2_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer3_carry__1_n_7\,
      I1 => \sY_multiplication_buffer2_carry__1_0\(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry__1_i_4__1_n_0\
    );
\sY_multiplication_buffer2_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_n_4,
      I1 => \sY_multiplication_buffer2_carry__1_0\(0),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry_i_1__1_n_0\
    );
\sY_multiplication_buffer2_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_n_5,
      I1 => sY_multiplication_buffer2_carry_0(3),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry_i_2__1_n_0\
    );
\sY_multiplication_buffer2_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_n_6,
      I1 => sY_multiplication_buffer2_carry_0(2),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry_i_3__1_n_0\
    );
\sY_multiplication_buffer2_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer3_carry_n_7,
      I1 => sY_multiplication_buffer2_carry_0(1),
      I2 => \sigma0_inferred__3/i__carry__5_n_7\,
      O => \sY_multiplication_buffer2_carry_i_4__1_n_0\
    );
sY_multiplication_buffer3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer3_carry_n_0,
      CO(2) => sY_multiplication_buffer3_carry_n_1,
      CO(1) => sY_multiplication_buffer3_carry_n_2,
      CO(0) => sY_multiplication_buffer3_carry_n_3,
      CYINIT => \sigma0_inferred__2/i___37_carry__1_n_6\,
      DI(3) => sY_multiplication_buffer4_carry_n_4,
      DI(2) => sY_multiplication_buffer4_carry_n_5,
      DI(1) => sY_multiplication_buffer4_carry_n_6,
      DI(0) => sY_multiplication_buffer4_carry_n_7,
      O(3) => sY_multiplication_buffer3_carry_n_4,
      O(2) => sY_multiplication_buffer3_carry_n_5,
      O(1) => sY_multiplication_buffer3_carry_n_6,
      O(0) => sY_multiplication_buffer3_carry_n_7,
      S(3) => \sY_multiplication_buffer3_carry_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer3_carry_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer3_carry_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer3_carry_i_4__1_n_0\
    );
\sY_multiplication_buffer3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer3_carry_n_0,
      CO(3) => \sY_multiplication_buffer3_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer3_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer3_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer3_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer4_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer4_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer4_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer4_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer3_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer3_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer3_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer3_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer3_carry__0_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer3_carry__0_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer3_carry__0_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer3_carry__0_i_4__1_n_0\
    );
\sY_multiplication_buffer3_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_n_4\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__0_i_1__1_n_0\
    );
\sY_multiplication_buffer3_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_n_5\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(2),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__0_i_2__1_n_0\
    );
\sY_multiplication_buffer3_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_n_6\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(1),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__0_i_3__1_n_0\
    );
\sY_multiplication_buffer3_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__0_n_7\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(0),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__0_i_4__1_n_0\
    );
\sY_multiplication_buffer3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer3_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer3_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer3_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer3_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer3_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer4_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer4_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer4_carry__1_n_7\,
      O(3) => \sY_multiplication_buffer3_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer3_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer3_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer3_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer3_carry__1_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer3_carry__1_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer3_carry__1_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer3_carry__1_i_4__1_n_0\
    );
\sY_multiplication_buffer3_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_n_4\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__1_i_1__1_n_0\
    );
\sY_multiplication_buffer3_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_n_5\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__1_i_2__1_n_0\
    );
\sY_multiplication_buffer3_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_n_6\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__1_i_3__1_n_0\
    );
\sY_multiplication_buffer3_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer4_carry__1_n_7\,
      I1 => \sY_multiplication_buffer3_carry__1_1\(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry__1_i_4__1_n_0\
    );
\sY_multiplication_buffer3_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_n_4,
      I1 => sY_multiplication_buffer3_carry_0(3),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry_i_1__1_n_0\
    );
\sY_multiplication_buffer3_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_n_5,
      I1 => sY_multiplication_buffer3_carry_0(2),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry_i_2__1_n_0\
    );
\sY_multiplication_buffer3_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_n_6,
      I1 => sY_multiplication_buffer3_carry_0(1),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry_i_3__1_n_0\
    );
\sY_multiplication_buffer3_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer4_carry_n_7,
      I1 => sY_multiplication_buffer3_carry_0(0),
      I2 => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O => \sY_multiplication_buffer3_carry_i_4__1_n_0\
    );
sY_multiplication_buffer4_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer4_carry_n_0,
      CO(2) => sY_multiplication_buffer4_carry_n_1,
      CO(1) => sY_multiplication_buffer4_carry_n_2,
      CO(0) => sY_multiplication_buffer4_carry_n_3,
      CYINIT => \sigma0_inferred__1/i___14_carry__1_n_6\,
      DI(3) => sY_multiplication_buffer5_carry_n_4,
      DI(2) => sY_multiplication_buffer5_carry_n_5,
      DI(1) => sY_multiplication_buffer5_carry_n_6,
      DI(0) => sY_multiplication_buffer5_carry_n_7,
      O(3) => sY_multiplication_buffer4_carry_n_4,
      O(2) => sY_multiplication_buffer4_carry_n_5,
      O(1) => sY_multiplication_buffer4_carry_n_6,
      O(0) => sY_multiplication_buffer4_carry_n_7,
      S(3) => \sY_multiplication_buffer4_carry_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer4_carry_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer4_carry_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer4_carry_i_4__1_n_0\
    );
\sY_multiplication_buffer4_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer4_carry_n_0,
      CO(3) => \sY_multiplication_buffer4_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer4_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer4_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer4_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer5_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer5_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer5_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer5_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer4_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer4_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer4_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer4_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer4_carry__0_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer4_carry__0_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer4_carry__0_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer4_carry__0_i_4__1_n_0\
    );
\sY_multiplication_buffer4_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_n_4\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(2),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__0_i_1__1_n_0\
    );
\sY_multiplication_buffer4_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_n_5\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(1),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__0_i_2__1_n_0\
    );
\sY_multiplication_buffer4_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_n_6\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(0),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__0_i_3__1_n_0\
    );
\sY_multiplication_buffer4_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__0_n_7\,
      I1 => \sY_multiplication_buffer4_carry__0_0\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__0_i_4__1_n_0\
    );
\sY_multiplication_buffer4_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer4_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer4_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer4_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer4_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer4_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer5_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer5_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer5_carry__1_n_7\,
      O(3) => \sY_multiplication_buffer4_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer4_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer4_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer4_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer4_carry__1_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer4_carry__1_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer4_carry__1_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer4_carry__1_i_4__1_n_0\
    );
\sY_multiplication_buffer4_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_n_4\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_i_1__1_n_0\
    );
\sY_multiplication_buffer4_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_n_5\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_i_2__1_n_0\
    );
\sY_multiplication_buffer4_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_n_6\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_i_3__1_n_0\
    );
\sY_multiplication_buffer4_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer5_carry__1_n_7\,
      I1 => \sY_multiplication_buffer4_carry__1_1\(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry__1_i_4__1_n_0\
    );
\sY_multiplication_buffer4_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_n_4,
      I1 => \sY_multiplication_buffer4_carry__0_0\(2),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry_i_1__1_n_0\
    );
\sY_multiplication_buffer4_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_n_5,
      I1 => \sY_multiplication_buffer4_carry__0_0\(1),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry_i_2__1_n_0\
    );
\sY_multiplication_buffer4_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_n_6,
      I1 => \sY_multiplication_buffer4_carry__0_0\(0),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry_i_3__1_n_0\
    );
\sY_multiplication_buffer4_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer5_carry_n_7,
      I1 => sY_multiplication_buffer4_carry_0(3),
      I2 => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O => \sY_multiplication_buffer4_carry_i_4__1_n_0\
    );
sY_multiplication_buffer5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer5_carry_n_0,
      CO(2) => sY_multiplication_buffer5_carry_n_1,
      CO(1) => sY_multiplication_buffer5_carry_n_2,
      CO(0) => sY_multiplication_buffer5_carry_n_3,
      CYINIT => \sigma0_inferred__0/i__carry__1_n_6\,
      DI(3) => sY_multiplication_buffer6_carry_n_4,
      DI(2) => sY_multiplication_buffer6_carry_n_5,
      DI(1) => sY_multiplication_buffer6_carry_n_6,
      DI(0) => sY_multiplication_buffer6_carry_n_7,
      O(3) => sY_multiplication_buffer5_carry_n_4,
      O(2) => sY_multiplication_buffer5_carry_n_5,
      O(1) => sY_multiplication_buffer5_carry_n_6,
      O(0) => sY_multiplication_buffer5_carry_n_7,
      S(3) => \sY_multiplication_buffer5_carry_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer5_carry_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer5_carry_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer5_carry_i_4__1_n_0\
    );
\sY_multiplication_buffer5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer5_carry_n_0,
      CO(3) => \sY_multiplication_buffer5_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer5_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer5_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer5_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer6_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer6_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer6_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer6_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer5_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer5_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer5_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer5_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer5_carry__0_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer5_carry__0_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer5_carry__0_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer5_carry__0_i_4__1_n_0\
    );
\sY_multiplication_buffer5_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_n_4\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(1),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__0_i_1__1_n_0\
    );
\sY_multiplication_buffer5_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_n_5\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(0),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__0_i_2__1_n_0\
    );
\sY_multiplication_buffer5_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_n_6\,
      I1 => \sY_multiplication_buffer5_carry__0_0\(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__0_i_3__1_n_0\
    );
\sY_multiplication_buffer5_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__0_n_7\,
      I1 => \sY_multiplication_buffer5_carry__0_0\(2),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__0_i_4__1_n_0\
    );
\sY_multiplication_buffer5_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer5_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer5_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer5_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer5_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer5_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer6_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer6_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer6_carry__1_n_7\,
      O(3) => \sY_multiplication_buffer5_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer5_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer5_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer5_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer5_carry__1_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer5_carry__1_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer5_carry__1_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer5_carry__1_i_4__1_n_0\
    );
\sY_multiplication_buffer5_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => B0,
      I1 => \sY_multiplication_buffer5_carry__1_1\(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_i_1__1_n_0\
    );
\sY_multiplication_buffer5_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_n_5\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_i_2__1_n_0\
    );
\sY_multiplication_buffer5_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_n_6\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_i_3__1_n_0\
    );
\sY_multiplication_buffer5_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer6_carry__1_n_7\,
      I1 => \sY_multiplication_buffer5_carry__1_1\(2),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry__1_i_4__1_n_0\
    );
\sY_multiplication_buffer5_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_n_4,
      I1 => \sY_multiplication_buffer5_carry__0_0\(1),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry_i_1__1_n_0\
    );
\sY_multiplication_buffer5_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_n_5,
      I1 => \sY_multiplication_buffer5_carry__0_0\(0),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry_i_2__1_n_0\
    );
\sY_multiplication_buffer5_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_n_6,
      I1 => sY_multiplication_buffer5_carry_0(3),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry_i_3__1_n_0\
    );
\sY_multiplication_buffer5_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer6_carry_n_7,
      I1 => sY_multiplication_buffer5_carry_0(2),
      I2 => \sigma0_inferred__0/i__carry__1_n_6\,
      O => \sY_multiplication_buffer5_carry_i_4__1_n_0\
    );
sY_multiplication_buffer6_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer6_carry_n_0,
      CO(2) => sY_multiplication_buffer6_carry_n_1,
      CO(1) => sY_multiplication_buffer6_carry_n_2,
      CO(0) => sY_multiplication_buffer6_carry_n_3,
      CYINIT => \sigma0_carry__1_n_5\,
      DI(3) => sY_multiplication_buffer7_carry_n_4,
      DI(2) => sY_multiplication_buffer7_carry_n_5,
      DI(1) => sY_multiplication_buffer7_carry_n_6,
      DI(0) => sY_multiplication_buffer7_carry_n_7,
      O(3) => sY_multiplication_buffer6_carry_n_4,
      O(2) => sY_multiplication_buffer6_carry_n_5,
      O(1) => sY_multiplication_buffer6_carry_n_6,
      O(0) => sY_multiplication_buffer6_carry_n_7,
      S(3) => \sY_multiplication_buffer6_carry_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer6_carry_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer6_carry_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer6_carry_i_4__1_n_0\
    );
\sY_multiplication_buffer6_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer6_carry_n_0,
      CO(3) => \sY_multiplication_buffer6_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer6_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer6_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer6_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer7_carry__0_n_4\,
      DI(2) => \sY_multiplication_buffer7_carry__0_n_5\,
      DI(1) => \sY_multiplication_buffer7_carry__0_n_6\,
      DI(0) => \sY_multiplication_buffer7_carry__0_n_7\,
      O(3) => \sY_multiplication_buffer6_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer6_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer6_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer6_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer6_carry__0_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer6_carry__0_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer6_carry__0_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer6_carry__0_i_4__1_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__0_n_4\,
      I1 => \sY_multiplication_buffer6_carry__1_1\(0),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__0_i_1__1_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__0_n_5\,
      I1 => \sY_multiplication_buffer6_carry__0_0\(3),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__0_i_2__1_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__0_n_6\,
      I1 => \sY_multiplication_buffer6_carry__0_0\(2),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__0_i_3__1_n_0\
    );
\sY_multiplication_buffer6_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__0_n_7\,
      I1 => \sY_multiplication_buffer6_carry__0_0\(1),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__0_i_4__1_n_0\
    );
\sY_multiplication_buffer6_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer6_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer6_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer6_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer6_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer6_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sY_multiplication_buffer7_carry__1_n_5\,
      DI(1) => \sY_multiplication_buffer7_carry__1_n_6\,
      DI(0) => \sY_multiplication_buffer7_carry__1_n_7\,
      O(3) => B0,
      O(2) => \sY_multiplication_buffer6_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer6_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer6_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer6_carry__1_i_1__1_n_0\,
      S(2) => \sY_multiplication_buffer6_carry__1_i_2__1_n_0\,
      S(1) => \sY_multiplication_buffer6_carry__1_i_3__1_n_0\,
      S(0) => \sY_multiplication_buffer6_carry__1_i_4__1_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_n_4\,
      I1 => \sY_multiplication_buffer6_carry__1_1\(3),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__1_i_1__1_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_n_5\,
      I1 => \sY_multiplication_buffer6_carry__1_1\(3),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__1_i_2__1_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_n_6\,
      I1 => \sY_multiplication_buffer6_carry__1_1\(2),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__1_i_3__1_n_0\
    );
\sY_multiplication_buffer6_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_n_7\,
      I1 => \sY_multiplication_buffer6_carry__1_1\(1),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry__1_i_4__1_n_0\
    );
\sY_multiplication_buffer6_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer7_carry_n_4,
      I1 => \sY_multiplication_buffer6_carry__0_0\(0),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry_i_1__1_n_0\
    );
\sY_multiplication_buffer6_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer7_carry_n_5,
      I1 => sY_multiplication_buffer6_carry_0(3),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry_i_2__1_n_0\
    );
\sY_multiplication_buffer6_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer7_carry_n_6,
      I1 => sY_multiplication_buffer6_carry_0(2),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry_i_3__1_n_0\
    );
\sY_multiplication_buffer6_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sY_multiplication_buffer7_carry_n_7,
      I1 => sY_multiplication_buffer6_carry_0(1),
      I2 => \sigma0_carry__1_n_5\,
      O => \sY_multiplication_buffer6_carry_i_4__1_n_0\
    );
sY_multiplication_buffer7_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sY_multiplication_buffer7_carry_n_0,
      CO(2) => sY_multiplication_buffer7_carry_n_1,
      CO(1) => sY_multiplication_buffer7_carry_n_2,
      CO(0) => sY_multiplication_buffer7_carry_n_3,
      CYINIT => Q(9),
      DI(3 downto 0) => \sY_multiplication_buffer7_carry__1_0\(3 downto 0),
      O(3) => sY_multiplication_buffer7_carry_n_4,
      O(2) => sY_multiplication_buffer7_carry_n_5,
      O(1) => sY_multiplication_buffer7_carry_n_6,
      O(0) => sY_multiplication_buffer7_carry_n_7,
      S(3) => \sY_multiplication_buffer7_carry_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer7_carry_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer7_carry_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer7_carry_i_4__0_n_0\
    );
\sY_multiplication_buffer7_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sY_multiplication_buffer7_carry_n_0,
      CO(3) => \sY_multiplication_buffer7_carry__0_n_0\,
      CO(2) => \sY_multiplication_buffer7_carry__0_n_1\,
      CO(1) => \sY_multiplication_buffer7_carry__0_n_2\,
      CO(0) => \sY_multiplication_buffer7_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sY_multiplication_buffer7_carry__1_0\(7 downto 4),
      O(3) => \sY_multiplication_buffer7_carry__0_n_4\,
      O(2) => \sY_multiplication_buffer7_carry__0_n_5\,
      O(1) => \sY_multiplication_buffer7_carry__0_n_6\,
      O(0) => \sY_multiplication_buffer7_carry__0_n_7\,
      S(3) => \sY_multiplication_buffer7_carry__0_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer7_carry__0_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer7_carry__0_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer7_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer7_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(7),
      I1 => \sY_multiplication_buffer7_carry__1_1\(7),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__0_i_1__0_n_0\
    );
\sY_multiplication_buffer7_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(6),
      I1 => \sY_multiplication_buffer7_carry__1_1\(6),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__0_i_2__0_n_0\
    );
\sY_multiplication_buffer7_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(5),
      I1 => \sY_multiplication_buffer7_carry__1_1\(5),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__0_i_3__0_n_0\
    );
\sY_multiplication_buffer7_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(4),
      I1 => \sY_multiplication_buffer7_carry__1_1\(4),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__0_i_4__0_n_0\
    );
\sY_multiplication_buffer7_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer7_carry__0_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer7_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer7_carry__1_n_1\,
      CO(1) => \sY_multiplication_buffer7_carry__1_n_2\,
      CO(0) => \sY_multiplication_buffer7_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \sY_multiplication_buffer7_carry__1_0\(10 downto 8),
      O(3) => \sY_multiplication_buffer7_carry__1_n_4\,
      O(2) => \sY_multiplication_buffer7_carry__1_n_5\,
      O(1) => \sY_multiplication_buffer7_carry__1_n_6\,
      O(0) => \sY_multiplication_buffer7_carry__1_n_7\,
      S(3) => \sY_multiplication_buffer7_carry__1_i_1__0_n_0\,
      S(2) => \sY_multiplication_buffer7_carry__1_i_2__0_n_0\,
      S(1) => \sY_multiplication_buffer7_carry__1_i_3__0_n_0\,
      S(0) => \sY_multiplication_buffer7_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer7_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(11),
      I1 => \sY_multiplication_buffer7_carry__1_1\(11),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__1_i_1__0_n_0\
    );
\sY_multiplication_buffer7_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(10),
      I1 => \sY_multiplication_buffer7_carry__1_1\(10),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__1_i_2__0_n_0\
    );
\sY_multiplication_buffer7_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(9),
      I1 => \sY_multiplication_buffer7_carry__1_1\(9),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__1_i_3__0_n_0\
    );
\sY_multiplication_buffer7_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(8),
      I1 => \sY_multiplication_buffer7_carry__1_1\(8),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry__1_i_4__0_n_0\
    );
\sY_multiplication_buffer7_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(3),
      I1 => \sY_multiplication_buffer7_carry__1_1\(3),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry_i_1__0_n_0\
    );
\sY_multiplication_buffer7_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(2),
      I1 => \sY_multiplication_buffer7_carry__1_1\(2),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry_i_2__0_n_0\
    );
\sY_multiplication_buffer7_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(1),
      I1 => \sY_multiplication_buffer7_carry__1_1\(1),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry_i_3__0_n_0\
    );
\sY_multiplication_buffer7_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sY_multiplication_buffer7_carry__1_0\(0),
      I1 => \sY_multiplication_buffer7_carry__1_1\(0),
      I2 => Q(9),
      O => \sY_multiplication_buffer7_carry_i_4__0_n_0\
    );
\sY_multiplication_buffer_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(2),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(2),
      O => A(2)
    );
\sY_multiplication_buffer_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(1),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(1),
      O => A(1)
    );
\sY_multiplication_buffer_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(0),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(0),
      O => A(0)
    );
\sY_multiplication_buffer_i_13__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer_i_15__1_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer_i_13__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer_i_13__1_n_1\,
      CO(1) => \sY_multiplication_buffer_i_13__1_n_2\,
      CO(0) => \sY_multiplication_buffer_i_13__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => B(2 downto 0),
      O(3 downto 0) => sY_multiplication_buffer0(11 downto 8),
      S(3) => \sY_multiplication_buffer_i_19__1_n_0\,
      S(2) => \sY_multiplication_buffer_i_20__1_n_0\,
      S(1) => \sY_multiplication_buffer_i_21__1_n_0\,
      S(0) => \sY_multiplication_buffer_i_22__1_n_0\
    );
\sY_multiplication_buffer_i_14__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer_i_16__1_n_0\,
      CO(3) => \NLW_sY_multiplication_buffer_i_14__1_CO_UNCONNECTED\(3),
      CO(2) => \sY_multiplication_buffer_i_14__1_n_1\,
      CO(1) => \sY_multiplication_buffer_i_14__1_n_2\,
      CO(0) => \sY_multiplication_buffer_i_14__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => B(2 downto 0),
      O(3 downto 0) => sY_multiplication_buffer00_in(11 downto 8),
      S(3) => \sY_multiplication_buffer_i_23__1_n_0\,
      S(2) => \sY_multiplication_buffer_i_24__1_n_0\,
      S(1) => \sY_multiplication_buffer_i_25__1_n_0\,
      S(0) => \sY_multiplication_buffer_i_26__1_n_0\
    );
\sY_multiplication_buffer_i_15__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer_i_17__1_n_0\,
      CO(3) => \sY_multiplication_buffer_i_15__1_n_0\,
      CO(2) => \sY_multiplication_buffer_i_15__1_n_1\,
      CO(1) => \sY_multiplication_buffer_i_15__1_n_2\,
      CO(0) => \sY_multiplication_buffer_i_15__1_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer1_carry__0_n_5\,
      DI(2) => \^sy_multiplication_buffer1_carry__0_i_4__1_0\(0),
      DI(1) => \^shift_right0_carry__1__1_i_4__5_0\(3),
      DI(0) => \stages_instantiation[7].current_cordic_stage_n_33\,
      O(3 downto 0) => sY_multiplication_buffer0(7 downto 4),
      S(3) => \sY_multiplication_buffer_i_28__1_n_0\,
      S(2) => \sY_multiplication_buffer_i_29__1_n_0\,
      S(1) => \sY_multiplication_buffer_i_30__1_n_0\,
      S(0) => \sY_multiplication_buffer_i_31__1_n_0\
    );
\sY_multiplication_buffer_i_16__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sY_multiplication_buffer_i_18__1_n_0\,
      CO(3) => \sY_multiplication_buffer_i_16__1_n_0\,
      CO(2) => \sY_multiplication_buffer_i_16__1_n_1\,
      CO(1) => \sY_multiplication_buffer_i_16__1_n_2\,
      CO(0) => \sY_multiplication_buffer_i_16__1_n_3\,
      CYINIT => '0',
      DI(3) => \sY_multiplication_buffer1_carry__0_n_5\,
      DI(2) => \^sy_multiplication_buffer1_carry__0_i_4__1_0\(0),
      DI(1) => sY_multiplication_buffer_0(0),
      DI(0) => \^shift_right0_carry__1__1_i_4__5_0\(3),
      O(3 downto 0) => sY_multiplication_buffer00_in(7 downto 4),
      S(3) => \sY_multiplication_buffer_i_33__1_n_0\,
      S(2) => \sY_multiplication_buffer_i_34__1_n_0\,
      S(1) => sY_multiplication_buffer_1(0),
      S(0) => sY_multiplication_buffer_i_36_n_0
    );
\sY_multiplication_buffer_i_17__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sY_multiplication_buffer_i_17__1_n_0\,
      CO(2) => \sY_multiplication_buffer_i_17__1_n_1\,
      CO(1) => \sY_multiplication_buffer_i_17__1_n_2\,
      CO(0) => \sY_multiplication_buffer_i_17__1_n_3\,
      CYINIT => '1',
      DI(3) => sY_multiplication_buffer1_carry_n_4,
      DI(2) => sY_multiplication_buffer1_carry_n_5,
      DI(1) => sY_multiplication_buffer1_carry_n_6,
      DI(0) => sY_multiplication_buffer1_carry_n_7,
      O(3 downto 0) => sY_multiplication_buffer0(3 downto 0),
      S(3) => \stages_instantiation[7].current_cordic_stage_n_12\,
      S(2) => \stages_instantiation[7].current_cordic_stage_n_13\,
      S(1) => \stages_instantiation[7].current_cordic_stage_n_14\,
      S(0) => \stages_instantiation[7].current_cordic_stage_n_15\
    );
\sY_multiplication_buffer_i_18__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sY_multiplication_buffer_i_18__1_n_0\,
      CO(2) => \sY_multiplication_buffer_i_18__1_n_1\,
      CO(1) => \sY_multiplication_buffer_i_18__1_n_2\,
      CO(0) => \sY_multiplication_buffer_i_18__1_n_3\,
      CYINIT => '0',
      DI(3) => sY_multiplication_buffer1_carry_n_4,
      DI(2) => sY_multiplication_buffer1_carry_n_5,
      DI(1) => sY_multiplication_buffer1_carry_n_6,
      DI(0) => sY_multiplication_buffer1_carry_n_7,
      O(3 downto 0) => sY_multiplication_buffer00_in(3 downto 0),
      S(3) => sY_multiplication_buffer_i_41_n_0,
      S(2) => sY_multiplication_buffer_i_42_n_0,
      S(1) => sY_multiplication_buffer_i_43_n_0,
      S(0) => sY_multiplication_buffer_i_44_n_0
    );
\sY_multiplication_buffer_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => B(3),
      O => \sY_multiplication_buffer_i_19__1_n_0\
    );
\sY_multiplication_buffer_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(11),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(11),
      O => A(11)
    );
\sY_multiplication_buffer_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(2),
      I1 => B(3),
      O => \sY_multiplication_buffer_i_20__1_n_0\
    );
\sY_multiplication_buffer_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(1),
      I1 => B(2),
      O => \sY_multiplication_buffer_i_21__1_n_0\
    );
\sY_multiplication_buffer_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(0),
      I1 => B(1),
      O => \sY_multiplication_buffer_i_22__1_n_0\
    );
\sY_multiplication_buffer_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => B(3),
      O => \sY_multiplication_buffer_i_23__1_n_0\
    );
\sY_multiplication_buffer_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(2),
      I1 => B(3),
      O => \sY_multiplication_buffer_i_24__1_n_0\
    );
\sY_multiplication_buffer_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(1),
      I1 => B(2),
      O => \sY_multiplication_buffer_i_25__1_n_0\
    );
\sY_multiplication_buffer_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B(0),
      I1 => B(1),
      O => \sY_multiplication_buffer_i_26__1_n_0\
    );
\sY_multiplication_buffer_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__0_n_5\,
      I1 => B(0),
      O => \sY_multiplication_buffer_i_28__1_n_0\
    );
\sY_multiplication_buffer_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__0_i_4__1_0\(0),
      I1 => \sY_multiplication_buffer1_carry__0_n_5\,
      O => \sY_multiplication_buffer_i_29__1_n_0\
    );
\sY_multiplication_buffer_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(10),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(10),
      O => A(10)
    );
\sY_multiplication_buffer_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__0_i_4__1_0\(0),
      I1 => \^shift_right0_carry__1__1_i_4__5_0\(3),
      O => \sY_multiplication_buffer_i_30__1_n_0\
    );
\sY_multiplication_buffer_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__0_n_7\,
      I1 => \^shift_right0_carry__1__1_i_4__5_0\(3),
      O => \sY_multiplication_buffer_i_31__1_n_0\
    );
\sY_multiplication_buffer_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sY_multiplication_buffer1_carry__0_n_5\,
      I1 => B(0),
      O => \sY_multiplication_buffer_i_33__1_n_0\
    );
\sY_multiplication_buffer_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sy_multiplication_buffer1_carry__0_i_4__1_0\(0),
      I1 => \sY_multiplication_buffer1_carry__0_n_5\,
      O => \sY_multiplication_buffer_i_34__1_n_0\
    );
sY_multiplication_buffer_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^shift_right0_carry__1__1_i_4__5_0\(3),
      I1 => \sY_multiplication_buffer1_carry__0_n_7\,
      O => sY_multiplication_buffer_i_36_n_0
    );
\sY_multiplication_buffer_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(9),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(9),
      O => A(9)
    );
sY_multiplication_buffer_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sY_multiplication_buffer1_carry_n_4,
      I1 => \^shift_right0_carry__1__1_i_4__5_0\(2),
      O => sY_multiplication_buffer_i_41_n_0
    );
sY_multiplication_buffer_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sY_multiplication_buffer1_carry_n_5,
      I1 => \^shift_right0_carry__1__1_i_4__5_0\(1),
      O => sY_multiplication_buffer_i_42_n_0
    );
sY_multiplication_buffer_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sY_multiplication_buffer1_carry_n_6,
      I1 => \^shift_right0_carry__1__1_i_4__5_0\(0),
      O => sY_multiplication_buffer_i_43_n_0
    );
sY_multiplication_buffer_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sY_multiplication_buffer1_carry_n_7,
      I1 => \^shift_right0_carry__0__1_i_4__5_0\(3),
      O => sY_multiplication_buffer_i_44_n_0
    );
\sY_multiplication_buffer_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(8),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(8),
      O => A(8)
    );
\sY_multiplication_buffer_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(7),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(7),
      O => A(7)
    );
\sY_multiplication_buffer_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(6),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(6),
      O => A(6)
    );
\sY_multiplication_buffer_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(5),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(5),
      O => A(5)
    );
\sY_multiplication_buffer_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(4),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(4),
      O => A(4)
    );
\sY_multiplication_buffer_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sY_multiplication_buffer0(3),
      I1 => A0_out(25),
      I2 => sY_multiplication_buffer00_in(3),
      O => A(3)
    );
sigma0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sigma0_carry_n_0,
      CO(2) => sigma0_carry_n_1,
      CO(1) => sigma0_carry_n_2,
      CO(0) => sigma0_carry_n_3,
      CYINIT => '0',
      DI(3) => Q(9),
      DI(2) => \sigma0_carry_i_1__0_n_0\,
      DI(1) => Q(0),
      DI(0) => '0',
      O(3) => sigma0_carry_n_4,
      O(2) => sigma0_carry_n_5,
      O(1) => sigma0_carry_n_6,
      O(0) => NLW_sigma0_carry_O_UNCONNECTED(0),
      S(3) => \sigma0_carry_i_2__1_n_0\,
      S(2) => \sigma0_carry_i_3__1_n_0\,
      S(1) => \sigma0_carry_i_4__1_n_0\,
      S(0) => '0'
    );
\sigma0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sigma0_carry_n_0,
      CO(3) => \sigma0_carry__0_n_0\,
      CO(2) => \sigma0_carry__0_n_1\,
      CO(1) => \sigma0_carry__0_n_2\,
      CO(0) => \sigma0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_carry__0_i_1__1_n_0\,
      DI(2) => \^di\(0),
      DI(1) => \sigma0_carry__0_i_3__1_n_0\,
      DI(0) => \^di\(0),
      O(3) => \sigma0_carry__0_n_4\,
      O(2) => \sigma0_carry__0_n_5\,
      O(1) => \sigma0_carry__0_n_6\,
      O(0) => \sigma0_carry__0_n_7\,
      S(3) => \sigma0_carry__0_i_4__1_n_0\,
      S(2) => \sigma0_carry__0_i_5__1_n_0\,
      S(1) => \sigma0_carry__0_i_6__1_n_0\,
      S(0) => \sigma0_carry__0_i_7__1_n_0\
    );
\sigma0_carry__0_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      O => \sigma0_carry__0_i_10__1_n_0\
    );
\sigma0_carry__0_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(4),
      O => \sigma0_carry__0_i_11__1_n_0\
    );
\sigma0_carry__0_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA999"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(4),
      O => \sigma0_carry__0_i_12__1_n_0\
    );
\sigma0_carry__0_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95959555"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      O => \sigma0_carry__0_i_13__1_n_0\
    );
\sigma0_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF10E01F"
    )
        port map (
      I0 => \sigma0_carry_i_6__0_n_0\,
      I1 => \sigma0_carry__0_i_8__1_n_0\,
      I2 => \sigma0_carry_i_5__1_n_0\,
      I3 => Q(6),
      I4 => \sigma0_carry__0_i_9__1_n_0\,
      O => \sigma0_carry__0_i_1__1_n_0\
    );
\sigma0_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \^di\(0)
    );
\sigma0_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4B4B4F0F0C3C3C3"
    )
        port map (
      I0 => \sigma0_carry_i_6__0_n_0\,
      I1 => \sigma0_carry_i_5__1_n_0\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \sigma0_carry__0_i_3__1_n_0\
    );
\sigma0_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A669A999A559A"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => \sigma0_carry__0_i_10__1_n_0\,
      I3 => \sigma0_carry_i_5__1_n_0\,
      I4 => \sigma0_carry__0_i_11__1_n_0\,
      I5 => \sigma0_carry_i_6__0_n_0\,
      O => \sigma0_carry__0_i_4__1_n_0\
    );
\sigma0_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595959A9A9A959A9"
    )
        port map (
      I0 => Q(9),
      I1 => \sigma0_carry__0_i_12__1_n_0\,
      I2 => \sigma0_carry_i_5__1_n_0\,
      I3 => \sigma0_carry__0_i_13__1_n_0\,
      I4 => \sigma0_carry_i_6__0_n_0\,
      I5 => Q(5),
      O => \sigma0_carry__0_i_5__1_n_0\
    );
\sigma0_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA6AAA55566AAA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \sigma0_carry_i_5__1_n_0\,
      I5 => \sigma0_carry_i_6__0_n_0\,
      O => \sigma0_carry__0_i_6__1_n_0\
    );
\sigma0_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699999966999"
    )
        port map (
      I0 => Q(9),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \sigma0_carry_i_5__1_n_0\,
      I5 => \sigma0_carry_i_6__0_n_0\,
      O => \sigma0_carry__0_i_7__1_n_0\
    );
\sigma0_carry__0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15151555"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      O => \sigma0_carry__0_i_8__1_n_0\
    );
\sigma0_carry__0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(4),
      O => \sigma0_carry__0_i_9__1_n_0\
    );
\sigma0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_sigma0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sigma0_carry__1_n_2\,
      CO(0) => \sigma0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sigma0_carry__1_i_1__1_n_0\,
      DI(0) => Q(9),
      O(3) => \NLW_sigma0_carry__1_O_UNCONNECTED\(3),
      O(2) => \sigma0_carry__1_n_5\,
      O(1) => \sigma0_carry__1_n_6\,
      O(0) => \sigma0_carry__1_n_7\,
      S(3) => '0',
      S(2) => \sigma0_carry__1_i_2__1_n_0\,
      S(1) => \sigma0_carry__1_i_3__1_n_0\,
      S(0) => \sigma0_carry__1_i_4__1_n_0\
    );
\sigma0_carry__1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0FF00FEE11EE11"
    )
        port map (
      I0 => \sigma0_carry_i_6__0_n_0\,
      I1 => \sigma0_carry__1_i_5__1_n_0\,
      I2 => \^z_angle_reg[6]\,
      I3 => Q(7),
      I4 => Q(8),
      I5 => Q(9),
      O => \sigma0_carry__1_i_1__1_n_0\
    );
\sigma0_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDD0F00CCDDFFEE"
    )
        port map (
      I0 => \sigma0_carry__1_i_5__1_n_0\,
      I1 => \sigma0_carry_i_6__0_n_0\,
      I2 => \^z_angle_reg[6]\,
      I3 => Q(7),
      I4 => Q(8),
      I5 => Q(9),
      O => \sigma0_carry__1_i_2__1_n_0\
    );
\sigma0_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C9C3C9C3C99319"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(7),
      I3 => \^z_angle_reg[6]\,
      I4 => \sigma0_carry__1_i_5__1_n_0\,
      I5 => \sigma0_carry_i_6__0_n_0\,
      O => \sigma0_carry__1_i_3__1_n_0\
    );
\sigma0_carry__1_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A58FA58FA58FF05A"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(7),
      I3 => \^z_angle_reg[6]\,
      I4 => \sigma0_carry__1_i_5__1_n_0\,
      I5 => \sigma0_carry_i_6__0_n_0\,
      O => \sigma0_carry__1_i_4__1_n_0\
    );
\sigma0_carry__1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(5),
      O => \sigma0_carry__1_i_5__1_n_0\
    );
\sigma0_carry__1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011155555555"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \^z_angle_reg[6]\
    );
\sigma0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \sigma0_carry_i_1__0_n_0\
    );
\sigma0_carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A966996"
    )
        port map (
      I0 => Q(9),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \sigma0_carry_i_5__1_n_0\,
      I4 => \sigma0_carry_i_6__0_n_0\,
      O => \sigma0_carry_i_2__1_n_0\
    );
\sigma0_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \sigma0_carry_i_6__0_n_0\,
      I1 => \sigma0_carry_i_5__1_n_0\,
      I2 => Q(1),
      I3 => Q(9),
      O => \sigma0_carry_i_3__1_n_0\
    );
\sigma0_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \sigma0_carry_i_4__1_n_0\
    );
\sigma0_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^z_angle_reg[6]\,
      I1 => Q(7),
      I2 => Q(8),
      I3 => Q(9),
      O => \sigma0_carry_i_5__1_n_0\
    );
\sigma0_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABAB"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(7),
      I3 => \^z_angle_reg[5]\,
      I4 => Q(6),
      O => \sigma0_carry_i_6__0_n_0\
    );
\sigma0_carry_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555511555555"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(1),
      O => \^z_angle_reg[5]\
    );
\sigma0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__0/i__carry_n_0\,
      CO(2) => \sigma0_inferred__0/i__carry_n_1\,
      CO(1) => \sigma0_inferred__0/i__carry_n_2\,
      CO(0) => \sigma0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_carry__0_n_7\,
      DI(2) => \sigma0_carry__1_n_5\,
      DI(1) => sigma0_carry_n_5,
      DI(0) => \sigma0_carry__1_n_5\,
      O(3) => \sigma0_inferred__0/i__carry_n_4\,
      O(2) => \sigma0_inferred__0/i__carry_n_5\,
      O(1) => \sigma0_inferred__0/i__carry_n_6\,
      O(0) => \NLW_sigma0_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1__15_n_0\,
      S(2) => \i__carry_i_2__11_n_0\,
      S(1) => \i__carry_i_3__4_n_0\,
      S(0) => \i__carry_i_4__12_n_0\
    );
\sigma0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__0/i__carry_n_0\,
      CO(3) => \sigma0_inferred__0/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__0/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__0/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_carry__0_n_4\,
      DI(2) => \sigma0_carry__1_n_5\,
      DI(1) => \sigma0_carry__0_n_5\,
      DI(0) => \i__carry__0_i_1__7_n_0\,
      O(3) => \sigma0_inferred__0/i__carry__0_n_4\,
      O(2) => \sigma0_inferred__0/i__carry__0_n_5\,
      O(1) => \sigma0_inferred__0/i__carry__0_n_6\,
      O(0) => \sigma0_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_2__10_n_0\,
      S(2) => \i__carry__0_i_3__11_n_0\,
      S(1) => \i__carry__0_i_4__5_n_0\,
      S(0) => \i__carry__0_i_5__8_n_0\
    );
\sigma0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_sigma0_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sigma0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sigma0_carry__1_n_7\,
      O(3 downto 2) => \NLW_sigma0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__0/i__carry__1_n_6\,
      O(0) => \sigma0_inferred__0/i__carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \i__carry__1_i_1__11_n_0\,
      S(0) => \i__carry__1_i_2__11_n_0\
    );
\sigma0_inferred__1/i___14_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__1/i___14_carry_n_0\,
      CO(2) => \sigma0_inferred__1/i___14_carry_n_1\,
      CO(1) => \sigma0_inferred__1/i___14_carry_n_2\,
      CO(0) => \sigma0_inferred__1/i___14_carry_n_3\,
      CYINIT => \^z_angle_reg[9]\,
      DI(3) => \sigma0_inferred__0/i__carry_n_5\,
      DI(2) => \i___14_carry_i_2__1_n_0\,
      DI(1) => \sigma0_inferred__0/i__carry_n_6\,
      DI(0) => \sigma0_carry__1_n_5\,
      O(3) => \sigma0_inferred__1/i___14_carry_n_4\,
      O(2) => \sigma0_inferred__1/i___14_carry_n_5\,
      O(1) => \sigma0_inferred__1/i___14_carry_n_6\,
      O(0) => \sigma0_inferred__1/i___14_carry_n_7\,
      S(3) => \i___14_carry_i_3__1_n_0\,
      S(2) => \i___14_carry_i_4__1_n_0\,
      S(1) => \i___14_carry_i_5__1_n_0\,
      S(0) => \i___14_carry_i_6__1_n_0\
    );
\sigma0_inferred__1/i___14_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__1/i___14_carry_n_0\,
      CO(3) => \sigma0_inferred__1/i___14_carry__0_n_0\,
      CO(2) => \sigma0_inferred__1/i___14_carry__0_n_1\,
      CO(1) => \sigma0_inferred__1/i___14_carry__0_n_2\,
      CO(0) => \sigma0_inferred__1/i___14_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__0/i__carry__0_n_5\,
      DI(2) => \sigma0_inferred__0/i__carry__0_n_6\,
      DI(1) => \sigma0_inferred__0/i__carry__1_n_6\,
      DI(0) => \sigma0_inferred__0/i__carry__0_n_7\,
      O(3) => \sigma0_inferred__1/i___14_carry__0_n_4\,
      O(2) => \sigma0_inferred__1/i___14_carry__0_n_5\,
      O(1) => \sigma0_inferred__1/i___14_carry__0_n_6\,
      O(0) => \sigma0_inferred__1/i___14_carry__0_n_7\,
      S(3) => \i___14_carry__0_i_1__1_n_0\,
      S(2) => \i___14_carry__0_i_2__1_n_0\,
      S(1) => \i___14_carry__0_i_3__1_n_0\,
      S(0) => \i___14_carry__0_i_4__1_n_0\
    );
\sigma0_inferred__1/i___14_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__1/i___14_carry__0_n_0\,
      CO(3 downto 1) => \NLW_sigma0_inferred__1/i___14_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sigma0_inferred__1/i___14_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sigma0_inferred__0/i__carry__0_n_4\,
      O(3 downto 2) => \NLW_sigma0_inferred__1/i___14_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O(0) => \sigma0_inferred__1/i___14_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \i___14_carry__1_i_1__1_n_0\,
      S(0) => \i___14_carry__1_i_2__1_n_0\
    );
\sigma0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sigma0_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sigma0_inferred__1/i__carry_n_1\,
      CO(1) => \NLW_sigma0_inferred__1/i__carry_CO_UNCONNECTED\(1),
      CO(0) => \sigma0_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry_i_1__12_n_0\,
      DI(0) => \sigma0_inferred__0/i__carry__1_n_6\,
      O(3 downto 2) => \NLW_sigma0_inferred__1/i__carry_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__1/i__carry_n_6\,
      O(0) => \NLW_sigma0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \i__carry_i_2__16_n_0\,
      S(0) => \i__carry_i_3__16_n_0\
    );
\sigma0_inferred__2/i___28_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__2/i___28_carry_n_0\,
      CO(2) => \NLW_sigma0_inferred__2/i___28_carry_CO_UNCONNECTED\(2),
      CO(1) => \sigma0_inferred__2/i___28_carry_n_2\,
      CO(0) => \sigma0_inferred__2/i___28_carry_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \sigma0_inferred__1/i___14_carry__1_n_6\,
      DI(1) => \i___28_carry_i_1__1_n_0\,
      DI(0) => '0',
      O(3) => \NLW_sigma0_inferred__2/i___28_carry_O_UNCONNECTED\(3),
      O(2) => \sigma0_inferred__2/i___28_carry_n_5\,
      O(1) => \sigma0_inferred__2/i___28_carry_n_6\,
      O(0) => \sigma0_inferred__2/i___28_carry_n_7\,
      S(3) => '1',
      S(2) => \i___28_carry_i_2__1_n_0\,
      S(1) => \i___28_carry_i_3__0_n_0\,
      S(0) => \i___28_carry_i_4__1_n_0\
    );
\sigma0_inferred__2/i___37_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__2/i___37_carry_n_0\,
      CO(2) => \sigma0_inferred__2/i___37_carry_n_1\,
      CO(1) => \sigma0_inferred__2/i___37_carry_n_2\,
      CO(0) => \sigma0_inferred__2/i___37_carry_n_3\,
      CYINIT => \^z_angle_reg[9]\,
      DI(3) => \sigma0_inferred__1/i___14_carry_n_4\,
      DI(2) => \sigma0_inferred__1/i___14_carry_n_6\,
      DI(1) => \i___37_carry_i_1__1_n_0\,
      DI(0) => \sigma0_inferred__1/i___14_carry_n_7\,
      O(3) => \sigma0_inferred__2/i___37_carry_n_4\,
      O(2) => \sigma0_inferred__2/i___37_carry_n_5\,
      O(1) => \sigma0_inferred__2/i___37_carry_n_6\,
      O(0) => \sigma0_inferred__2/i___37_carry_n_7\,
      S(3) => \i___37_carry_i_2__1_n_0\,
      S(2) => \i___37_carry_i_3__1_n_0\,
      S(1) => \i___37_carry_i_4__1_n_0\,
      S(0) => \i___37_carry_i_5__1_n_0\
    );
\sigma0_inferred__2/i___37_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__2/i___37_carry_n_0\,
      CO(3) => \sigma0_inferred__2/i___37_carry__0_n_0\,
      CO(2) => \sigma0_inferred__2/i___37_carry__0_n_1\,
      CO(1) => \sigma0_inferred__2/i___37_carry__0_n_2\,
      CO(0) => \sigma0_inferred__2/i___37_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__1/i___14_carry__0_n_5\,
      DI(2) => \sigma0_inferred__1/i___14_carry__0_n_6\,
      DI(1) => \sigma0_inferred__1/i___14_carry__0_n_7\,
      DI(0) => \sigma0_inferred__1/i___14_carry__1_n_6\,
      O(3) => \sigma0_inferred__2/i___37_carry__0_n_4\,
      O(2) => \sigma0_inferred__2/i___37_carry__0_n_5\,
      O(1) => \sigma0_inferred__2/i___37_carry__0_n_6\,
      O(0) => \sigma0_inferred__2/i___37_carry__0_n_7\,
      S(3) => \i___37_carry__0_i_1__1_n_0\,
      S(2) => \i___37_carry__0_i_2__1_n_0\,
      S(1) => \i___37_carry__0_i_3__1_n_0\,
      S(0) => \i___37_carry__0_i_4__1_n_0\
    );
\sigma0_inferred__2/i___37_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__2/i___37_carry__0_n_0\,
      CO(3 downto 1) => \NLW_sigma0_inferred__2/i___37_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sigma0_inferred__2/i___37_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sigma0_inferred__1/i___14_carry__0_n_4\,
      O(3 downto 2) => \NLW_sigma0_inferred__2/i___37_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O(0) => \sigma0_inferred__2/i___37_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \i___37_carry__1_i_1__1_n_0\,
      S(0) => \i___37_carry__1_i_2__1_n_0\
    );
\sigma0_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__2/i__carry_n_0\,
      CO(2) => \sigma0_inferred__2/i__carry_n_1\,
      CO(1) => \sigma0_inferred__2/i__carry_n_2\,
      CO(0) => \sigma0_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__11_n_0\,
      DI(2) => \sigma0_inferred__1/i__carry_n_6\,
      DI(1) => \sigma0_inferred__1/i___14_carry__1_n_6\,
      DI(0) => \i__carry_i_2__4_n_0\,
      O(3) => \sigma0_inferred__2/i__carry_n_4\,
      O(2) => \sigma0_inferred__2/i__carry_n_5\,
      O(1) => \sigma0_inferred__2/i__carry_n_6\,
      O(0) => \NLW_sigma0_inferred__2/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_3__12_n_0\,
      S(2) => \i__carry_i_4__7_n_0\,
      S(1) => \i__carry_i_5__3_n_0\,
      S(0) => \i__carry_i_6__1_n_0\
    );
\sigma0_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__2/i__carry_n_0\,
      CO(3) => \sigma0_inferred__2/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__2/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__2/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__13_n_0\,
      DI(2) => \sigma0_carry__1_n_5\,
      DI(1) => \i__carry__0_i_2__1_n_1\,
      DI(0) => \i__carry__0_i_2__1_n_6\,
      O(3) => \sigma0_inferred__2/i__carry__0_n_4\,
      O(2) => \sigma0_inferred__2/i__carry__0_n_5\,
      O(1) => \sigma0_inferred__2/i__carry__0_n_6\,
      O(0) => \sigma0_inferred__2/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_3__3_n_0\,
      S(2) => \i__carry__0_i_4__13_n_0\,
      S(1) => \i__carry__0_i_5__7_n_0\,
      S(0) => \i__carry__0_i_6__1_n_0\
    );
\sigma0_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__2/i__carry__0_n_0\,
      CO(3) => \NLW_sigma0_inferred__2/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sigma0_inferred__2/i__carry__1_n_1\,
      CO(1) => \NLW_sigma0_inferred__2/i__carry__1_CO_UNCONNECTED\(1),
      CO(0) => \sigma0_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__1_i_1__3_n_6\,
      DI(0) => \i__carry__1_i_2__3_n_0\,
      O(3 downto 2) => \NLW_sigma0_inferred__2/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sigma0_inferred__2/i__carry__1_n_6\,
      O(0) => \sigma0_inferred__2/i__carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \i__carry__1_i_3__5_n_0\,
      S(0) => \i__carry__1_i_4__10_n_0\
    );
\sigma0_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__3/i__carry_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__13_n_0\,
      DI(2) => \sigma0_inferred__2/i__carry_n_5\,
      DI(1) => \sigma0_inferred__2/i__carry_n_6\,
      DI(0) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O(3) => \sigma0_inferred__3/i__carry_n_4\,
      O(2) => \sigma0_inferred__3/i__carry_n_5\,
      O(1) => \sigma0_inferred__3/i__carry_n_6\,
      O(0) => \NLW_sigma0_inferred__3/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_2__12_n_0\,
      S(2) => \i__carry_i_3__5_n_0\,
      S(1) => \i__carry_i_4__13_n_0\,
      S(0) => \i__carry_i_5__0_n_0\
    );
\sigma0_inferred__3/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__8_n_0\,
      DI(2) => \sigma0_inferred__2/i__carry__0_n_5\,
      DI(1) => \sigma0_inferred__2/i__carry__0_n_7\,
      DI(0) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O(3) => \sigma0_inferred__3/i__carry__0_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__0_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__0_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_2__11_n_0\,
      S(2) => \i__carry__0_i_3__4_n_0\,
      S(1) => \i__carry__0_i_4__10_n_0\,
      S(0) => \i__carry__0_i_5__9_n_0\
    );
\sigma0_inferred__3/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__0_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__1_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__1_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__1_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__2/i___28_carry_n_7\,
      DI(2) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      DI(1) => \sigma0_inferred__2/i__carry__1_n_6\,
      DI(0) => \sigma0_inferred__2/i__carry__0_n_4\,
      O(3) => \sigma0_inferred__3/i__carry__1_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__1_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__1_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__4_n_0\,
      S(2) => \i__carry__1_i_2__12_n_0\,
      S(1) => \i__carry__1_i_3__6_n_0\,
      S(0) => \i__carry__1_i_4__6_n_0\
    );
\sigma0_inferred__3/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__1_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__2_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__2_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__2_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__2_i_1__5_n_0\,
      DI(2) => \sigma0_inferred__2/i___28_carry_n_0\,
      DI(1) => \sigma0_inferred__2/i___28_carry_n_6\,
      DI(0) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      O(3) => \sigma0_inferred__3/i__carry__2_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__2_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__2_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_2__6_n_0\,
      S(2) => \i__carry__2_i_3__1_n_0\,
      S(1) => \i__carry__2_i_4__6_n_0\,
      S(0) => \i__carry__2_i_5__6_n_0\
    );
\sigma0_inferred__3/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__2_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__3_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__3_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__3_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__2/i___37_carry_n_4\,
      DI(2) => \sigma0_inferred__2/i___37_carry__1_n_6\,
      DI(1) => \sigma0_inferred__2/i___37_carry_n_5\,
      DI(0) => \sigma0_inferred__2/i___37_carry_n_7\,
      O(3) => \sigma0_inferred__3/i__carry__3_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__3_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__3_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__5_n_0\,
      S(2) => \i__carry__3_i_2__5_n_0\,
      S(1) => \i__carry__3_i_3__1_n_0\,
      S(0) => \i__carry__3_i_4__6_n_0\
    );
\sigma0_inferred__3/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__3_n_0\,
      CO(3) => \sigma0_inferred__3/i__carry__4_n_0\,
      CO(2) => \sigma0_inferred__3/i__carry__4_n_1\,
      CO(1) => \sigma0_inferred__3/i__carry__4_n_2\,
      CO(0) => \sigma0_inferred__3/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__2/i___37_carry__0_n_4\,
      DI(2) => \sigma0_inferred__2/i___37_carry__0_n_5\,
      DI(1) => \sigma0_inferred__2/i___37_carry__0_n_6\,
      DI(0) => \sigma0_inferred__2/i___37_carry__0_n_7\,
      O(3) => \sigma0_inferred__3/i__carry__4_n_4\,
      O(2) => \sigma0_inferred__3/i__carry__4_n_5\,
      O(1) => \sigma0_inferred__3/i__carry__4_n_6\,
      O(0) => \sigma0_inferred__3/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__5_n_0\,
      S(2) => \i__carry__4_i_2__5_n_0\,
      S(1) => \i__carry__4_i_3__5_n_0\,
      S(0) => \i__carry__4_i_4__5_n_0\
    );
\sigma0_inferred__3/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__3/i__carry__4_n_0\,
      CO(3 downto 0) => \NLW_sigma0_inferred__3/i__carry__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sigma0_inferred__3/i__carry__5_O_UNCONNECTED\(3 downto 1),
      O(0) => \sigma0_inferred__3/i__carry__5_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \i__carry__5_i_1__3_n_0\
    );
\sigma0_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__4/i__carry_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__14_n_0\,
      DI(2) => \sigma0_inferred__3/i__carry__5_n_7\,
      DI(1) => \sigma0_inferred__3/i__carry_n_5\,
      DI(0) => '0',
      O(3) => \sigma0_inferred__4/i__carry_n_4\,
      O(2) => \sigma0_inferred__4/i__carry_n_5\,
      O(1) => \sigma0_inferred__4/i__carry_n_6\,
      O(0) => \sigma0_inferred__4/i__carry_n_7\,
      S(3) => \i__carry_i_2__13_n_0\,
      S(2) => \i__carry_i_3__6_n_0\,
      S(1) => \i__carry_i_4__6_n_0\,
      S(0) => \sigma0_inferred__3/i__carry_n_6\
    );
\sigma0_inferred__4/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry_n_0\,
      CO(3) => \sigma0_inferred__4/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__3/i__carry__1_n_7\,
      DI(2) => \sigma0_inferred__3/i__carry__0_n_5\,
      DI(1) => \sigma0_inferred__3/i__carry__5_n_7\,
      DI(0) => \sigma0_inferred__3/i__carry__0_n_6\,
      O(3) => \sigma0_inferred__4/i__carry__0_n_4\,
      O(2) => \sigma0_inferred__4/i__carry__0_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__0_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__10_n_0\,
      S(2) => \i__carry__0_i_2__12_n_0\,
      S(1) => \i__carry__0_i_3__12_n_0\,
      S(0) => \i__carry__0_i_4__6_n_0\
    );
\sigma0_inferred__4/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry__0_n_0\,
      CO(3) => \sigma0_inferred__4/i__carry__1_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry__1_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__1_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__3/i__carry__1_n_4\,
      DI(2) => \sigma0_inferred__3/i__carry__5_n_7\,
      DI(1) => \sigma0_inferred__3/i__carry__1_n_5\,
      DI(0) => \sigma0_inferred__3/i__carry__5_n_7\,
      O(3) => \sigma0_inferred__4/i__carry__1_n_4\,
      O(2) => \sigma0_inferred__4/i__carry__1_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__1_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__12_n_0\,
      S(2) => \i__carry__1_i_2__13_n_0\,
      S(1) => \i__carry__1_i_3__7_n_0\,
      S(0) => \i__carry__1_i_4__7_n_0\
    );
\sigma0_inferred__4/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry__1_n_0\,
      CO(3) => \sigma0_inferred__4/i__carry__2_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry__2_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__2_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__3/i__carry__3_n_7\,
      DI(2) => \sigma0_inferred__3/i__carry__2_n_5\,
      DI(1) => \i__carry__2_i_1__6_n_0\,
      DI(0) => \sigma0_inferred__3/i__carry__2_n_6\,
      O(3) => \sigma0_inferred__4/i__carry__2_n_4\,
      O(2) => \sigma0_inferred__4/i__carry__2_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__2_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_2__1_n_0\,
      S(2) => \i__carry__2_i_3__6_n_0\,
      S(1) => \i__carry__2_i_4__7_n_0\,
      S(0) => \i__carry__2_i_5__1_n_0\
    );
\sigma0_inferred__4/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry__2_n_0\,
      CO(3) => \sigma0_inferred__4/i__carry__3_n_0\,
      CO(2) => \sigma0_inferred__4/i__carry__3_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__3_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__3/i__carry__3_n_4\,
      DI(2) => \sigma0_inferred__3/i__carry__3_n_5\,
      DI(1) => \sigma0_inferred__3/i__carry__3_n_6\,
      DI(0) => \sigma0_inferred__3/i__carry__5_n_7\,
      O(3) => \sigma0_inferred__4/i__carry__3_n_4\,
      O(2) => \sigma0_inferred__4/i__carry__3_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__3_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__6_n_0\,
      S(2) => \i__carry__3_i_2__6_n_0\,
      S(1) => \i__carry__3_i_3__6_n_0\,
      S(0) => \i__carry__3_i_4__7_n_0\
    );
\sigma0_inferred__4/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__4/i__carry__3_n_0\,
      CO(3) => \NLW_sigma0_inferred__4/i__carry__4_CO_UNCONNECTED\(3),
      CO(2) => \sigma0_inferred__4/i__carry__4_n_1\,
      CO(1) => \sigma0_inferred__4/i__carry__4_n_2\,
      CO(0) => \sigma0_inferred__4/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sigma0_inferred__3/i__carry__4_n_5\,
      DI(1) => \sigma0_inferred__3/i__carry__4_n_6\,
      DI(0) => \sigma0_inferred__3/i__carry__4_n_7\,
      O(3) => \in__0\,
      O(2) => \sigma0_inferred__4/i__carry__4_n_5\,
      O(1) => \sigma0_inferred__4/i__carry__4_n_6\,
      O(0) => \sigma0_inferred__4/i__carry__4_n_7\,
      S(3) => \i__carry__4_i_1__6_n_0\,
      S(2) => \i__carry__4_i_2__6_n_0\,
      S(1) => \i__carry__4_i_3__6_n_0\,
      S(0) => \i__carry__4_i_4__6_n_0\
    );
\sigma0_inferred__5/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sigma0_inferred__5/i__carry_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__4/i__carry_n_6\,
      DI(2) => \sigma0_inferred__4/i__carry_n_7\,
      DI(1) => \i__carry_i_1__10_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_2__5_n_0\,
      S(2) => \i__carry_i_3__13_n_0\,
      S(1) => \i__carry_i_4__8_n_0\,
      S(0) => '0'
    );
\sigma0_inferred__5/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__0_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__0_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__0_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \in__0\,
      DI(2) => \i__carry__0_i_1__9_n_0\,
      DI(1) => \sigma0_inferred__4/i__carry_n_4\,
      DI(0) => \sigma0_inferred__4/i__carry_n_5\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_2__13_n_0\,
      S(2) => \i__carry__0_i_3__13_n_0\,
      S(1) => \i__carry__0_i_4__7_n_0\,
      S(0) => \i__carry__0_i_5__10_n_0\
    );
\sigma0_inferred__5/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__0_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__1_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__1_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__1_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \in__0\,
      DI(2) => \sigma0_inferred__4/i__carry__1_n_7\,
      DI(1) => \in__0\,
      DI(0) => \sigma0_inferred__4/i__carry__0_n_5\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_1__13_n_0\,
      S(2) => \i__carry__1_i_2__4_n_0\,
      S(1) => \i__carry__1_i_3__10_n_0\,
      S(0) => \i__carry__1_i_4__1_n_0\
    );
\sigma0_inferred__5/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__1_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__2_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__2_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__2_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__4/i__carry__2_n_7\,
      DI(2) => \i__carry__2_i_1__7_n_0\,
      DI(1) => \sigma0_inferred__4/i__carry__1_n_4\,
      DI(0) => \sigma0_inferred__4/i__carry__1_n_6\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_2__7_n_0\,
      S(2) => \i__carry__2_i_3__7_n_0\,
      S(1) => \i__carry__2_i_4__1_n_0\,
      S(0) => \i__carry__2_i_5__7_n_0\
    );
\sigma0_inferred__5/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__2_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__3_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__3_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__3_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__4/i__carry__3_n_7\,
      DI(2) => \sigma0_inferred__4/i__carry__2_n_4\,
      DI(1) => \in__0\,
      DI(0) => \sigma0_inferred__4/i__carry__2_n_5\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__3_i_1__7_n_0\,
      S(2) => \i__carry__3_i_2__7_n_0\,
      S(1) => \i__carry__3_i_3__7_n_0\,
      S(0) => \i__carry__3_i_4__1_n_0\
    );
\sigma0_inferred__5/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__3_n_0\,
      CO(3) => \sigma0_inferred__5/i__carry__4_n_0\,
      CO(2) => \sigma0_inferred__5/i__carry__4_n_1\,
      CO(1) => \sigma0_inferred__5/i__carry__4_n_2\,
      CO(0) => \sigma0_inferred__5/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \sigma0_inferred__4/i__carry__4_n_7\,
      DI(2) => \sigma0_inferred__4/i__carry__3_n_4\,
      DI(1) => \sigma0_inferred__4/i__carry__3_n_5\,
      DI(0) => \sigma0_inferred__4/i__carry__3_n_6\,
      O(3 downto 0) => \NLW_sigma0_inferred__5/i__carry__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__4_i_1__7_n_0\,
      S(2) => \i__carry__4_i_2__7_n_0\,
      S(1) => \i__carry__4_i_3__7_n_0\,
      S(0) => \i__carry__4_i_4__7_n_0\
    );
\sigma0_inferred__5/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sigma0_inferred__5/i__carry__4_n_0\,
      CO(3 downto 1) => \NLW_sigma0_inferred__5/i__carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sigma0_inferred__5/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sigma0_inferred__4/i__carry__4_n_6\,
      O(3 downto 2) => \NLW_sigma0_inferred__5/i__carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => A0_out(25),
      O(0) => \NLW_sigma0_inferred__5/i__carry__5_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__5_i_1__4_n_0\,
      S(0) => \i__carry__5_i_2__1_n_0\
    );
\stages_instantiation[7].current_cordic_stage\: entity work.design_1_top_level_0_0_cordic_stage
     port map (
      A(3) => \stages_instantiation[7].current_cordic_stage_n_21\,
      A(2) => \stages_instantiation[7].current_cordic_stage_n_22\,
      A(1) => \stages_instantiation[7].current_cordic_stage_n_23\,
      A(0) => \stages_instantiation[7].current_cordic_stage_n_24\,
      CO(0) => CO(0),
      DI(0) => \stages_instantiation[7].current_cordic_stage_n_33\,
      O(3) => \stages_instantiation[7].current_cordic_stage_n_0\,
      O(2) => \stages_instantiation[7].current_cordic_stage_n_1\,
      O(1) => \stages_instantiation[7].current_cordic_stage_n_2\,
      O(0) => \stages_instantiation[7].current_cordic_stage_n_3\,
      S(3) => \SHIFT_RIGHT0_carry__3_i_2__5_n_0\,
      S(2) => \SHIFT_RIGHT0_carry__3_i_3__5_n_0\,
      S(1) => \SHIFT_RIGHT0_carry__3_i_4__5_n_0\,
      S(0) => \SHIFT_RIGHT0_carry__3_i_5__3_n_0\,
      \SHIFT_RIGHT0_carry__0__1_i_4__5\(3 downto 0) => \^shift_right0_carry__0__1_i_4__5_0\(3 downto 0),
      \SHIFT_RIGHT0_carry__1__1_i_4__5\(3 downto 0) => \^shift_right0_carry__1__1_i_4__5_0\(3 downto 0),
      sX_multiplication_buffer(3) => \^o\(0),
      sX_multiplication_buffer(2 downto 0) => B(3 downto 1),
      sX_multiplication_buffer_0(0) => A0_out(25),
      sX_multiplication_buffer_1(0) => \sX_multiplication_buffer_i_32__1_n_0\,
      sX_multiplication_buffer_2(1) => \sX_multiplication_buffer_i_35__1_n_0\,
      sX_multiplication_buffer_2(0) => \sX_multiplication_buffer_i_36__1_n_0\,
      sX_multiplication_buffer_3(3) => \sX_multiplication_buffer_i_37__1_n_0\,
      sX_multiplication_buffer_3(2) => \sX_multiplication_buffer_i_38__1_n_0\,
      sX_multiplication_buffer_3(1) => \sX_multiplication_buffer_i_39__1_n_0\,
      sX_multiplication_buffer_3(0) => \sX_multiplication_buffer_i_40__1_n_0\,
      \sX_multiplication_buffer_i_13__1\(2 downto 0) => \sY_multiplication_buffer1_carry__1_1\(2 downto 0),
      \sX_multiplication_buffer_i_13__1_0\(3) => \SHIFT_RIGHT0_carry__1__1_i_1__4_n_0\,
      \sX_multiplication_buffer_i_13__1_0\(2) => \SHIFT_RIGHT0_carry__1__1_i_2__5_n_0\,
      \sX_multiplication_buffer_i_13__1_0\(1) => \SHIFT_RIGHT0_carry__1__1_i_3__5_n_0\,
      \sX_multiplication_buffer_i_13__1_0\(0) => \SHIFT_RIGHT0_carry__1__1_i_4__5_n_0\,
      \sX_multiplication_buffer_i_18__1_0\(0) => B(0),
      \sX_multiplication_buffer_i_26__1_0\(7 downto 0) => sX_multiplication_buffer0(11 downto 4),
      \sX_multiplication_buffer_i_31__1\(3 downto 0) => \SHIFT_RIGHT0_carry__0__1\(3 downto 0),
      \sX_multiplication_buffer_i_31__1_0\(3) => \SHIFT_RIGHT0_carry__0__1_i_1__5_n_0\,
      \sX_multiplication_buffer_i_31__1_0\(2) => \SHIFT_RIGHT0_carry__0__1_i_2__5_n_0\,
      \sX_multiplication_buffer_i_31__1_0\(1) => \SHIFT_RIGHT0_carry__0__1_i_3__5_n_0\,
      \sX_multiplication_buffer_i_31__1_0\(0) => \SHIFT_RIGHT0_carry__0__1_i_4__5_n_0\,
      \sX_multiplication_buffer_i_40__1\ => \SHIFT_RIGHT0_carry__3_i_1__3_n_0\,
      \sX_multiplication_buffer_i_40__1_0\(3 downto 0) => \SHIFT_RIGHT0_carry__3\(3 downto 0),
      sY_multiplication_buffer1_carry(3) => \stages_instantiation[7].current_cordic_stage_n_12\,
      sY_multiplication_buffer1_carry(2) => \stages_instantiation[7].current_cordic_stage_n_13\,
      sY_multiplication_buffer1_carry(1) => \stages_instantiation[7].current_cordic_stage_n_14\,
      sY_multiplication_buffer1_carry(0) => \stages_instantiation[7].current_cordic_stage_n_15\,
      \sY_multiplication_buffer3_carry__1\(3 downto 0) => \sY_multiplication_buffer3_carry__1_0\(3 downto 0),
      \sY_multiplication_buffer_i_17__1\(3) => sY_multiplication_buffer1_carry_n_4,
      \sY_multiplication_buffer_i_17__1\(2) => sY_multiplication_buffer1_carry_n_5,
      \sY_multiplication_buffer_i_17__1\(1) => sY_multiplication_buffer1_carry_n_6,
      \sY_multiplication_buffer_i_17__1\(0) => sY_multiplication_buffer1_carry_n_7,
      \sigma0_inferred__3/i__carry__5\ => \sigma0_inferred__3/i__carry__5_0\,
      \sigma0_inferred__3/i__carry__5_0\(3 downto 0) => \sigma0_inferred__3/i__carry__5_1\(3 downto 0),
      \sigma0_inferred__3/i__carry__5_1\(3 downto 0) => \sigma0_inferred__3/i__carry__5_2\(3 downto 0),
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\(3 downto 0) => sY_multiplication_buffer2_carry_0(3 downto 0),
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\(0) => \sigma0_inferred__3/i__carry__5_n_7\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_0\(3 downto 0) => \sY_multiplication_buffer2_carry__1_0\(3 downto 0),
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\(3) => \sY_multiplication_buffer3_carry__1_n_4\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\(2) => \sY_multiplication_buffer3_carry__1_n_5\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\(1) => \sY_multiplication_buffer3_carry__1_n_6\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_1\(0) => \sY_multiplication_buffer3_carry__1_n_7\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\(3 downto 0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\(3 downto 0),
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_0\(2) => \sY_multiplication_buffer3_carry__0_n_4\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_0\(1) => \sY_multiplication_buffer3_carry__0_n_5\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_0\(0) => \sY_multiplication_buffer3_carry__0_n_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_input_processor is
  port (
    angle_x : out STD_LOGIC_VECTOR ( 9 downto 0 );
    angle_y : out STD_LOGIC_VECTOR ( 9 downto 0 );
    angle_z : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_wiz : in STD_LOGIC;
    matrix_btn_col_tl : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_input_processor : entity is "input_processor";
end design_1_top_level_0_0_input_processor;

architecture STRUCTURE of design_1_top_level_0_0_input_processor is
  signal \angle_step_current[12]_i_3_n_0\ : STD_LOGIC;
  signal \angle_step_current[12]_i_4_n_0\ : STD_LOGIC;
  signal \angle_step_current[12]_i_5_n_0\ : STD_LOGIC;
  signal \angle_step_current[16]_i_3_n_0\ : STD_LOGIC;
  signal \angle_step_current[16]_i_4_n_0\ : STD_LOGIC;
  signal \angle_step_current[16]_i_5_n_0\ : STD_LOGIC;
  signal \angle_step_current[16]_i_6_n_0\ : STD_LOGIC;
  signal \angle_step_current[1]_i_2_n_0\ : STD_LOGIC;
  signal \angle_step_current[20]_i_3_n_0\ : STD_LOGIC;
  signal \angle_step_current[20]_i_4_n_0\ : STD_LOGIC;
  signal \angle_step_current[20]_i_5_n_0\ : STD_LOGIC;
  signal \angle_step_current[20]_i_6_n_0\ : STD_LOGIC;
  signal \angle_step_current[24]_i_3_n_0\ : STD_LOGIC;
  signal \angle_step_current[24]_i_4_n_0\ : STD_LOGIC;
  signal \angle_step_current[24]_i_5_n_0\ : STD_LOGIC;
  signal \angle_step_current[24]_i_6_n_0\ : STD_LOGIC;
  signal \angle_step_current[28]_i_3_n_0\ : STD_LOGIC;
  signal \angle_step_current[28]_i_4_n_0\ : STD_LOGIC;
  signal \angle_step_current[28]_i_5_n_0\ : STD_LOGIC;
  signal \angle_step_current[28]_i_6_n_0\ : STD_LOGIC;
  signal \angle_step_current[2]_i_2_n_0\ : STD_LOGIC;
  signal \angle_step_current[30]_i_10_n_0\ : STD_LOGIC;
  signal \angle_step_current[30]_i_11_n_0\ : STD_LOGIC;
  signal \angle_step_current[30]_i_12_n_0\ : STD_LOGIC;
  signal \angle_step_current[30]_i_13_n_0\ : STD_LOGIC;
  signal \angle_step_current[30]_i_15_n_0\ : STD_LOGIC;
  signal \angle_step_current[30]_i_16_n_0\ : STD_LOGIC;
  signal \angle_step_current[30]_i_17_n_0\ : STD_LOGIC;
  signal \angle_step_current[30]_i_18_n_0\ : STD_LOGIC;
  signal \angle_step_current[30]_i_19_n_0\ : STD_LOGIC;
  signal \angle_step_current[30]_i_4_n_0\ : STD_LOGIC;
  signal \angle_step_current[30]_i_5_n_0\ : STD_LOGIC;
  signal \angle_step_current[30]_i_8_n_0\ : STD_LOGIC;
  signal \angle_step_current[30]_i_9_n_0\ : STD_LOGIC;
  signal \angle_step_current[3]_i_2_n_0\ : STD_LOGIC;
  signal \angle_step_current[4]_i_3_n_0\ : STD_LOGIC;
  signal \angle_step_current[4]_i_5_n_0\ : STD_LOGIC;
  signal \angle_step_current_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \angle_step_current_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \angle_step_current_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \angle_step_current_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \angle_step_current_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \angle_step_current_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \angle_step_current_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \angle_step_current_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \angle_step_current_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \angle_step_current_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \angle_step_current_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \angle_step_current_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \angle_step_current_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \angle_step_current_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \angle_step_current_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \angle_step_current_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \angle_step_current_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \angle_step_current_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \angle_step_current_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \angle_step_current_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \angle_step_current_reg[30]_i_7_n_3\ : STD_LOGIC;
  signal \angle_step_current_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \angle_step_current_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \angle_step_current_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \angle_step_current_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \angle_step_current_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \angle_step_current_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \angle_step_current_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \angle_step_current_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[0]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[10]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[11]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[12]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[13]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[14]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[15]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[16]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[17]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[18]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[19]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[1]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[20]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[21]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[22]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[23]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[24]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[25]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[26]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[27]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[28]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[29]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[2]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[30]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[3]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[4]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[5]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[6]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[7]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[8]\ : STD_LOGIC;
  signal \angle_step_current_reg_n_0_[9]\ : STD_LOGIC;
  signal angle_step_next : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal angle_step_next00_in : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \^angle_x\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \angle_x_current[0]_i_2_n_0\ : STD_LOGIC;
  signal \angle_x_current[2]_i_10_n_0\ : STD_LOGIC;
  signal \angle_x_current[2]_i_11_n_0\ : STD_LOGIC;
  signal \angle_x_current[2]_i_4_n_0\ : STD_LOGIC;
  signal \angle_x_current[2]_i_5_n_0\ : STD_LOGIC;
  signal \angle_x_current[2]_i_6_n_0\ : STD_LOGIC;
  signal \angle_x_current[2]_i_7_n_0\ : STD_LOGIC;
  signal \angle_x_current[2]_i_8_n_0\ : STD_LOGIC;
  signal \angle_x_current[2]_i_9_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_10_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_11_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_12_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_13_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_14_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_15_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_16_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_17_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_18_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_19_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_20_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_21_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_22_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_23_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_24_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_2_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_5_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_6_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_7_n_0\ : STD_LOGIC;
  signal \angle_x_current[3]_i_8_n_0\ : STD_LOGIC;
  signal \angle_x_current[4]_i_2_n_0\ : STD_LOGIC;
  signal \angle_x_current[5]_i_2_n_0\ : STD_LOGIC;
  signal \angle_x_current[6]_i_2_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_10_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_11_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_12_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_13_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_14_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_15_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_16_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_18_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_19_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_20_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_21_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_4_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_5_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_6_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_7_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_8_n_0\ : STD_LOGIC;
  signal \angle_x_current[7]_i_9_n_0\ : STD_LOGIC;
  signal \angle_x_current[8]_i_2_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_10_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_12_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_13_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_14_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_15_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_17_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_18_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_19_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_20_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_21_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_22_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_23_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_24_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_25_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_26_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_27_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_7_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_8_n_0\ : STD_LOGIC;
  signal \angle_x_current[9]_i_9_n_0\ : STD_LOGIC;
  signal \angle_x_current_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \angle_x_current_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \angle_x_current_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \angle_x_current_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \angle_x_current_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \angle_x_current_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \angle_x_current_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \angle_x_current_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \angle_x_current_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \angle_x_current_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \angle_x_current_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \angle_x_current_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \angle_x_current_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \angle_x_current_reg[3]_i_9_n_1\ : STD_LOGIC;
  signal \angle_x_current_reg[3]_i_9_n_2\ : STD_LOGIC;
  signal \angle_x_current_reg[3]_i_9_n_3\ : STD_LOGIC;
  signal \angle_x_current_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \angle_x_current_reg[7]_i_17_n_1\ : STD_LOGIC;
  signal \angle_x_current_reg[7]_i_17_n_2\ : STD_LOGIC;
  signal \angle_x_current_reg[7]_i_17_n_3\ : STD_LOGIC;
  signal \angle_x_current_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \angle_x_current_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \angle_x_current_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \angle_x_current_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \angle_x_current_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \angle_x_current_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \angle_x_current_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \angle_x_current_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \angle_x_current_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \angle_x_current_reg[9]_i_11_n_1\ : STD_LOGIC;
  signal \angle_x_current_reg[9]_i_11_n_2\ : STD_LOGIC;
  signal \angle_x_current_reg[9]_i_11_n_3\ : STD_LOGIC;
  signal \angle_x_current_reg[9]_i_16_n_3\ : STD_LOGIC;
  signal \angle_x_current_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal \angle_x_current_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal angle_x_next : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal angle_x_next1 : STD_LOGIC;
  signal angle_x_next10_in : STD_LOGIC;
  signal \^angle_y\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \angle_y_current[0]_i_2_n_0\ : STD_LOGIC;
  signal \angle_y_current[2]_i_10_n_0\ : STD_LOGIC;
  signal \angle_y_current[2]_i_11_n_0\ : STD_LOGIC;
  signal \angle_y_current[2]_i_4_n_0\ : STD_LOGIC;
  signal \angle_y_current[2]_i_5_n_0\ : STD_LOGIC;
  signal \angle_y_current[2]_i_6_n_0\ : STD_LOGIC;
  signal \angle_y_current[2]_i_7_n_0\ : STD_LOGIC;
  signal \angle_y_current[2]_i_8_n_0\ : STD_LOGIC;
  signal \angle_y_current[2]_i_9_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_10_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_11_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_12_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_13_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_14_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_15_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_16_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_17_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_18_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_19_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_2_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_5_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_6_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_7_n_0\ : STD_LOGIC;
  signal \angle_y_current[3]_i_8_n_0\ : STD_LOGIC;
  signal \angle_y_current[4]_i_2_n_0\ : STD_LOGIC;
  signal \angle_y_current[5]_i_2_n_0\ : STD_LOGIC;
  signal \angle_y_current[6]_i_2_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_10_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_11_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_12_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_13_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_14_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_15_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_16_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_18_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_19_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_20_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_21_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_4_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_5_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_6_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_7_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_8_n_0\ : STD_LOGIC;
  signal \angle_y_current[7]_i_9_n_0\ : STD_LOGIC;
  signal \angle_y_current[8]_i_2_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_10_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_11_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_13_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_14_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_15_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_16_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_18_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_19_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_20_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_21_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_22_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_23_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_24_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_25_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_26_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_27_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_28_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_8_n_0\ : STD_LOGIC;
  signal \angle_y_current[9]_i_9_n_0\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_3_n_4\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_3_n_5\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_3_n_6\ : STD_LOGIC;
  signal \angle_y_current_reg[2]_i_3_n_7\ : STD_LOGIC;
  signal \angle_y_current_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \angle_y_current_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \angle_y_current_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \angle_y_current_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \angle_y_current_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \angle_y_current_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \angle_y_current_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \angle_y_current_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \angle_y_current_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \angle_y_current_reg[3]_i_9_n_1\ : STD_LOGIC;
  signal \angle_y_current_reg[3]_i_9_n_2\ : STD_LOGIC;
  signal \angle_y_current_reg[3]_i_9_n_3\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_17_n_1\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_17_n_2\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_17_n_3\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_17_n_4\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_17_n_5\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_17_n_6\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_17_n_7\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \angle_y_current_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \angle_y_current_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \angle_y_current_reg[9]_i_12_n_1\ : STD_LOGIC;
  signal \angle_y_current_reg[9]_i_12_n_2\ : STD_LOGIC;
  signal \angle_y_current_reg[9]_i_12_n_3\ : STD_LOGIC;
  signal \angle_y_current_reg[9]_i_17_n_3\ : STD_LOGIC;
  signal \angle_y_current_reg[9]_i_17_n_6\ : STD_LOGIC;
  signal \angle_y_current_reg[9]_i_17_n_7\ : STD_LOGIC;
  signal \angle_y_current_reg[9]_i_4_n_3\ : STD_LOGIC;
  signal \angle_y_current_reg[9]_i_4_n_6\ : STD_LOGIC;
  signal \angle_y_current_reg[9]_i_4_n_7\ : STD_LOGIC;
  signal \angle_y_current_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal \angle_y_current_reg[9]_i_6_n_6\ : STD_LOGIC;
  signal \angle_y_current_reg[9]_i_6_n_7\ : STD_LOGIC;
  signal angle_y_next : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal angle_y_next1 : STD_LOGIC;
  signal angle_y_next10_in : STD_LOGIC;
  signal \^angle_z\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \angle_z_current[0]_i_2_n_0\ : STD_LOGIC;
  signal \angle_z_current[2]_i_10_n_0\ : STD_LOGIC;
  signal \angle_z_current[2]_i_11_n_0\ : STD_LOGIC;
  signal \angle_z_current[2]_i_4_n_0\ : STD_LOGIC;
  signal \angle_z_current[2]_i_5_n_0\ : STD_LOGIC;
  signal \angle_z_current[2]_i_6_n_0\ : STD_LOGIC;
  signal \angle_z_current[2]_i_7_n_0\ : STD_LOGIC;
  signal \angle_z_current[2]_i_8_n_0\ : STD_LOGIC;
  signal \angle_z_current[2]_i_9_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_11_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_12_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_13_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_14_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_15_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_16_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_17_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_18_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_19_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_20_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_2_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_6_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_7_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_8_n_0\ : STD_LOGIC;
  signal \angle_z_current[3]_i_9_n_0\ : STD_LOGIC;
  signal \angle_z_current[4]_i_2_n_0\ : STD_LOGIC;
  signal \angle_z_current[5]_i_2_n_0\ : STD_LOGIC;
  signal \angle_z_current[6]_i_2_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_10_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_11_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_12_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_13_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_14_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_15_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_16_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_18_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_19_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_20_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_21_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_4_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_5_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_6_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_7_n_0\ : STD_LOGIC;
  signal \angle_z_current[7]_i_9_n_0\ : STD_LOGIC;
  signal \angle_z_current[8]_i_2_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_10_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_11_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_13_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_14_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_15_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_16_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_18_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_19_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_20_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_21_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_22_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_23_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_24_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_25_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_26_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_27_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_28_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_8_n_0\ : STD_LOGIC;
  signal \angle_z_current[9]_i_9_n_0\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_3_n_4\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_3_n_5\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_3_n_6\ : STD_LOGIC;
  signal \angle_z_current_reg[2]_i_3_n_7\ : STD_LOGIC;
  signal \angle_z_current_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \angle_z_current_reg[3]_i_10_n_1\ : STD_LOGIC;
  signal \angle_z_current_reg[3]_i_10_n_2\ : STD_LOGIC;
  signal \angle_z_current_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \angle_z_current_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \angle_z_current_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \angle_z_current_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \angle_z_current_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \angle_z_current_reg[3]_i_4_n_4\ : STD_LOGIC;
  signal \angle_z_current_reg[3]_i_4_n_5\ : STD_LOGIC;
  signal \angle_z_current_reg[3]_i_4_n_6\ : STD_LOGIC;
  signal \angle_z_current_reg[3]_i_4_n_7\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_17_n_1\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_17_n_2\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_17_n_3\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_17_n_4\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_17_n_5\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_17_n_6\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_17_n_7\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \angle_z_current_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \angle_z_current_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \angle_z_current_reg[9]_i_12_n_1\ : STD_LOGIC;
  signal \angle_z_current_reg[9]_i_12_n_2\ : STD_LOGIC;
  signal \angle_z_current_reg[9]_i_12_n_3\ : STD_LOGIC;
  signal \angle_z_current_reg[9]_i_17_n_3\ : STD_LOGIC;
  signal \angle_z_current_reg[9]_i_17_n_6\ : STD_LOGIC;
  signal \angle_z_current_reg[9]_i_17_n_7\ : STD_LOGIC;
  signal \angle_z_current_reg[9]_i_4_n_3\ : STD_LOGIC;
  signal \angle_z_current_reg[9]_i_4_n_6\ : STD_LOGIC;
  signal \angle_z_current_reg[9]_i_4_n_7\ : STD_LOGIC;
  signal \angle_z_current_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal \angle_z_current_reg[9]_i_6_n_6\ : STD_LOGIC;
  signal \angle_z_current_reg[9]_i_6_n_7\ : STD_LOGIC;
  signal angle_z_next : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal angle_z_next1 : STD_LOGIC;
  signal angle_z_next10_in : STD_LOGIC;
  signal debounce_unit_step_angle_down_n_30 : STD_LOGIC;
  signal debounce_unit_step_angle_up_n_0 : STD_LOGIC;
  signal debounce_unit_step_angle_up_n_1 : STD_LOGIC;
  signal debounce_unit_x_down_n_1 : STD_LOGIC;
  signal debounce_unit_x_down_n_12 : STD_LOGIC;
  signal debounce_unit_x_up_n_0 : STD_LOGIC;
  signal debounce_unit_y_down_n_10 : STD_LOGIC;
  signal debounce_unit_y_up_n_0 : STD_LOGIC;
  signal debounce_unit_y_up_n_1 : STD_LOGIC;
  signal debounce_unit_z_down_n_0 : STD_LOGIC;
  signal debounce_unit_z_up_n_0 : STD_LOGIC;
  signal debounce_unit_z_up_n_1 : STD_LOGIC;
  signal down_z : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal minusOp1_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal state_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal up_y : STD_LOGIC;
  signal \NLW_angle_step_current_reg[30]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_step_current_reg[30]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_x_current_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_angle_x_current_reg[3]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_x_current_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_x_current_reg[3]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_x_current_reg[9]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_x_current_reg[9]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_x_current_reg[9]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_x_current_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_x_current_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_x_current_reg[9]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_x_current_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_x_current_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_x_current_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_y_current_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_angle_y_current_reg[3]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_y_current_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_y_current_reg[3]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_y_current_reg[9]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_y_current_reg[9]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_y_current_reg[9]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_y_current_reg[9]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_y_current_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_y_current_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_y_current_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_y_current_reg[9]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_y_current_reg[9]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_z_current_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_angle_z_current_reg[3]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_z_current_reg[3]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_z_current_reg[3]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_z_current_reg[9]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_z_current_reg[9]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_z_current_reg[9]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_z_current_reg[9]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_z_current_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_z_current_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_z_current_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_z_current_reg[9]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_angle_z_current_reg[9]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \angle_step_current[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \angle_step_current[1]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \angle_step_current[2]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \angle_step_current[30]_i_10\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \angle_step_current[30]_i_17\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \angle_step_current[30]_i_9\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \angle_step_current[4]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \angle_x_current[0]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \angle_x_current[3]_i_20\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \angle_x_current[3]_i_21\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \angle_x_current[3]_i_24\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \angle_x_current[5]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \angle_x_current[6]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \angle_x_current[8]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \angle_x_current[9]_i_7\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \angle_y_current[5]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \angle_y_current[6]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \angle_y_current[8]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \angle_y_current[9]_i_8\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \angle_z_current[0]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \angle_z_current[5]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \angle_z_current[6]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \angle_z_current[8]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \angle_z_current[9]_i_8\ : label is "soft_lutpair62";
begin
  angle_x(9 downto 0) <= \^angle_x\(9 downto 0);
  angle_y(9 downto 0) <= \^angle_y\(9 downto 0);
  angle_z(9 downto 0) <= \^angle_z\(9 downto 0);
\angle_step_current[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\angle_step_current[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[12]\,
      O => \angle_step_current[12]_i_3_n_0\
    );
\angle_step_current[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[11]\,
      O => \angle_step_current[12]_i_4_n_0\
    );
\angle_step_current[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[10]\,
      O => \angle_step_current[12]_i_5_n_0\
    );
\angle_step_current[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[9]\,
      O => \p_0_in__0\(9)
    );
\angle_step_current[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[16]\,
      O => \angle_step_current[16]_i_3_n_0\
    );
\angle_step_current[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[15]\,
      O => \angle_step_current[16]_i_4_n_0\
    );
\angle_step_current[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[14]\,
      O => \angle_step_current[16]_i_5_n_0\
    );
\angle_step_current[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[13]\,
      O => \angle_step_current[16]_i_6_n_0\
    );
\angle_step_current[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[0]\,
      I1 => \angle_step_current_reg_n_0_[1]\,
      O => \angle_step_current[1]_i_2_n_0\
    );
\angle_step_current[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[20]\,
      O => \angle_step_current[20]_i_3_n_0\
    );
\angle_step_current[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[19]\,
      O => \angle_step_current[20]_i_4_n_0\
    );
\angle_step_current[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[18]\,
      O => \angle_step_current[20]_i_5_n_0\
    );
\angle_step_current[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[17]\,
      O => \angle_step_current[20]_i_6_n_0\
    );
\angle_step_current[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[24]\,
      O => \angle_step_current[24]_i_3_n_0\
    );
\angle_step_current[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[23]\,
      O => \angle_step_current[24]_i_4_n_0\
    );
\angle_step_current[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[22]\,
      O => \angle_step_current[24]_i_5_n_0\
    );
\angle_step_current[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[21]\,
      O => \angle_step_current[24]_i_6_n_0\
    );
\angle_step_current[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[28]\,
      O => \angle_step_current[28]_i_3_n_0\
    );
\angle_step_current[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[27]\,
      O => \angle_step_current[28]_i_4_n_0\
    );
\angle_step_current[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[26]\,
      O => \angle_step_current[28]_i_5_n_0\
    );
\angle_step_current[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[25]\,
      O => \angle_step_current[28]_i_6_n_0\
    );
\angle_step_current[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[2]\,
      I1 => \angle_step_current_reg_n_0_[1]\,
      I2 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_step_current[2]_i_2_n_0\
    );
\angle_step_current[30]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[22]\,
      I1 => \angle_step_current_reg_n_0_[15]\,
      O => \angle_step_current[30]_i_10_n_0\
    );
\angle_step_current[30]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[25]\,
      I1 => \angle_step_current_reg_n_0_[11]\,
      I2 => \angle_step_current_reg_n_0_[24]\,
      I3 => \angle_step_current[30]_i_18_n_0\,
      O => \angle_step_current[30]_i_11_n_0\
    );
\angle_step_current[30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[20]\,
      I1 => \angle_step_current_reg_n_0_[30]\,
      I2 => \angle_step_current_reg_n_0_[17]\,
      I3 => \angle_step_current_reg_n_0_[23]\,
      O => \angle_step_current[30]_i_12_n_0\
    );
\angle_step_current[30]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[10]\,
      I1 => \angle_step_current_reg_n_0_[9]\,
      I2 => \angle_step_current_reg_n_0_[16]\,
      I3 => \angle_step_current_reg_n_0_[8]\,
      I4 => \angle_step_current[30]_i_19_n_0\,
      O => \angle_step_current[30]_i_13_n_0\
    );
\angle_step_current[30]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[30]\,
      O => \angle_step_current[30]_i_15_n_0\
    );
\angle_step_current[30]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[29]\,
      O => \angle_step_current[30]_i_16_n_0\
    );
\angle_step_current[30]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \angle_step_current[30]_i_11_n_0\,
      I1 => \angle_step_current_reg_n_0_[18]\,
      I2 => \angle_step_current_reg_n_0_[4]\,
      I3 => \angle_step_current_reg_n_0_[22]\,
      I4 => \angle_step_current_reg_n_0_[15]\,
      O => \angle_step_current[30]_i_17_n_0\
    );
\angle_step_current[30]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[28]\,
      I1 => \angle_step_current_reg_n_0_[29]\,
      I2 => \angle_step_current_reg_n_0_[26]\,
      I3 => \angle_step_current_reg_n_0_[27]\,
      O => \angle_step_current[30]_i_18_n_0\
    );
\angle_step_current[30]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[19]\,
      I1 => \angle_step_current_reg_n_0_[21]\,
      I2 => \angle_step_current_reg_n_0_[13]\,
      I3 => \angle_step_current_reg_n_0_[14]\,
      O => \angle_step_current[30]_i_19_n_0\
    );
\angle_step_current[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \angle_step_current[30]_i_9_n_0\,
      I1 => \angle_step_current_reg_n_0_[3]\,
      I2 => \angle_step_current[30]_i_10_n_0\,
      I3 => \angle_step_current_reg_n_0_[4]\,
      I4 => \angle_step_current_reg_n_0_[18]\,
      I5 => \angle_step_current[30]_i_11_n_0\,
      O => \angle_step_current[30]_i_4_n_0\
    );
\angle_step_current[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \angle_step_current[30]_i_12_n_0\,
      I1 => \angle_step_current_reg_n_0_[7]\,
      I2 => \angle_step_current_reg_n_0_[6]\,
      I3 => \angle_step_current_reg_n_0_[5]\,
      I4 => \angle_step_current_reg_n_0_[12]\,
      I5 => \angle_step_current[30]_i_13_n_0\,
      O => \angle_step_current[30]_i_5_n_0\
    );
\angle_step_current[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \angle_step_current[30]_i_5_n_0\,
      I1 => \angle_step_current[30]_i_17_n_0\,
      I2 => \angle_step_current_reg_n_0_[3]\,
      I3 => \angle_step_current_reg_n_0_[0]\,
      I4 => \angle_step_current_reg_n_0_[1]\,
      I5 => \angle_step_current_reg_n_0_[2]\,
      O => \angle_step_current[30]_i_8_n_0\
    );
\angle_step_current[30]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[2]\,
      I1 => \angle_step_current_reg_n_0_[1]\,
      I2 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_step_current[30]_i_9_n_0\
    );
\angle_step_current[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[2]\,
      I1 => \angle_step_current_reg_n_0_[1]\,
      I2 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_step_current[3]_i_2_n_0\
    );
\angle_step_current[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[4]\,
      I1 => \angle_step_current_reg_n_0_[3]\,
      I2 => \angle_step_current_reg_n_0_[2]\,
      I3 => \angle_step_current_reg_n_0_[1]\,
      I4 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_step_current[4]_i_3_n_0\
    );
\angle_step_current[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[4]\,
      O => \p_0_in__0\(4)
    );
\angle_step_current[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      O => \angle_step_current[4]_i_5_n_0\
    );
\angle_step_current[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[2]\,
      O => \p_0_in__0\(2)
    );
\angle_step_current[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\angle_step_current[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[8]\,
      O => \p_0_in__0\(8)
    );
\angle_step_current[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[7]\,
      O => \p_0_in__0\(7)
    );
\angle_step_current[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[6]\,
      O => \p_0_in__0\(6)
    );
\angle_step_current[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[5]\,
      O => \p_0_in__0\(5)
    );
\angle_step_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => p_0_in(0),
      Q => \angle_step_current_reg_n_0_[0]\,
      R => '0'
    );
\angle_step_current_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(10),
      Q => \angle_step_current_reg_n_0_[10]\,
      R => '0'
    );
\angle_step_current_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(11),
      Q => \angle_step_current_reg_n_0_[11]\,
      R => '0'
    );
\angle_step_current_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(12),
      Q => \angle_step_current_reg_n_0_[12]\,
      R => '0'
    );
\angle_step_current_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_step_current_reg[8]_i_2_n_0\,
      CO(3) => \angle_step_current_reg[12]_i_2_n_0\,
      CO(2) => \angle_step_current_reg[12]_i_2_n_1\,
      CO(1) => \angle_step_current_reg[12]_i_2_n_2\,
      CO(0) => \angle_step_current_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \angle_step_current_reg_n_0_[12]\,
      DI(2) => \angle_step_current_reg_n_0_[11]\,
      DI(1) => \angle_step_current_reg_n_0_[10]\,
      DI(0) => \angle_step_current_reg_n_0_[9]\,
      O(3 downto 0) => angle_step_next00_in(12 downto 9),
      S(3) => \angle_step_current[12]_i_3_n_0\,
      S(2) => \angle_step_current[12]_i_4_n_0\,
      S(1) => \angle_step_current[12]_i_5_n_0\,
      S(0) => \p_0_in__0\(9)
    );
\angle_step_current_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(13),
      Q => \angle_step_current_reg_n_0_[13]\,
      R => '0'
    );
\angle_step_current_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(14),
      Q => \angle_step_current_reg_n_0_[14]\,
      R => '0'
    );
\angle_step_current_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(15),
      Q => \angle_step_current_reg_n_0_[15]\,
      R => '0'
    );
\angle_step_current_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(16),
      Q => \angle_step_current_reg_n_0_[16]\,
      R => '0'
    );
\angle_step_current_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_step_current_reg[12]_i_2_n_0\,
      CO(3) => \angle_step_current_reg[16]_i_2_n_0\,
      CO(2) => \angle_step_current_reg[16]_i_2_n_1\,
      CO(1) => \angle_step_current_reg[16]_i_2_n_2\,
      CO(0) => \angle_step_current_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \angle_step_current_reg_n_0_[16]\,
      DI(2) => \angle_step_current_reg_n_0_[15]\,
      DI(1) => \angle_step_current_reg_n_0_[14]\,
      DI(0) => \angle_step_current_reg_n_0_[13]\,
      O(3 downto 0) => angle_step_next00_in(16 downto 13),
      S(3) => \angle_step_current[16]_i_3_n_0\,
      S(2) => \angle_step_current[16]_i_4_n_0\,
      S(1) => \angle_step_current[16]_i_5_n_0\,
      S(0) => \angle_step_current[16]_i_6_n_0\
    );
\angle_step_current_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(17),
      Q => \angle_step_current_reg_n_0_[17]\,
      R => '0'
    );
\angle_step_current_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(18),
      Q => \angle_step_current_reg_n_0_[18]\,
      R => '0'
    );
\angle_step_current_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(19),
      Q => \angle_step_current_reg_n_0_[19]\,
      R => '0'
    );
\angle_step_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(1),
      Q => \angle_step_current_reg_n_0_[1]\,
      R => '0'
    );
\angle_step_current_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(20),
      Q => \angle_step_current_reg_n_0_[20]\,
      R => '0'
    );
\angle_step_current_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_step_current_reg[16]_i_2_n_0\,
      CO(3) => \angle_step_current_reg[20]_i_2_n_0\,
      CO(2) => \angle_step_current_reg[20]_i_2_n_1\,
      CO(1) => \angle_step_current_reg[20]_i_2_n_2\,
      CO(0) => \angle_step_current_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \angle_step_current_reg_n_0_[20]\,
      DI(2) => \angle_step_current_reg_n_0_[19]\,
      DI(1) => \angle_step_current_reg_n_0_[18]\,
      DI(0) => \angle_step_current_reg_n_0_[17]\,
      O(3 downto 0) => angle_step_next00_in(20 downto 17),
      S(3) => \angle_step_current[20]_i_3_n_0\,
      S(2) => \angle_step_current[20]_i_4_n_0\,
      S(1) => \angle_step_current[20]_i_5_n_0\,
      S(0) => \angle_step_current[20]_i_6_n_0\
    );
\angle_step_current_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(21),
      Q => \angle_step_current_reg_n_0_[21]\,
      R => '0'
    );
\angle_step_current_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(22),
      Q => \angle_step_current_reg_n_0_[22]\,
      R => '0'
    );
\angle_step_current_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(23),
      Q => \angle_step_current_reg_n_0_[23]\,
      R => '0'
    );
\angle_step_current_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(24),
      Q => \angle_step_current_reg_n_0_[24]\,
      R => '0'
    );
\angle_step_current_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_step_current_reg[20]_i_2_n_0\,
      CO(3) => \angle_step_current_reg[24]_i_2_n_0\,
      CO(2) => \angle_step_current_reg[24]_i_2_n_1\,
      CO(1) => \angle_step_current_reg[24]_i_2_n_2\,
      CO(0) => \angle_step_current_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \angle_step_current_reg_n_0_[24]\,
      DI(2) => \angle_step_current_reg_n_0_[23]\,
      DI(1) => \angle_step_current_reg_n_0_[22]\,
      DI(0) => \angle_step_current_reg_n_0_[21]\,
      O(3 downto 0) => angle_step_next00_in(24 downto 21),
      S(3) => \angle_step_current[24]_i_3_n_0\,
      S(2) => \angle_step_current[24]_i_4_n_0\,
      S(1) => \angle_step_current[24]_i_5_n_0\,
      S(0) => \angle_step_current[24]_i_6_n_0\
    );
\angle_step_current_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(25),
      Q => \angle_step_current_reg_n_0_[25]\,
      R => '0'
    );
\angle_step_current_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(26),
      Q => \angle_step_current_reg_n_0_[26]\,
      R => '0'
    );
\angle_step_current_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(27),
      Q => \angle_step_current_reg_n_0_[27]\,
      R => '0'
    );
\angle_step_current_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(28),
      Q => \angle_step_current_reg_n_0_[28]\,
      R => '0'
    );
\angle_step_current_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_step_current_reg[24]_i_2_n_0\,
      CO(3) => \angle_step_current_reg[28]_i_2_n_0\,
      CO(2) => \angle_step_current_reg[28]_i_2_n_1\,
      CO(1) => \angle_step_current_reg[28]_i_2_n_2\,
      CO(0) => \angle_step_current_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \angle_step_current_reg_n_0_[28]\,
      DI(2) => \angle_step_current_reg_n_0_[27]\,
      DI(1) => \angle_step_current_reg_n_0_[26]\,
      DI(0) => \angle_step_current_reg_n_0_[25]\,
      O(3 downto 0) => angle_step_next00_in(28 downto 25),
      S(3) => \angle_step_current[28]_i_3_n_0\,
      S(2) => \angle_step_current[28]_i_4_n_0\,
      S(1) => \angle_step_current[28]_i_5_n_0\,
      S(0) => \angle_step_current[28]_i_6_n_0\
    );
\angle_step_current_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(29),
      Q => \angle_step_current_reg_n_0_[29]\,
      R => '0'
    );
\angle_step_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(2),
      Q => \angle_step_current_reg_n_0_[2]\,
      R => '0'
    );
\angle_step_current_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(30),
      Q => \angle_step_current_reg_n_0_[30]\,
      R => '0'
    );
\angle_step_current_reg[30]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_step_current_reg[28]_i_2_n_0\,
      CO(3 downto 1) => \NLW_angle_step_current_reg[30]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \angle_step_current_reg[30]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \angle_step_current_reg_n_0_[29]\,
      O(3 downto 2) => \NLW_angle_step_current_reg[30]_i_7_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => angle_step_next00_in(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \angle_step_current[30]_i_15_n_0\,
      S(0) => \angle_step_current[30]_i_16_n_0\
    );
\angle_step_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(3),
      Q => \angle_step_current_reg_n_0_[3]\,
      R => '0'
    );
\angle_step_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(4),
      Q => \angle_step_current_reg_n_0_[4]\,
      R => '0'
    );
\angle_step_current_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_step_current_reg[4]_i_2_n_0\,
      CO(2) => \angle_step_current_reg[4]_i_2_n_1\,
      CO(1) => \angle_step_current_reg[4]_i_2_n_2\,
      CO(0) => \angle_step_current_reg[4]_i_2_n_3\,
      CYINIT => \angle_step_current_reg_n_0_[0]\,
      DI(3) => \angle_step_current_reg_n_0_[4]\,
      DI(2) => \angle_step_current_reg_n_0_[3]\,
      DI(1) => \angle_step_current_reg_n_0_[2]\,
      DI(0) => \angle_step_current_reg_n_0_[1]\,
      O(3 downto 0) => angle_step_next00_in(4 downto 1),
      S(3) => \p_0_in__0\(4),
      S(2) => \angle_step_current[4]_i_5_n_0\,
      S(1 downto 0) => \p_0_in__0\(2 downto 1)
    );
\angle_step_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(5),
      Q => \angle_step_current_reg_n_0_[5]\,
      R => '0'
    );
\angle_step_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(6),
      Q => \angle_step_current_reg_n_0_[6]\,
      R => '0'
    );
\angle_step_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(7),
      Q => \angle_step_current_reg_n_0_[7]\,
      R => '0'
    );
\angle_step_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(8),
      Q => \angle_step_current_reg_n_0_[8]\,
      R => '0'
    );
\angle_step_current_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_step_current_reg[4]_i_2_n_0\,
      CO(3) => \angle_step_current_reg[8]_i_2_n_0\,
      CO(2) => \angle_step_current_reg[8]_i_2_n_1\,
      CO(1) => \angle_step_current_reg[8]_i_2_n_2\,
      CO(0) => \angle_step_current_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \angle_step_current_reg_n_0_[8]\,
      DI(2) => \angle_step_current_reg_n_0_[7]\,
      DI(1) => \angle_step_current_reg_n_0_[6]\,
      DI(0) => \angle_step_current_reg_n_0_[5]\,
      O(3 downto 0) => angle_step_next00_in(8 downto 5),
      S(3 downto 0) => \p_0_in__0\(8 downto 5)
    );
\angle_step_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_step_angle_down_n_30,
      D => angle_step_next(9),
      Q => \angle_step_current_reg_n_0_[9]\,
      R => '0'
    );
\angle_x_current[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[0]\,
      I1 => \^angle_x\(0),
      I2 => angle_x_next10_in,
      I3 => minusOp(0),
      O => \angle_x_current[0]_i_2_n_0\
    );
\angle_x_current[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[1]\,
      I1 => \^angle_x\(1),
      O => \angle_x_current[2]_i_10_n_0\
    );
\angle_x_current[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^angle_x\(0),
      I1 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_x_current[2]_i_11_n_0\
    );
\angle_x_current[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_x\(3),
      O => \angle_x_current[2]_i_4_n_0\
    );
\angle_x_current[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[2]\,
      I1 => \^angle_x\(2),
      O => \angle_x_current[2]_i_5_n_0\
    );
\angle_x_current[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[1]\,
      I1 => \^angle_x\(1),
      O => \angle_x_current[2]_i_6_n_0\
    );
\angle_x_current[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^angle_x\(0),
      I1 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_x_current[2]_i_7_n_0\
    );
\angle_x_current[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_x\(3),
      O => \angle_x_current[2]_i_8_n_0\
    );
\angle_x_current[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[2]\,
      I1 => \^angle_x\(2),
      O => \angle_x_current[2]_i_9_n_0\
    );
\angle_x_current[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => \^angle_x\(9),
      I1 => \angle_x_current[3]_i_20_n_0\,
      I2 => \^angle_x\(8),
      I3 => \angle_x_current[3]_i_21_n_0\,
      O => \angle_x_current[3]_i_10_n_0\
    );
\angle_x_current[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \angle_x_current[3]_i_20_n_0\,
      I1 => \^angle_x\(9),
      I2 => \angle_x_current[3]_i_21_n_0\,
      I3 => \^angle_x\(8),
      O => \angle_x_current[3]_i_11_n_0\
    );
\angle_x_current[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A83E802A"
    )
        port map (
      I0 => \^angle_x\(7),
      I1 => \angle_x_current[3]_i_22_n_0\,
      I2 => \angle_step_current_reg_n_0_[6]\,
      I3 => \angle_step_current_reg_n_0_[7]\,
      I4 => \^angle_x\(6),
      O => \angle_x_current[3]_i_12_n_0\
    );
\angle_x_current[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^angle_x\(5),
      I1 => \angle_x_current[3]_i_23_n_0\,
      I2 => \^angle_x\(4),
      I3 => \angle_x_current[3]_i_24_n_0\,
      O => \angle_x_current[3]_i_13_n_0\
    );
\angle_x_current[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8883EEEA0002AAA8"
    )
        port map (
      I0 => \^angle_x\(3),
      I1 => \angle_step_current_reg_n_0_[2]\,
      I2 => \angle_step_current_reg_n_0_[1]\,
      I3 => \angle_step_current_reg_n_0_[0]\,
      I4 => \angle_step_current_reg_n_0_[3]\,
      I5 => \^angle_x\(2),
      O => \angle_x_current[3]_i_14_n_0\
    );
\angle_x_current[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B2"
    )
        port map (
      I0 => \^angle_x\(1),
      I1 => \angle_step_current_reg_n_0_[1]\,
      I2 => \^angle_x\(0),
      I3 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_x_current[3]_i_15_n_0\
    );
\angle_x_current[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090990"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[7]\,
      I1 => \^angle_x\(7),
      I2 => \angle_step_current_reg_n_0_[6]\,
      I3 => \angle_x_current[3]_i_22_n_0\,
      I4 => \^angle_x\(6),
      O => \angle_x_current[3]_i_16_n_0\
    );
\angle_x_current[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_x_current[3]_i_23_n_0\,
      I1 => \^angle_x\(5),
      I2 => \angle_x_current[3]_i_24_n_0\,
      I3 => \^angle_x\(4),
      O => \angle_x_current[3]_i_17_n_0\
    );
\angle_x_current[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909099090909006"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_x\(3),
      I2 => \angle_step_current_reg_n_0_[2]\,
      I3 => \angle_step_current_reg_n_0_[1]\,
      I4 => \angle_step_current_reg_n_0_[0]\,
      I5 => \^angle_x\(2),
      O => \angle_x_current[3]_i_18_n_0\
    );
\angle_x_current[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
        port map (
      I0 => \^angle_x\(0),
      I1 => \angle_step_current_reg_n_0_[0]\,
      I2 => \angle_step_current_reg_n_0_[1]\,
      I3 => \^angle_x\(1),
      O => \angle_x_current[3]_i_19_n_0\
    );
\angle_x_current[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp1_in(3),
      I1 => angle_x_next10_in,
      I2 => minusOp(3),
      O => \angle_x_current[3]_i_2_n_0\
    );
\angle_x_current[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995555"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[9]\,
      I1 => \angle_step_current_reg_n_0_[7]\,
      I2 => \angle_step_current_reg_n_0_[6]\,
      I3 => \angle_x_current[3]_i_22_n_0\,
      I4 => \angle_step_current_reg_n_0_[8]\,
      O => \angle_x_current[3]_i_20_n_0\
    );
\angle_x_current[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA95"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[8]\,
      I1 => \angle_x_current[3]_i_22_n_0\,
      I2 => \angle_step_current_reg_n_0_[6]\,
      I3 => \angle_step_current_reg_n_0_[7]\,
      O => \angle_x_current[3]_i_21_n_0\
    );
\angle_x_current[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888880"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[5]\,
      I1 => \angle_step_current_reg_n_0_[3]\,
      I2 => \angle_step_current_reg_n_0_[0]\,
      I3 => \angle_step_current_reg_n_0_[1]\,
      I4 => \angle_step_current_reg_n_0_[2]\,
      I5 => \angle_step_current_reg_n_0_[4]\,
      O => \angle_x_current[3]_i_22_n_0\
    );
\angle_x_current[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA99999995"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[5]\,
      I1 => \angle_step_current_reg_n_0_[3]\,
      I2 => \angle_step_current_reg_n_0_[0]\,
      I3 => \angle_step_current_reg_n_0_[1]\,
      I4 => \angle_step_current_reg_n_0_[2]\,
      I5 => \angle_step_current_reg_n_0_[4]\,
      O => \angle_x_current[3]_i_23_n_0\
    );
\angle_x_current[3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[4]\,
      I1 => \angle_step_current_reg_n_0_[2]\,
      I2 => \angle_step_current_reg_n_0_[1]\,
      I3 => \angle_step_current_reg_n_0_[0]\,
      I4 => \angle_step_current_reg_n_0_[3]\,
      O => \angle_x_current[3]_i_24_n_0\
    );
\angle_x_current[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_x\(3),
      I1 => \angle_step_current_reg_n_0_[3]\,
      O => \angle_x_current[3]_i_5_n_0\
    );
\angle_x_current[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_x\(2),
      I1 => \angle_step_current_reg_n_0_[2]\,
      O => \angle_x_current[3]_i_6_n_0\
    );
\angle_x_current[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_x\(1),
      I1 => \angle_step_current_reg_n_0_[1]\,
      O => \angle_x_current[3]_i_7_n_0\
    );
\angle_x_current[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[0]\,
      I1 => \^angle_x\(0),
      O => \angle_x_current[3]_i_8_n_0\
    );
\angle_x_current[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => plusOp(4),
      I1 => plusOp(3),
      I2 => angle_x_next1,
      O => \angle_x_current[4]_i_2_n_0\
    );
\angle_x_current[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => plusOp(5),
      I1 => plusOp(4),
      I2 => plusOp(3),
      I3 => angle_x_next1,
      O => \angle_x_current[5]_i_2_n_0\
    );
\angle_x_current[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFE000"
    )
        port map (
      I0 => plusOp(4),
      I1 => plusOp(3),
      I2 => plusOp(5),
      I3 => angle_x_next1,
      I4 => plusOp(6),
      O => \angle_x_current[6]_i_2_n_0\
    );
\angle_x_current[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^angle_x\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      I2 => \^angle_x\(6),
      I3 => \angle_step_current_reg_n_0_[6]\,
      O => \angle_x_current[7]_i_10_n_0\
    );
\angle_x_current[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^angle_x\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      I2 => \angle_step_current_reg_n_0_[4]\,
      I3 => \^angle_x\(4),
      O => \angle_x_current[7]_i_11_n_0\
    );
\angle_x_current[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_x\(4),
      I2 => \angle_step_current_reg_n_0_[4]\,
      O => \angle_x_current[7]_i_12_n_0\
    );
\angle_x_current[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[7]\,
      I1 => \^angle_x\(7),
      O => \angle_x_current[7]_i_13_n_0\
    );
\angle_x_current[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[6]\,
      I1 => \^angle_x\(6),
      O => \angle_x_current[7]_i_14_n_0\
    );
\angle_x_current[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[5]\,
      I1 => \^angle_x\(5),
      O => \angle_x_current[7]_i_15_n_0\
    );
\angle_x_current[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[4]\,
      I1 => \^angle_x\(4),
      O => \angle_x_current[7]_i_16_n_0\
    );
\angle_x_current[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_x\(7),
      I1 => \angle_step_current_reg_n_0_[7]\,
      O => \angle_x_current[7]_i_18_n_0\
    );
\angle_x_current[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_x\(6),
      I1 => \angle_step_current_reg_n_0_[6]\,
      O => \angle_x_current[7]_i_19_n_0\
    );
\angle_x_current[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_x\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      O => \angle_x_current[7]_i_20_n_0\
    );
\angle_x_current[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_x\(4),
      I1 => \angle_step_current_reg_n_0_[4]\,
      O => \angle_x_current[7]_i_21_n_0\
    );
\angle_x_current[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99955555AAAAAAAA"
    )
        port map (
      I0 => plusOp(7),
      I1 => plusOp(6),
      I2 => plusOp(4),
      I3 => plusOp(3),
      I4 => plusOp(5),
      I5 => angle_x_next1,
      O => \angle_x_current[7]_i_4_n_0\
    );
\angle_x_current[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^angle_x\(6),
      I1 => \angle_step_current_reg_n_0_[6]\,
      O => \angle_x_current[7]_i_5_n_0\
    );
\angle_x_current[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^angle_x\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      O => \angle_x_current[7]_i_6_n_0\
    );
\angle_x_current[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_x\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      O => \angle_x_current[7]_i_7_n_0\
    );
\angle_x_current[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      O => \angle_x_current[7]_i_8_n_0\
    );
\angle_x_current[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[6]\,
      I1 => \^angle_x\(6),
      I2 => \^angle_x\(7),
      I3 => \angle_step_current_reg_n_0_[7]\,
      O => \angle_x_current[7]_i_9_n_0\
    );
\angle_x_current[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => plusOp(8),
      I1 => \angle_x_current[9]_i_17_n_0\,
      I2 => angle_x_next1,
      O => \angle_x_current[8]_i_2_n_0\
    );
\angle_x_current[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^angle_x\(8),
      I1 => \angle_step_current_reg_n_0_[8]\,
      I2 => \angle_step_current_reg_n_0_[7]\,
      I3 => \^angle_x\(7),
      O => \angle_x_current[9]_i_10_n_0\
    );
\angle_x_current[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[8]\,
      I1 => \^angle_x\(8),
      I2 => \^angle_x\(9),
      I3 => \angle_step_current_reg_n_0_[9]\,
      O => \angle_x_current[9]_i_12_n_0\
    );
\angle_x_current[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[9]\,
      I1 => \^angle_x\(9),
      I2 => \angle_step_current_reg_n_0_[8]\,
      I3 => \^angle_x\(8),
      O => \angle_x_current[9]_i_13_n_0\
    );
\angle_x_current[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^angle_x\(9),
      I1 => \angle_step_current_reg_n_0_[9]\,
      O => \angle_x_current[9]_i_14_n_0\
    );
\angle_x_current[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[8]\,
      I1 => \^angle_x\(8),
      O => \angle_x_current[9]_i_15_n_0\
    );
\angle_x_current[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11155555"
    )
        port map (
      I0 => plusOp(7),
      I1 => plusOp(5),
      I2 => plusOp(3),
      I3 => plusOp(4),
      I4 => plusOp(6),
      O => \angle_x_current[9]_i_17_n_0\
    );
\angle_x_current[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^angle_x\(6),
      I1 => \angle_step_current_reg_n_0_[6]\,
      I2 => \^angle_x\(7),
      I3 => \angle_step_current_reg_n_0_[7]\,
      O => \angle_x_current[9]_i_18_n_0\
    );
\angle_x_current[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^angle_x\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      I2 => \angle_step_current_reg_n_0_[4]\,
      I3 => \^angle_x\(4),
      O => \angle_x_current[9]_i_19_n_0\
    );
\angle_x_current[9]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^angle_x\(3),
      I1 => \angle_step_current_reg_n_0_[3]\,
      I2 => \angle_step_current_reg_n_0_[2]\,
      I3 => \^angle_x\(2),
      O => \angle_x_current[9]_i_20_n_0\
    );
\angle_x_current[9]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^angle_x\(1),
      I1 => \angle_step_current_reg_n_0_[1]\,
      I2 => \angle_step_current_reg_n_0_[0]\,
      I3 => \^angle_x\(0),
      O => \angle_x_current[9]_i_21_n_0\
    );
\angle_x_current[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[7]\,
      I1 => \^angle_x\(7),
      I2 => \angle_step_current_reg_n_0_[6]\,
      I3 => \^angle_x\(6),
      O => \angle_x_current[9]_i_22_n_0\
    );
\angle_x_current[9]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[5]\,
      I1 => \^angle_x\(5),
      I2 => \angle_step_current_reg_n_0_[4]\,
      I3 => \^angle_x\(4),
      O => \angle_x_current[9]_i_23_n_0\
    );
\angle_x_current[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_x\(3),
      I2 => \angle_step_current_reg_n_0_[2]\,
      I3 => \^angle_x\(2),
      O => \angle_x_current[9]_i_24_n_0\
    );
\angle_x_current[9]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[1]\,
      I1 => \^angle_x\(1),
      I2 => \^angle_x\(0),
      I3 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_x_current[9]_i_25_n_0\
    );
\angle_x_current[9]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[9]\,
      I1 => \^angle_x\(9),
      O => \angle_x_current[9]_i_26_n_0\
    );
\angle_x_current[9]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_x\(8),
      I1 => \angle_step_current_reg_n_0_[8]\,
      O => \angle_x_current[9]_i_27_n_0\
    );
\angle_x_current[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => plusOp(9),
      I1 => plusOp(8),
      I2 => \angle_x_current[9]_i_17_n_0\,
      I3 => angle_x_next1,
      O => \angle_x_current[9]_i_7_n_0\
    );
\angle_x_current[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_x\(8),
      I1 => \angle_step_current_reg_n_0_[8]\,
      O => \angle_x_current[9]_i_8_n_0\
    );
\angle_x_current[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[9]\,
      I1 => \^angle_x\(9),
      I2 => \^angle_x\(8),
      I3 => \angle_step_current_reg_n_0_[8]\,
      O => \angle_x_current[9]_i_9_n_0\
    );
\angle_x_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_x_up_n_0,
      D => angle_x_next(0),
      Q => \^angle_x\(0),
      R => '0'
    );
\angle_x_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_x_up_n_0,
      D => angle_x_next(1),
      Q => \^angle_x\(1),
      R => '0'
    );
\angle_x_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_x_up_n_0,
      D => angle_x_next(2),
      Q => \^angle_x\(2),
      R => '0'
    );
\angle_x_current_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_x_current_reg[2]_i_2_n_0\,
      CO(2) => \angle_x_current_reg[2]_i_2_n_1\,
      CO(1) => \angle_x_current_reg[2]_i_2_n_2\,
      CO(0) => \angle_x_current_reg[2]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \angle_step_current_reg_n_0_[3]\,
      DI(2 downto 0) => \^angle_x\(2 downto 0),
      O(3 downto 1) => minusOp1_in(3 downto 1),
      O(0) => \NLW_angle_x_current_reg[2]_i_2_O_UNCONNECTED\(0),
      S(3) => \angle_x_current[2]_i_4_n_0\,
      S(2) => \angle_x_current[2]_i_5_n_0\,
      S(1) => \angle_x_current[2]_i_6_n_0\,
      S(0) => \angle_x_current[2]_i_7_n_0\
    );
\angle_x_current_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_x_current_reg[2]_i_3_n_0\,
      CO(2) => \angle_x_current_reg[2]_i_3_n_1\,
      CO(1) => \angle_x_current_reg[2]_i_3_n_2\,
      CO(0) => \angle_x_current_reg[2]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^angle_x\(3 downto 0),
      O(3 downto 0) => minusOp(3 downto 0),
      S(3) => \angle_x_current[2]_i_8_n_0\,
      S(2) => \angle_x_current[2]_i_9_n_0\,
      S(1) => \angle_x_current[2]_i_10_n_0\,
      S(0) => \angle_x_current[2]_i_11_n_0\
    );
\angle_x_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_x_up_n_0,
      D => angle_x_next(3),
      Q => \^angle_x\(3),
      R => '0'
    );
\angle_x_current_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_x_current_reg[3]_i_3_n_0\,
      CO(2) => \angle_x_current_reg[3]_i_3_n_1\,
      CO(1) => \angle_x_current_reg[3]_i_3_n_2\,
      CO(0) => \angle_x_current_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^angle_x\(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \angle_x_current[3]_i_5_n_0\,
      S(2) => \angle_x_current[3]_i_6_n_0\,
      S(1) => \angle_x_current[3]_i_7_n_0\,
      S(0) => \angle_x_current[3]_i_8_n_0\
    );
\angle_x_current_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_x_current_reg[3]_i_9_n_0\,
      CO(3 downto 1) => \NLW_angle_x_current_reg[3]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => angle_x_next1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \angle_x_current[3]_i_10_n_0\,
      O(3 downto 0) => \NLW_angle_x_current_reg[3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \angle_x_current[3]_i_11_n_0\
    );
\angle_x_current_reg[3]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_x_current_reg[3]_i_9_n_0\,
      CO(2) => \angle_x_current_reg[3]_i_9_n_1\,
      CO(1) => \angle_x_current_reg[3]_i_9_n_2\,
      CO(0) => \angle_x_current_reg[3]_i_9_n_3\,
      CYINIT => '1',
      DI(3) => \angle_x_current[3]_i_12_n_0\,
      DI(2) => \angle_x_current[3]_i_13_n_0\,
      DI(1) => \angle_x_current[3]_i_14_n_0\,
      DI(0) => \angle_x_current[3]_i_15_n_0\,
      O(3 downto 0) => \NLW_angle_x_current_reg[3]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \angle_x_current[3]_i_16_n_0\,
      S(2) => \angle_x_current[3]_i_17_n_0\,
      S(1) => \angle_x_current[3]_i_18_n_0\,
      S(0) => \angle_x_current[3]_i_19_n_0\
    );
\angle_x_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_x_up_n_0,
      D => angle_x_next(4),
      Q => \^angle_x\(4),
      R => '0'
    );
\angle_x_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_x_up_n_0,
      D => angle_x_next(5),
      Q => \^angle_x\(5),
      R => '0'
    );
\angle_x_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_x_up_n_0,
      D => angle_x_next(6),
      Q => \^angle_x\(6),
      R => '0'
    );
\angle_x_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_x_up_n_0,
      D => angle_x_next(7),
      Q => \^angle_x\(7),
      R => '0'
    );
\angle_x_current_reg[7]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_x_current_reg[3]_i_3_n_0\,
      CO(3) => \angle_x_current_reg[7]_i_17_n_0\,
      CO(2) => \angle_x_current_reg[7]_i_17_n_1\,
      CO(1) => \angle_x_current_reg[7]_i_17_n_2\,
      CO(0) => \angle_x_current_reg[7]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^angle_x\(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => \angle_x_current[7]_i_18_n_0\,
      S(2) => \angle_x_current[7]_i_19_n_0\,
      S(1) => \angle_x_current[7]_i_20_n_0\,
      S(0) => \angle_x_current[7]_i_21_n_0\
    );
\angle_x_current_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_x_current_reg[2]_i_2_n_0\,
      CO(3) => \angle_x_current_reg[7]_i_2_n_0\,
      CO(2) => \angle_x_current_reg[7]_i_2_n_1\,
      CO(1) => \angle_x_current_reg[7]_i_2_n_2\,
      CO(0) => \angle_x_current_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \angle_x_current[7]_i_5_n_0\,
      DI(2) => \angle_x_current[7]_i_6_n_0\,
      DI(1) => \angle_x_current[7]_i_7_n_0\,
      DI(0) => \angle_x_current[7]_i_8_n_0\,
      O(3 downto 0) => minusOp1_in(7 downto 4),
      S(3) => \angle_x_current[7]_i_9_n_0\,
      S(2) => \angle_x_current[7]_i_10_n_0\,
      S(1) => \angle_x_current[7]_i_11_n_0\,
      S(0) => \angle_x_current[7]_i_12_n_0\
    );
\angle_x_current_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_x_current_reg[2]_i_3_n_0\,
      CO(3) => \angle_x_current_reg[7]_i_3_n_0\,
      CO(2) => \angle_x_current_reg[7]_i_3_n_1\,
      CO(1) => \angle_x_current_reg[7]_i_3_n_2\,
      CO(0) => \angle_x_current_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^angle_x\(7 downto 4),
      O(3 downto 0) => minusOp(7 downto 4),
      S(3) => \angle_x_current[7]_i_13_n_0\,
      S(2) => \angle_x_current[7]_i_14_n_0\,
      S(1) => \angle_x_current[7]_i_15_n_0\,
      S(0) => \angle_x_current[7]_i_16_n_0\
    );
\angle_x_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_x_up_n_0,
      D => angle_x_next(8),
      Q => \^angle_x\(8),
      R => '0'
    );
\angle_x_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_x_up_n_0,
      D => angle_x_next(9),
      Q => \^angle_x\(9),
      R => '0'
    );
\angle_x_current_reg[9]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_x_current_reg[9]_i_11_n_0\,
      CO(2) => \angle_x_current_reg[9]_i_11_n_1\,
      CO(1) => \angle_x_current_reg[9]_i_11_n_2\,
      CO(0) => \angle_x_current_reg[9]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \angle_x_current[9]_i_18_n_0\,
      DI(2) => \angle_x_current[9]_i_19_n_0\,
      DI(1) => \angle_x_current[9]_i_20_n_0\,
      DI(0) => \angle_x_current[9]_i_21_n_0\,
      O(3 downto 0) => \NLW_angle_x_current_reg[9]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \angle_x_current[9]_i_22_n_0\,
      S(2) => \angle_x_current[9]_i_23_n_0\,
      S(1) => \angle_x_current[9]_i_24_n_0\,
      S(0) => \angle_x_current[9]_i_25_n_0\
    );
\angle_x_current_reg[9]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_x_current_reg[7]_i_17_n_0\,
      CO(3 downto 1) => \NLW_angle_x_current_reg[9]_i_16_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \angle_x_current_reg[9]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^angle_x\(8),
      O(3 downto 2) => \NLW_angle_x_current_reg[9]_i_16_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => plusOp(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \angle_x_current[9]_i_26_n_0\,
      S(0) => \angle_x_current[9]_i_27_n_0\
    );
\angle_x_current_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_x_current_reg[7]_i_2_n_0\,
      CO(3 downto 1) => \NLW_angle_x_current_reg[9]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \angle_x_current_reg[9]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \angle_x_current[9]_i_8_n_0\,
      O(3 downto 2) => \NLW_angle_x_current_reg[9]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => minusOp1_in(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \angle_x_current[9]_i_9_n_0\,
      S(0) => \angle_x_current[9]_i_10_n_0\
    );
\angle_x_current_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_x_current_reg[9]_i_11_n_0\,
      CO(3 downto 1) => \NLW_angle_x_current_reg[9]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => angle_x_next10_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \angle_x_current[9]_i_12_n_0\,
      O(3 downto 0) => \NLW_angle_x_current_reg[9]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \angle_x_current[9]_i_13_n_0\
    );
\angle_x_current_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_x_current_reg[7]_i_3_n_0\,
      CO(3 downto 1) => \NLW_angle_x_current_reg[9]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \angle_x_current_reg[9]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^angle_x\(8),
      O(3 downto 2) => \NLW_angle_x_current_reg[9]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => minusOp(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \angle_x_current[9]_i_14_n_0\,
      S(0) => \angle_x_current[9]_i_15_n_0\
    );
\angle_y_current[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[0]\,
      I1 => \^angle_y\(0),
      I2 => angle_y_next10_in,
      I3 => \angle_y_current_reg[2]_i_3_n_7\,
      O => \angle_y_current[0]_i_2_n_0\
    );
\angle_y_current[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[1]\,
      I1 => \^angle_y\(1),
      O => \angle_y_current[2]_i_10_n_0\
    );
\angle_y_current[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^angle_y\(0),
      I1 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_y_current[2]_i_11_n_0\
    );
\angle_y_current[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_y\(3),
      O => \angle_y_current[2]_i_4_n_0\
    );
\angle_y_current[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[2]\,
      I1 => \^angle_y\(2),
      O => \angle_y_current[2]_i_5_n_0\
    );
\angle_y_current[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[1]\,
      I1 => \^angle_y\(1),
      O => \angle_y_current[2]_i_6_n_0\
    );
\angle_y_current[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^angle_y\(0),
      I1 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_y_current[2]_i_7_n_0\
    );
\angle_y_current[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_y\(3),
      O => \angle_y_current[2]_i_8_n_0\
    );
\angle_y_current[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[2]\,
      I1 => \^angle_y\(2),
      O => \angle_y_current[2]_i_9_n_0\
    );
\angle_y_current[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => \^angle_y\(9),
      I1 => \angle_x_current[3]_i_20_n_0\,
      I2 => \^angle_y\(8),
      I3 => \angle_x_current[3]_i_21_n_0\,
      O => \angle_y_current[3]_i_10_n_0\
    );
\angle_y_current[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \angle_x_current[3]_i_20_n_0\,
      I1 => \^angle_y\(9),
      I2 => \angle_x_current[3]_i_21_n_0\,
      I3 => \^angle_y\(8),
      O => \angle_y_current[3]_i_11_n_0\
    );
\angle_y_current[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A83E802A"
    )
        port map (
      I0 => \^angle_y\(7),
      I1 => \angle_x_current[3]_i_22_n_0\,
      I2 => \angle_step_current_reg_n_0_[6]\,
      I3 => \angle_step_current_reg_n_0_[7]\,
      I4 => \^angle_y\(6),
      O => \angle_y_current[3]_i_12_n_0\
    );
\angle_y_current[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^angle_y\(5),
      I1 => \angle_x_current[3]_i_23_n_0\,
      I2 => \^angle_y\(4),
      I3 => \angle_x_current[3]_i_24_n_0\,
      O => \angle_y_current[3]_i_13_n_0\
    );
\angle_y_current[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8883EEEA0002AAA8"
    )
        port map (
      I0 => \^angle_y\(3),
      I1 => \angle_step_current_reg_n_0_[2]\,
      I2 => \angle_step_current_reg_n_0_[1]\,
      I3 => \angle_step_current_reg_n_0_[0]\,
      I4 => \angle_step_current_reg_n_0_[3]\,
      I5 => \^angle_y\(2),
      O => \angle_y_current[3]_i_14_n_0\
    );
\angle_y_current[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B2"
    )
        port map (
      I0 => \^angle_y\(1),
      I1 => \angle_step_current_reg_n_0_[1]\,
      I2 => \^angle_y\(0),
      I3 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_y_current[3]_i_15_n_0\
    );
\angle_y_current[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090990"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[7]\,
      I1 => \^angle_y\(7),
      I2 => \angle_step_current_reg_n_0_[6]\,
      I3 => \angle_x_current[3]_i_22_n_0\,
      I4 => \^angle_y\(6),
      O => \angle_y_current[3]_i_16_n_0\
    );
\angle_y_current[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_x_current[3]_i_23_n_0\,
      I1 => \^angle_y\(5),
      I2 => \angle_x_current[3]_i_24_n_0\,
      I3 => \^angle_y\(4),
      O => \angle_y_current[3]_i_17_n_0\
    );
\angle_y_current[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909099090909006"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_y\(3),
      I2 => \angle_step_current_reg_n_0_[2]\,
      I3 => \angle_step_current_reg_n_0_[1]\,
      I4 => \angle_step_current_reg_n_0_[0]\,
      I5 => \^angle_y\(2),
      O => \angle_y_current[3]_i_18_n_0\
    );
\angle_y_current[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
        port map (
      I0 => \^angle_y\(0),
      I1 => \angle_step_current_reg_n_0_[0]\,
      I2 => \angle_step_current_reg_n_0_[1]\,
      I3 => \^angle_y\(1),
      O => \angle_y_current[3]_i_19_n_0\
    );
\angle_y_current[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \angle_y_current_reg[2]_i_2_n_4\,
      I1 => angle_y_next10_in,
      I2 => \angle_y_current_reg[2]_i_3_n_4\,
      O => \angle_y_current[3]_i_2_n_0\
    );
\angle_y_current[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_y\(3),
      I1 => \angle_step_current_reg_n_0_[3]\,
      O => \angle_y_current[3]_i_5_n_0\
    );
\angle_y_current[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_y\(2),
      I1 => \angle_step_current_reg_n_0_[2]\,
      O => \angle_y_current[3]_i_6_n_0\
    );
\angle_y_current[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_y\(1),
      I1 => \angle_step_current_reg_n_0_[1]\,
      O => \angle_y_current[3]_i_7_n_0\
    );
\angle_y_current[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[0]\,
      I1 => \^angle_y\(0),
      O => \angle_y_current[3]_i_8_n_0\
    );
\angle_y_current[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \angle_y_current_reg[7]_i_17_n_7\,
      I1 => \angle_y_current_reg[3]_i_3_n_4\,
      I2 => angle_y_next1,
      O => \angle_y_current[4]_i_2_n_0\
    );
\angle_y_current[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => \angle_y_current_reg[7]_i_17_n_6\,
      I1 => \angle_y_current_reg[7]_i_17_n_7\,
      I2 => \angle_y_current_reg[3]_i_3_n_4\,
      I3 => angle_y_next1,
      O => \angle_y_current[5]_i_2_n_0\
    );
\angle_y_current[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFE000"
    )
        port map (
      I0 => \angle_y_current_reg[7]_i_17_n_7\,
      I1 => \angle_y_current_reg[3]_i_3_n_4\,
      I2 => \angle_y_current_reg[7]_i_17_n_6\,
      I3 => angle_y_next1,
      I4 => \angle_y_current_reg[7]_i_17_n_5\,
      O => \angle_y_current[6]_i_2_n_0\
    );
\angle_y_current[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^angle_y\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      I2 => \^angle_y\(6),
      I3 => \angle_step_current_reg_n_0_[6]\,
      O => \angle_y_current[7]_i_10_n_0\
    );
\angle_y_current[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^angle_y\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      I2 => \angle_step_current_reg_n_0_[4]\,
      I3 => \^angle_y\(4),
      O => \angle_y_current[7]_i_11_n_0\
    );
\angle_y_current[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_y\(4),
      I2 => \angle_step_current_reg_n_0_[4]\,
      O => \angle_y_current[7]_i_12_n_0\
    );
\angle_y_current[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[7]\,
      I1 => \^angle_y\(7),
      O => \angle_y_current[7]_i_13_n_0\
    );
\angle_y_current[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[6]\,
      I1 => \^angle_y\(6),
      O => \angle_y_current[7]_i_14_n_0\
    );
\angle_y_current[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[5]\,
      I1 => \^angle_y\(5),
      O => \angle_y_current[7]_i_15_n_0\
    );
\angle_y_current[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[4]\,
      I1 => \^angle_y\(4),
      O => \angle_y_current[7]_i_16_n_0\
    );
\angle_y_current[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_y\(7),
      I1 => \angle_step_current_reg_n_0_[7]\,
      O => \angle_y_current[7]_i_18_n_0\
    );
\angle_y_current[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_y\(6),
      I1 => \angle_step_current_reg_n_0_[6]\,
      O => \angle_y_current[7]_i_19_n_0\
    );
\angle_y_current[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_y\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      O => \angle_y_current[7]_i_20_n_0\
    );
\angle_y_current[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_y\(4),
      I1 => \angle_step_current_reg_n_0_[4]\,
      O => \angle_y_current[7]_i_21_n_0\
    );
\angle_y_current[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99955555AAAAAAAA"
    )
        port map (
      I0 => \angle_y_current_reg[7]_i_17_n_4\,
      I1 => \angle_y_current_reg[7]_i_17_n_5\,
      I2 => \angle_y_current_reg[7]_i_17_n_7\,
      I3 => \angle_y_current_reg[3]_i_3_n_4\,
      I4 => \angle_y_current_reg[7]_i_17_n_6\,
      I5 => angle_y_next1,
      O => \angle_y_current[7]_i_4_n_0\
    );
\angle_y_current[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^angle_y\(6),
      I1 => \angle_step_current_reg_n_0_[6]\,
      O => \angle_y_current[7]_i_5_n_0\
    );
\angle_y_current[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^angle_y\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      O => \angle_y_current[7]_i_6_n_0\
    );
\angle_y_current[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_y\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      O => \angle_y_current[7]_i_7_n_0\
    );
\angle_y_current[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      O => \angle_y_current[7]_i_8_n_0\
    );
\angle_y_current[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[6]\,
      I1 => \^angle_y\(6),
      I2 => \^angle_y\(7),
      I3 => \angle_step_current_reg_n_0_[7]\,
      O => \angle_y_current[7]_i_9_n_0\
    );
\angle_y_current[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \angle_y_current_reg[9]_i_17_n_7\,
      I1 => \angle_y_current[9]_i_18_n_0\,
      I2 => angle_y_next1,
      O => \angle_y_current[8]_i_2_n_0\
    );
\angle_y_current[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^angle_y\(9),
      I1 => \angle_step_current_reg_n_0_[9]\,
      I2 => \^angle_y\(8),
      I3 => \angle_step_current_reg_n_0_[8]\,
      O => \angle_y_current[9]_i_10_n_0\
    );
\angle_y_current[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^angle_y\(8),
      I1 => \angle_step_current_reg_n_0_[8]\,
      I2 => \angle_step_current_reg_n_0_[7]\,
      I3 => \^angle_y\(7),
      O => \angle_y_current[9]_i_11_n_0\
    );
\angle_y_current[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[8]\,
      I1 => \^angle_y\(8),
      I2 => \angle_step_current_reg_n_0_[9]\,
      I3 => \^angle_y\(9),
      O => \angle_y_current[9]_i_13_n_0\
    );
\angle_y_current[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^angle_y\(9),
      I1 => \angle_step_current_reg_n_0_[9]\,
      I2 => \angle_step_current_reg_n_0_[8]\,
      I3 => \^angle_y\(8),
      O => \angle_y_current[9]_i_14_n_0\
    );
\angle_y_current[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[9]\,
      I1 => \^angle_y\(9),
      O => \angle_y_current[9]_i_15_n_0\
    );
\angle_y_current[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[8]\,
      I1 => \^angle_y\(8),
      O => \angle_y_current[9]_i_16_n_0\
    );
\angle_y_current[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11155555"
    )
        port map (
      I0 => \angle_y_current_reg[7]_i_17_n_4\,
      I1 => \angle_y_current_reg[7]_i_17_n_6\,
      I2 => \angle_y_current_reg[3]_i_3_n_4\,
      I3 => \angle_y_current_reg[7]_i_17_n_7\,
      I4 => \angle_y_current_reg[7]_i_17_n_5\,
      O => \angle_y_current[9]_i_18_n_0\
    );
\angle_y_current[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^angle_y\(6),
      I1 => \angle_step_current_reg_n_0_[6]\,
      I2 => \^angle_y\(7),
      I3 => \angle_step_current_reg_n_0_[7]\,
      O => \angle_y_current[9]_i_19_n_0\
    );
\angle_y_current[9]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^angle_y\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      I2 => \angle_step_current_reg_n_0_[4]\,
      I3 => \^angle_y\(4),
      O => \angle_y_current[9]_i_20_n_0\
    );
\angle_y_current[9]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^angle_y\(3),
      I1 => \angle_step_current_reg_n_0_[3]\,
      I2 => \angle_step_current_reg_n_0_[2]\,
      I3 => \^angle_y\(2),
      O => \angle_y_current[9]_i_21_n_0\
    );
\angle_y_current[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^angle_y\(1),
      I1 => \angle_step_current_reg_n_0_[1]\,
      I2 => \angle_step_current_reg_n_0_[0]\,
      I3 => \^angle_y\(0),
      O => \angle_y_current[9]_i_22_n_0\
    );
\angle_y_current[9]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[7]\,
      I1 => \^angle_y\(7),
      I2 => \angle_step_current_reg_n_0_[6]\,
      I3 => \^angle_y\(6),
      O => \angle_y_current[9]_i_23_n_0\
    );
\angle_y_current[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[5]\,
      I1 => \^angle_y\(5),
      I2 => \angle_step_current_reg_n_0_[4]\,
      I3 => \^angle_y\(4),
      O => \angle_y_current[9]_i_24_n_0\
    );
\angle_y_current[9]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_y\(3),
      I2 => \angle_step_current_reg_n_0_[2]\,
      I3 => \^angle_y\(2),
      O => \angle_y_current[9]_i_25_n_0\
    );
\angle_y_current[9]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[1]\,
      I1 => \^angle_y\(1),
      I2 => \^angle_y\(0),
      I3 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_y_current[9]_i_26_n_0\
    );
\angle_y_current[9]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_y\(9),
      I1 => \angle_step_current_reg_n_0_[9]\,
      O => \angle_y_current[9]_i_27_n_0\
    );
\angle_y_current[9]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_y\(8),
      I1 => \angle_step_current_reg_n_0_[8]\,
      O => \angle_y_current[9]_i_28_n_0\
    );
\angle_y_current[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => \angle_y_current_reg[9]_i_17_n_6\,
      I1 => \angle_y_current_reg[9]_i_17_n_7\,
      I2 => \angle_y_current[9]_i_18_n_0\,
      I3 => angle_y_next1,
      O => \angle_y_current[9]_i_8_n_0\
    );
\angle_y_current[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_y\(8),
      I1 => \angle_step_current_reg_n_0_[8]\,
      O => \angle_y_current[9]_i_9_n_0\
    );
\angle_y_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_y_down_n_10,
      D => angle_y_next(0),
      Q => \^angle_y\(0),
      R => '0'
    );
\angle_y_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_y_down_n_10,
      D => angle_y_next(1),
      Q => \^angle_y\(1),
      R => '0'
    );
\angle_y_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_y_down_n_10,
      D => angle_y_next(2),
      Q => \^angle_y\(2),
      R => '0'
    );
\angle_y_current_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_y_current_reg[2]_i_2_n_0\,
      CO(2) => \angle_y_current_reg[2]_i_2_n_1\,
      CO(1) => \angle_y_current_reg[2]_i_2_n_2\,
      CO(0) => \angle_y_current_reg[2]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \angle_step_current_reg_n_0_[3]\,
      DI(2 downto 0) => \^angle_y\(2 downto 0),
      O(3) => \angle_y_current_reg[2]_i_2_n_4\,
      O(2) => \angle_y_current_reg[2]_i_2_n_5\,
      O(1) => \angle_y_current_reg[2]_i_2_n_6\,
      O(0) => \NLW_angle_y_current_reg[2]_i_2_O_UNCONNECTED\(0),
      S(3) => \angle_y_current[2]_i_4_n_0\,
      S(2) => \angle_y_current[2]_i_5_n_0\,
      S(1) => \angle_y_current[2]_i_6_n_0\,
      S(0) => \angle_y_current[2]_i_7_n_0\
    );
\angle_y_current_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_y_current_reg[2]_i_3_n_0\,
      CO(2) => \angle_y_current_reg[2]_i_3_n_1\,
      CO(1) => \angle_y_current_reg[2]_i_3_n_2\,
      CO(0) => \angle_y_current_reg[2]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^angle_y\(3 downto 0),
      O(3) => \angle_y_current_reg[2]_i_3_n_4\,
      O(2) => \angle_y_current_reg[2]_i_3_n_5\,
      O(1) => \angle_y_current_reg[2]_i_3_n_6\,
      O(0) => \angle_y_current_reg[2]_i_3_n_7\,
      S(3) => \angle_y_current[2]_i_8_n_0\,
      S(2) => \angle_y_current[2]_i_9_n_0\,
      S(1) => \angle_y_current[2]_i_10_n_0\,
      S(0) => \angle_y_current[2]_i_11_n_0\
    );
\angle_y_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_y_down_n_10,
      D => angle_y_next(3),
      Q => \^angle_y\(3),
      R => '0'
    );
\angle_y_current_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_y_current_reg[3]_i_3_n_0\,
      CO(2) => \angle_y_current_reg[3]_i_3_n_1\,
      CO(1) => \angle_y_current_reg[3]_i_3_n_2\,
      CO(0) => \angle_y_current_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^angle_y\(3 downto 0),
      O(3) => \angle_y_current_reg[3]_i_3_n_4\,
      O(2) => \angle_y_current_reg[3]_i_3_n_5\,
      O(1) => \angle_y_current_reg[3]_i_3_n_6\,
      O(0) => \angle_y_current_reg[3]_i_3_n_7\,
      S(3) => \angle_y_current[3]_i_5_n_0\,
      S(2) => \angle_y_current[3]_i_6_n_0\,
      S(1) => \angle_y_current[3]_i_7_n_0\,
      S(0) => \angle_y_current[3]_i_8_n_0\
    );
\angle_y_current_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_y_current_reg[3]_i_9_n_0\,
      CO(3 downto 1) => \NLW_angle_y_current_reg[3]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => angle_y_next1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \angle_y_current[3]_i_10_n_0\,
      O(3 downto 0) => \NLW_angle_y_current_reg[3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \angle_y_current[3]_i_11_n_0\
    );
\angle_y_current_reg[3]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_y_current_reg[3]_i_9_n_0\,
      CO(2) => \angle_y_current_reg[3]_i_9_n_1\,
      CO(1) => \angle_y_current_reg[3]_i_9_n_2\,
      CO(0) => \angle_y_current_reg[3]_i_9_n_3\,
      CYINIT => '1',
      DI(3) => \angle_y_current[3]_i_12_n_0\,
      DI(2) => \angle_y_current[3]_i_13_n_0\,
      DI(1) => \angle_y_current[3]_i_14_n_0\,
      DI(0) => \angle_y_current[3]_i_15_n_0\,
      O(3 downto 0) => \NLW_angle_y_current_reg[3]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \angle_y_current[3]_i_16_n_0\,
      S(2) => \angle_y_current[3]_i_17_n_0\,
      S(1) => \angle_y_current[3]_i_18_n_0\,
      S(0) => \angle_y_current[3]_i_19_n_0\
    );
\angle_y_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_y_down_n_10,
      D => angle_y_next(4),
      Q => \^angle_y\(4),
      R => '0'
    );
\angle_y_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_y_down_n_10,
      D => angle_y_next(5),
      Q => \^angle_y\(5),
      R => '0'
    );
\angle_y_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_y_down_n_10,
      D => angle_y_next(6),
      Q => \^angle_y\(6),
      R => '0'
    );
\angle_y_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_y_down_n_10,
      D => angle_y_next(7),
      Q => \^angle_y\(7),
      R => '0'
    );
\angle_y_current_reg[7]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_y_current_reg[3]_i_3_n_0\,
      CO(3) => \angle_y_current_reg[7]_i_17_n_0\,
      CO(2) => \angle_y_current_reg[7]_i_17_n_1\,
      CO(1) => \angle_y_current_reg[7]_i_17_n_2\,
      CO(0) => \angle_y_current_reg[7]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^angle_y\(7 downto 4),
      O(3) => \angle_y_current_reg[7]_i_17_n_4\,
      O(2) => \angle_y_current_reg[7]_i_17_n_5\,
      O(1) => \angle_y_current_reg[7]_i_17_n_6\,
      O(0) => \angle_y_current_reg[7]_i_17_n_7\,
      S(3) => \angle_y_current[7]_i_18_n_0\,
      S(2) => \angle_y_current[7]_i_19_n_0\,
      S(1) => \angle_y_current[7]_i_20_n_0\,
      S(0) => \angle_y_current[7]_i_21_n_0\
    );
\angle_y_current_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_y_current_reg[2]_i_2_n_0\,
      CO(3) => \angle_y_current_reg[7]_i_2_n_0\,
      CO(2) => \angle_y_current_reg[7]_i_2_n_1\,
      CO(1) => \angle_y_current_reg[7]_i_2_n_2\,
      CO(0) => \angle_y_current_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \angle_y_current[7]_i_5_n_0\,
      DI(2) => \angle_y_current[7]_i_6_n_0\,
      DI(1) => \angle_y_current[7]_i_7_n_0\,
      DI(0) => \angle_y_current[7]_i_8_n_0\,
      O(3) => \angle_y_current_reg[7]_i_2_n_4\,
      O(2) => \angle_y_current_reg[7]_i_2_n_5\,
      O(1) => \angle_y_current_reg[7]_i_2_n_6\,
      O(0) => \angle_y_current_reg[7]_i_2_n_7\,
      S(3) => \angle_y_current[7]_i_9_n_0\,
      S(2) => \angle_y_current[7]_i_10_n_0\,
      S(1) => \angle_y_current[7]_i_11_n_0\,
      S(0) => \angle_y_current[7]_i_12_n_0\
    );
\angle_y_current_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_y_current_reg[2]_i_3_n_0\,
      CO(3) => \angle_y_current_reg[7]_i_3_n_0\,
      CO(2) => \angle_y_current_reg[7]_i_3_n_1\,
      CO(1) => \angle_y_current_reg[7]_i_3_n_2\,
      CO(0) => \angle_y_current_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^angle_y\(7 downto 4),
      O(3) => \angle_y_current_reg[7]_i_3_n_4\,
      O(2) => \angle_y_current_reg[7]_i_3_n_5\,
      O(1) => \angle_y_current_reg[7]_i_3_n_6\,
      O(0) => \angle_y_current_reg[7]_i_3_n_7\,
      S(3) => \angle_y_current[7]_i_13_n_0\,
      S(2) => \angle_y_current[7]_i_14_n_0\,
      S(1) => \angle_y_current[7]_i_15_n_0\,
      S(0) => \angle_y_current[7]_i_16_n_0\
    );
\angle_y_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_y_down_n_10,
      D => angle_y_next(8),
      Q => \^angle_y\(8),
      R => '0'
    );
\angle_y_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_y_down_n_10,
      D => angle_y_next(9),
      Q => \^angle_y\(9),
      R => '0'
    );
\angle_y_current_reg[9]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_y_current_reg[9]_i_12_n_0\,
      CO(2) => \angle_y_current_reg[9]_i_12_n_1\,
      CO(1) => \angle_y_current_reg[9]_i_12_n_2\,
      CO(0) => \angle_y_current_reg[9]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \angle_y_current[9]_i_19_n_0\,
      DI(2) => \angle_y_current[9]_i_20_n_0\,
      DI(1) => \angle_y_current[9]_i_21_n_0\,
      DI(0) => \angle_y_current[9]_i_22_n_0\,
      O(3 downto 0) => \NLW_angle_y_current_reg[9]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \angle_y_current[9]_i_23_n_0\,
      S(2) => \angle_y_current[9]_i_24_n_0\,
      S(1) => \angle_y_current[9]_i_25_n_0\,
      S(0) => \angle_y_current[9]_i_26_n_0\
    );
\angle_y_current_reg[9]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_y_current_reg[7]_i_17_n_0\,
      CO(3 downto 1) => \NLW_angle_y_current_reg[9]_i_17_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \angle_y_current_reg[9]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^angle_y\(8),
      O(3 downto 2) => \NLW_angle_y_current_reg[9]_i_17_O_UNCONNECTED\(3 downto 2),
      O(1) => \angle_y_current_reg[9]_i_17_n_6\,
      O(0) => \angle_y_current_reg[9]_i_17_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \angle_y_current[9]_i_27_n_0\,
      S(0) => \angle_y_current[9]_i_28_n_0\
    );
\angle_y_current_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_y_current_reg[7]_i_2_n_0\,
      CO(3 downto 1) => \NLW_angle_y_current_reg[9]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \angle_y_current_reg[9]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \angle_y_current[9]_i_9_n_0\,
      O(3 downto 2) => \NLW_angle_y_current_reg[9]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \angle_y_current_reg[9]_i_4_n_6\,
      O(0) => \angle_y_current_reg[9]_i_4_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \angle_y_current[9]_i_10_n_0\,
      S(0) => \angle_y_current[9]_i_11_n_0\
    );
\angle_y_current_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_y_current_reg[9]_i_12_n_0\,
      CO(3 downto 1) => \NLW_angle_y_current_reg[9]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => angle_y_next10_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \angle_y_current[9]_i_13_n_0\,
      O(3 downto 0) => \NLW_angle_y_current_reg[9]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \angle_y_current[9]_i_14_n_0\
    );
\angle_y_current_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_y_current_reg[7]_i_3_n_0\,
      CO(3 downto 1) => \NLW_angle_y_current_reg[9]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \angle_y_current_reg[9]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^angle_y\(8),
      O(3 downto 2) => \NLW_angle_y_current_reg[9]_i_6_O_UNCONNECTED\(3 downto 2),
      O(1) => \angle_y_current_reg[9]_i_6_n_6\,
      O(0) => \angle_y_current_reg[9]_i_6_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \angle_y_current[9]_i_15_n_0\,
      S(0) => \angle_y_current[9]_i_16_n_0\
    );
\angle_z_current[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[0]\,
      I1 => \^angle_z\(0),
      I2 => angle_z_next10_in,
      I3 => \angle_z_current_reg[2]_i_3_n_7\,
      O => \angle_z_current[0]_i_2_n_0\
    );
\angle_z_current[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[1]\,
      I1 => \^angle_z\(1),
      O => \angle_z_current[2]_i_10_n_0\
    );
\angle_z_current[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^angle_z\(0),
      I1 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_z_current[2]_i_11_n_0\
    );
\angle_z_current[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_z\(3),
      O => \angle_z_current[2]_i_4_n_0\
    );
\angle_z_current[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[2]\,
      I1 => \^angle_z\(2),
      O => \angle_z_current[2]_i_5_n_0\
    );
\angle_z_current[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[1]\,
      I1 => \^angle_z\(1),
      O => \angle_z_current[2]_i_6_n_0\
    );
\angle_z_current[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^angle_z\(0),
      I1 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_z_current[2]_i_7_n_0\
    );
\angle_z_current[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_z\(3),
      O => \angle_z_current[2]_i_8_n_0\
    );
\angle_z_current[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[2]\,
      I1 => \^angle_z\(2),
      O => \angle_z_current[2]_i_9_n_0\
    );
\angle_z_current[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => \^angle_z\(9),
      I1 => \angle_x_current[3]_i_20_n_0\,
      I2 => \^angle_z\(8),
      I3 => \angle_x_current[3]_i_21_n_0\,
      O => \angle_z_current[3]_i_11_n_0\
    );
\angle_z_current[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \angle_x_current[3]_i_20_n_0\,
      I1 => \^angle_z\(9),
      I2 => \angle_x_current[3]_i_21_n_0\,
      I3 => \^angle_z\(8),
      O => \angle_z_current[3]_i_12_n_0\
    );
\angle_z_current[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A83E802A"
    )
        port map (
      I0 => \^angle_z\(7),
      I1 => \angle_x_current[3]_i_22_n_0\,
      I2 => \angle_step_current_reg_n_0_[6]\,
      I3 => \angle_step_current_reg_n_0_[7]\,
      I4 => \^angle_z\(6),
      O => \angle_z_current[3]_i_13_n_0\
    );
\angle_z_current[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^angle_z\(5),
      I1 => \angle_x_current[3]_i_23_n_0\,
      I2 => \^angle_z\(4),
      I3 => \angle_x_current[3]_i_24_n_0\,
      O => \angle_z_current[3]_i_14_n_0\
    );
\angle_z_current[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8883EEEA0002AAA8"
    )
        port map (
      I0 => \^angle_z\(3),
      I1 => \angle_step_current_reg_n_0_[2]\,
      I2 => \angle_step_current_reg_n_0_[1]\,
      I3 => \angle_step_current_reg_n_0_[0]\,
      I4 => \angle_step_current_reg_n_0_[3]\,
      I5 => \^angle_z\(2),
      O => \angle_z_current[3]_i_15_n_0\
    );
\angle_z_current[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B2"
    )
        port map (
      I0 => \^angle_z\(1),
      I1 => \angle_step_current_reg_n_0_[1]\,
      I2 => \^angle_z\(0),
      I3 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_z_current[3]_i_16_n_0\
    );
\angle_z_current[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090990"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[7]\,
      I1 => \^angle_z\(7),
      I2 => \angle_step_current_reg_n_0_[6]\,
      I3 => \angle_x_current[3]_i_22_n_0\,
      I4 => \^angle_z\(6),
      O => \angle_z_current[3]_i_17_n_0\
    );
\angle_z_current[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_x_current[3]_i_23_n_0\,
      I1 => \^angle_z\(5),
      I2 => \angle_x_current[3]_i_24_n_0\,
      I3 => \^angle_z\(4),
      O => \angle_z_current[3]_i_18_n_0\
    );
\angle_z_current[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909099090909006"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_z\(3),
      I2 => \angle_step_current_reg_n_0_[2]\,
      I3 => \angle_step_current_reg_n_0_[1]\,
      I4 => \angle_step_current_reg_n_0_[0]\,
      I5 => \^angle_z\(2),
      O => \angle_z_current[3]_i_19_n_0\
    );
\angle_z_current[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \angle_z_current_reg[2]_i_2_n_4\,
      I1 => angle_z_next10_in,
      I2 => \angle_z_current_reg[2]_i_3_n_4\,
      O => \angle_z_current[3]_i_2_n_0\
    );
\angle_z_current[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
        port map (
      I0 => \^angle_z\(0),
      I1 => \angle_step_current_reg_n_0_[0]\,
      I2 => \angle_step_current_reg_n_0_[1]\,
      I3 => \^angle_z\(1),
      O => \angle_z_current[3]_i_20_n_0\
    );
\angle_z_current[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_z\(3),
      I1 => \angle_step_current_reg_n_0_[3]\,
      O => \angle_z_current[3]_i_6_n_0\
    );
\angle_z_current[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_z\(2),
      I1 => \angle_step_current_reg_n_0_[2]\,
      O => \angle_z_current[3]_i_7_n_0\
    );
\angle_z_current[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_z\(1),
      I1 => \angle_step_current_reg_n_0_[1]\,
      O => \angle_z_current[3]_i_8_n_0\
    );
\angle_z_current[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[0]\,
      I1 => \^angle_z\(0),
      O => \angle_z_current[3]_i_9_n_0\
    );
\angle_z_current[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \angle_z_current_reg[7]_i_17_n_7\,
      I1 => \angle_z_current_reg[3]_i_4_n_4\,
      I2 => angle_z_next1,
      O => \angle_z_current[4]_i_2_n_0\
    );
\angle_z_current[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => \angle_z_current_reg[7]_i_17_n_6\,
      I1 => \angle_z_current_reg[7]_i_17_n_7\,
      I2 => \angle_z_current_reg[3]_i_4_n_4\,
      I3 => angle_z_next1,
      O => \angle_z_current[5]_i_2_n_0\
    );
\angle_z_current[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFE000"
    )
        port map (
      I0 => \angle_z_current_reg[7]_i_17_n_7\,
      I1 => \angle_z_current_reg[3]_i_4_n_4\,
      I2 => \angle_z_current_reg[7]_i_17_n_6\,
      I3 => angle_z_next1,
      I4 => \angle_z_current_reg[7]_i_17_n_5\,
      O => \angle_z_current[6]_i_2_n_0\
    );
\angle_z_current[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^angle_z\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      I2 => \^angle_z\(6),
      I3 => \angle_step_current_reg_n_0_[6]\,
      O => \angle_z_current[7]_i_10_n_0\
    );
\angle_z_current[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^angle_z\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      I2 => \angle_step_current_reg_n_0_[4]\,
      I3 => \^angle_z\(4),
      O => \angle_z_current[7]_i_11_n_0\
    );
\angle_z_current[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_z\(4),
      I2 => \angle_step_current_reg_n_0_[4]\,
      O => \angle_z_current[7]_i_12_n_0\
    );
\angle_z_current[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[7]\,
      I1 => \^angle_z\(7),
      O => \angle_z_current[7]_i_13_n_0\
    );
\angle_z_current[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[6]\,
      I1 => \^angle_z\(6),
      O => \angle_z_current[7]_i_14_n_0\
    );
\angle_z_current[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[5]\,
      I1 => \^angle_z\(5),
      O => \angle_z_current[7]_i_15_n_0\
    );
\angle_z_current[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[4]\,
      I1 => \^angle_z\(4),
      O => \angle_z_current[7]_i_16_n_0\
    );
\angle_z_current[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_z\(7),
      I1 => \angle_step_current_reg_n_0_[7]\,
      O => \angle_z_current[7]_i_18_n_0\
    );
\angle_z_current[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_z\(6),
      I1 => \angle_step_current_reg_n_0_[6]\,
      O => \angle_z_current[7]_i_19_n_0\
    );
\angle_z_current[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_z\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      O => \angle_z_current[7]_i_20_n_0\
    );
\angle_z_current[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_z\(4),
      I1 => \angle_step_current_reg_n_0_[4]\,
      O => \angle_z_current[7]_i_21_n_0\
    );
\angle_z_current[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99955555AAAAAAAA"
    )
        port map (
      I0 => \angle_z_current_reg[7]_i_17_n_4\,
      I1 => \angle_z_current_reg[7]_i_17_n_5\,
      I2 => \angle_z_current_reg[7]_i_17_n_7\,
      I3 => \angle_z_current_reg[3]_i_4_n_4\,
      I4 => \angle_z_current_reg[7]_i_17_n_6\,
      I5 => angle_z_next1,
      O => \angle_z_current[7]_i_4_n_0\
    );
\angle_z_current[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^angle_z\(6),
      I1 => \angle_step_current_reg_n_0_[6]\,
      O => \angle_z_current[7]_i_5_n_0\
    );
\angle_z_current[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^angle_z\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      O => \angle_z_current[7]_i_6_n_0\
    );
\angle_z_current[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_z\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      O => \angle_z_current[7]_i_7_n_0\
    );
\angle_z_current[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      O => \p_0_in__0\(3)
    );
\angle_z_current[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[6]\,
      I1 => \^angle_z\(6),
      I2 => \^angle_z\(7),
      I3 => \angle_step_current_reg_n_0_[7]\,
      O => \angle_z_current[7]_i_9_n_0\
    );
\angle_z_current[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \angle_z_current_reg[9]_i_17_n_7\,
      I1 => \angle_z_current[9]_i_18_n_0\,
      I2 => angle_z_next1,
      O => \angle_z_current[8]_i_2_n_0\
    );
\angle_z_current[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^angle_z\(9),
      I1 => \angle_step_current_reg_n_0_[9]\,
      I2 => \^angle_z\(8),
      I3 => \angle_step_current_reg_n_0_[8]\,
      O => \angle_z_current[9]_i_10_n_0\
    );
\angle_z_current[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^angle_z\(8),
      I1 => \angle_step_current_reg_n_0_[8]\,
      I2 => \angle_step_current_reg_n_0_[7]\,
      I3 => \^angle_z\(7),
      O => \angle_z_current[9]_i_11_n_0\
    );
\angle_z_current[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[8]\,
      I1 => \^angle_z\(8),
      I2 => \angle_step_current_reg_n_0_[9]\,
      I3 => \^angle_z\(9),
      O => \angle_z_current[9]_i_13_n_0\
    );
\angle_z_current[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^angle_z\(9),
      I1 => \angle_step_current_reg_n_0_[9]\,
      I2 => \angle_step_current_reg_n_0_[8]\,
      I3 => \^angle_z\(8),
      O => \angle_z_current[9]_i_14_n_0\
    );
\angle_z_current[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[9]\,
      I1 => \^angle_z\(9),
      O => \angle_z_current[9]_i_15_n_0\
    );
\angle_z_current[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[8]\,
      I1 => \^angle_z\(8),
      O => \angle_z_current[9]_i_16_n_0\
    );
\angle_z_current[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11155555"
    )
        port map (
      I0 => \angle_z_current_reg[7]_i_17_n_4\,
      I1 => \angle_z_current_reg[7]_i_17_n_6\,
      I2 => \angle_z_current_reg[3]_i_4_n_4\,
      I3 => \angle_z_current_reg[7]_i_17_n_7\,
      I4 => \angle_z_current_reg[7]_i_17_n_5\,
      O => \angle_z_current[9]_i_18_n_0\
    );
\angle_z_current[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^angle_z\(6),
      I1 => \angle_step_current_reg_n_0_[6]\,
      I2 => \^angle_z\(7),
      I3 => \angle_step_current_reg_n_0_[7]\,
      O => \angle_z_current[9]_i_19_n_0\
    );
\angle_z_current[9]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^angle_z\(5),
      I1 => \angle_step_current_reg_n_0_[5]\,
      I2 => \angle_step_current_reg_n_0_[4]\,
      I3 => \^angle_z\(4),
      O => \angle_z_current[9]_i_20_n_0\
    );
\angle_z_current[9]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^angle_z\(3),
      I1 => \angle_step_current_reg_n_0_[3]\,
      I2 => \angle_step_current_reg_n_0_[2]\,
      I3 => \^angle_z\(2),
      O => \angle_z_current[9]_i_21_n_0\
    );
\angle_z_current[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^angle_z\(1),
      I1 => \angle_step_current_reg_n_0_[1]\,
      I2 => \angle_step_current_reg_n_0_[0]\,
      I3 => \^angle_z\(0),
      O => \angle_z_current[9]_i_22_n_0\
    );
\angle_z_current[9]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[7]\,
      I1 => \^angle_z\(7),
      I2 => \angle_step_current_reg_n_0_[6]\,
      I3 => \^angle_z\(6),
      O => \angle_z_current[9]_i_23_n_0\
    );
\angle_z_current[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[5]\,
      I1 => \^angle_z\(5),
      I2 => \angle_step_current_reg_n_0_[4]\,
      I3 => \^angle_z\(4),
      O => \angle_z_current[9]_i_24_n_0\
    );
\angle_z_current[9]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[3]\,
      I1 => \^angle_z\(3),
      I2 => \angle_step_current_reg_n_0_[2]\,
      I3 => \^angle_z\(2),
      O => \angle_z_current[9]_i_25_n_0\
    );
\angle_z_current[9]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \angle_step_current_reg_n_0_[1]\,
      I1 => \^angle_z\(1),
      I2 => \^angle_z\(0),
      I3 => \angle_step_current_reg_n_0_[0]\,
      O => \angle_z_current[9]_i_26_n_0\
    );
\angle_z_current[9]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_z\(9),
      I1 => \angle_step_current_reg_n_0_[9]\,
      O => \angle_z_current[9]_i_27_n_0\
    );
\angle_z_current[9]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_z\(8),
      I1 => \angle_step_current_reg_n_0_[8]\,
      O => \angle_z_current[9]_i_28_n_0\
    );
\angle_z_current[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => \angle_z_current_reg[9]_i_17_n_6\,
      I1 => \angle_z_current_reg[9]_i_17_n_7\,
      I2 => \angle_z_current[9]_i_18_n_0\,
      I3 => angle_z_next1,
      O => \angle_z_current[9]_i_8_n_0\
    );
\angle_z_current[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^angle_z\(8),
      I1 => \angle_step_current_reg_n_0_[8]\,
      O => \angle_z_current[9]_i_9_n_0\
    );
\angle_z_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_z_down_n_0,
      D => angle_z_next(0),
      Q => \^angle_z\(0),
      R => '0'
    );
\angle_z_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_z_down_n_0,
      D => angle_z_next(1),
      Q => \^angle_z\(1),
      R => '0'
    );
\angle_z_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_z_down_n_0,
      D => angle_z_next(2),
      Q => \^angle_z\(2),
      R => '0'
    );
\angle_z_current_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_z_current_reg[2]_i_2_n_0\,
      CO(2) => \angle_z_current_reg[2]_i_2_n_1\,
      CO(1) => \angle_z_current_reg[2]_i_2_n_2\,
      CO(0) => \angle_z_current_reg[2]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \angle_step_current_reg_n_0_[3]\,
      DI(2 downto 0) => \^angle_z\(2 downto 0),
      O(3) => \angle_z_current_reg[2]_i_2_n_4\,
      O(2) => \angle_z_current_reg[2]_i_2_n_5\,
      O(1) => \angle_z_current_reg[2]_i_2_n_6\,
      O(0) => \NLW_angle_z_current_reg[2]_i_2_O_UNCONNECTED\(0),
      S(3) => \angle_z_current[2]_i_4_n_0\,
      S(2) => \angle_z_current[2]_i_5_n_0\,
      S(1) => \angle_z_current[2]_i_6_n_0\,
      S(0) => \angle_z_current[2]_i_7_n_0\
    );
\angle_z_current_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_z_current_reg[2]_i_3_n_0\,
      CO(2) => \angle_z_current_reg[2]_i_3_n_1\,
      CO(1) => \angle_z_current_reg[2]_i_3_n_2\,
      CO(0) => \angle_z_current_reg[2]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^angle_z\(3 downto 0),
      O(3) => \angle_z_current_reg[2]_i_3_n_4\,
      O(2) => \angle_z_current_reg[2]_i_3_n_5\,
      O(1) => \angle_z_current_reg[2]_i_3_n_6\,
      O(0) => \angle_z_current_reg[2]_i_3_n_7\,
      S(3) => \angle_z_current[2]_i_8_n_0\,
      S(2) => \angle_z_current[2]_i_9_n_0\,
      S(1) => \angle_z_current[2]_i_10_n_0\,
      S(0) => \angle_z_current[2]_i_11_n_0\
    );
\angle_z_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_z_down_n_0,
      D => angle_z_next(3),
      Q => \^angle_z\(3),
      R => '0'
    );
\angle_z_current_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_z_current_reg[3]_i_10_n_0\,
      CO(2) => \angle_z_current_reg[3]_i_10_n_1\,
      CO(1) => \angle_z_current_reg[3]_i_10_n_2\,
      CO(0) => \angle_z_current_reg[3]_i_10_n_3\,
      CYINIT => '1',
      DI(3) => \angle_z_current[3]_i_13_n_0\,
      DI(2) => \angle_z_current[3]_i_14_n_0\,
      DI(1) => \angle_z_current[3]_i_15_n_0\,
      DI(0) => \angle_z_current[3]_i_16_n_0\,
      O(3 downto 0) => \NLW_angle_z_current_reg[3]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \angle_z_current[3]_i_17_n_0\,
      S(2) => \angle_z_current[3]_i_18_n_0\,
      S(1) => \angle_z_current[3]_i_19_n_0\,
      S(0) => \angle_z_current[3]_i_20_n_0\
    );
\angle_z_current_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_z_current_reg[3]_i_4_n_0\,
      CO(2) => \angle_z_current_reg[3]_i_4_n_1\,
      CO(1) => \angle_z_current_reg[3]_i_4_n_2\,
      CO(0) => \angle_z_current_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^angle_z\(3 downto 0),
      O(3) => \angle_z_current_reg[3]_i_4_n_4\,
      O(2) => \angle_z_current_reg[3]_i_4_n_5\,
      O(1) => \angle_z_current_reg[3]_i_4_n_6\,
      O(0) => \angle_z_current_reg[3]_i_4_n_7\,
      S(3) => \angle_z_current[3]_i_6_n_0\,
      S(2) => \angle_z_current[3]_i_7_n_0\,
      S(1) => \angle_z_current[3]_i_8_n_0\,
      S(0) => \angle_z_current[3]_i_9_n_0\
    );
\angle_z_current_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_z_current_reg[3]_i_10_n_0\,
      CO(3 downto 1) => \NLW_angle_z_current_reg[3]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => angle_z_next1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \angle_z_current[3]_i_11_n_0\,
      O(3 downto 0) => \NLW_angle_z_current_reg[3]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \angle_z_current[3]_i_12_n_0\
    );
\angle_z_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_z_down_n_0,
      D => angle_z_next(4),
      Q => \^angle_z\(4),
      R => '0'
    );
\angle_z_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_z_down_n_0,
      D => angle_z_next(5),
      Q => \^angle_z\(5),
      R => '0'
    );
\angle_z_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_z_down_n_0,
      D => angle_z_next(6),
      Q => \^angle_z\(6),
      R => '0'
    );
\angle_z_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_z_down_n_0,
      D => angle_z_next(7),
      Q => \^angle_z\(7),
      R => '0'
    );
\angle_z_current_reg[7]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_z_current_reg[3]_i_4_n_0\,
      CO(3) => \angle_z_current_reg[7]_i_17_n_0\,
      CO(2) => \angle_z_current_reg[7]_i_17_n_1\,
      CO(1) => \angle_z_current_reg[7]_i_17_n_2\,
      CO(0) => \angle_z_current_reg[7]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^angle_z\(7 downto 4),
      O(3) => \angle_z_current_reg[7]_i_17_n_4\,
      O(2) => \angle_z_current_reg[7]_i_17_n_5\,
      O(1) => \angle_z_current_reg[7]_i_17_n_6\,
      O(0) => \angle_z_current_reg[7]_i_17_n_7\,
      S(3) => \angle_z_current[7]_i_18_n_0\,
      S(2) => \angle_z_current[7]_i_19_n_0\,
      S(1) => \angle_z_current[7]_i_20_n_0\,
      S(0) => \angle_z_current[7]_i_21_n_0\
    );
\angle_z_current_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_z_current_reg[2]_i_2_n_0\,
      CO(3) => \angle_z_current_reg[7]_i_2_n_0\,
      CO(2) => \angle_z_current_reg[7]_i_2_n_1\,
      CO(1) => \angle_z_current_reg[7]_i_2_n_2\,
      CO(0) => \angle_z_current_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \angle_z_current[7]_i_5_n_0\,
      DI(2) => \angle_z_current[7]_i_6_n_0\,
      DI(1) => \angle_z_current[7]_i_7_n_0\,
      DI(0) => \p_0_in__0\(3),
      O(3) => \angle_z_current_reg[7]_i_2_n_4\,
      O(2) => \angle_z_current_reg[7]_i_2_n_5\,
      O(1) => \angle_z_current_reg[7]_i_2_n_6\,
      O(0) => \angle_z_current_reg[7]_i_2_n_7\,
      S(3) => \angle_z_current[7]_i_9_n_0\,
      S(2) => \angle_z_current[7]_i_10_n_0\,
      S(1) => \angle_z_current[7]_i_11_n_0\,
      S(0) => \angle_z_current[7]_i_12_n_0\
    );
\angle_z_current_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_z_current_reg[2]_i_3_n_0\,
      CO(3) => \angle_z_current_reg[7]_i_3_n_0\,
      CO(2) => \angle_z_current_reg[7]_i_3_n_1\,
      CO(1) => \angle_z_current_reg[7]_i_3_n_2\,
      CO(0) => \angle_z_current_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^angle_z\(7 downto 4),
      O(3) => \angle_z_current_reg[7]_i_3_n_4\,
      O(2) => \angle_z_current_reg[7]_i_3_n_5\,
      O(1) => \angle_z_current_reg[7]_i_3_n_6\,
      O(0) => \angle_z_current_reg[7]_i_3_n_7\,
      S(3) => \angle_z_current[7]_i_13_n_0\,
      S(2) => \angle_z_current[7]_i_14_n_0\,
      S(1) => \angle_z_current[7]_i_15_n_0\,
      S(0) => \angle_z_current[7]_i_16_n_0\
    );
\angle_z_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_z_down_n_0,
      D => angle_z_next(8),
      Q => \^angle_z\(8),
      R => '0'
    );
\angle_z_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => debounce_unit_z_down_n_0,
      D => angle_z_next(9),
      Q => \^angle_z\(9),
      R => '0'
    );
\angle_z_current_reg[9]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_z_current_reg[9]_i_12_n_0\,
      CO(2) => \angle_z_current_reg[9]_i_12_n_1\,
      CO(1) => \angle_z_current_reg[9]_i_12_n_2\,
      CO(0) => \angle_z_current_reg[9]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \angle_z_current[9]_i_19_n_0\,
      DI(2) => \angle_z_current[9]_i_20_n_0\,
      DI(1) => \angle_z_current[9]_i_21_n_0\,
      DI(0) => \angle_z_current[9]_i_22_n_0\,
      O(3 downto 0) => \NLW_angle_z_current_reg[9]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \angle_z_current[9]_i_23_n_0\,
      S(2) => \angle_z_current[9]_i_24_n_0\,
      S(1) => \angle_z_current[9]_i_25_n_0\,
      S(0) => \angle_z_current[9]_i_26_n_0\
    );
\angle_z_current_reg[9]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_z_current_reg[7]_i_17_n_0\,
      CO(3 downto 1) => \NLW_angle_z_current_reg[9]_i_17_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \angle_z_current_reg[9]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^angle_z\(8),
      O(3 downto 2) => \NLW_angle_z_current_reg[9]_i_17_O_UNCONNECTED\(3 downto 2),
      O(1) => \angle_z_current_reg[9]_i_17_n_6\,
      O(0) => \angle_z_current_reg[9]_i_17_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \angle_z_current[9]_i_27_n_0\,
      S(0) => \angle_z_current[9]_i_28_n_0\
    );
\angle_z_current_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_z_current_reg[7]_i_2_n_0\,
      CO(3 downto 1) => \NLW_angle_z_current_reg[9]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \angle_z_current_reg[9]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \angle_z_current[9]_i_9_n_0\,
      O(3 downto 2) => \NLW_angle_z_current_reg[9]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \angle_z_current_reg[9]_i_4_n_6\,
      O(0) => \angle_z_current_reg[9]_i_4_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \angle_z_current[9]_i_10_n_0\,
      S(0) => \angle_z_current[9]_i_11_n_0\
    );
\angle_z_current_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_z_current_reg[9]_i_12_n_0\,
      CO(3 downto 1) => \NLW_angle_z_current_reg[9]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => angle_z_next10_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \angle_z_current[9]_i_13_n_0\,
      O(3 downto 0) => \NLW_angle_z_current_reg[9]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \angle_z_current[9]_i_14_n_0\
    );
\angle_z_current_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_z_current_reg[7]_i_3_n_0\,
      CO(3 downto 1) => \NLW_angle_z_current_reg[9]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \angle_z_current_reg[9]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^angle_z\(8),
      O(3 downto 2) => \NLW_angle_z_current_reg[9]_i_6_O_UNCONNECTED\(3 downto 2),
      O(1) => \angle_z_current_reg[9]_i_6_n_6\,
      O(0) => \angle_z_current_reg[9]_i_6_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \angle_z_current[9]_i_15_n_0\,
      S(0) => \angle_z_current[9]_i_16_n_0\
    );
debounce_unit_step_angle_down: entity work.design_1_top_level_0_0_debounce
     port map (
      \FSM_sequential_state_reg_reg[1]_0\ => debounce_unit_step_angle_down_n_30,
      \angle_step_current_reg[0]\ => \angle_step_current[30]_i_4_n_0\,
      \angle_step_current_reg[0]_0\ => \angle_step_current[30]_i_5_n_0\,
      \angle_step_current_reg[0]_1\ => debounce_unit_step_angle_up_n_1,
      \angle_step_current_reg[0]_2\ => debounce_unit_step_angle_up_n_0,
      \angle_step_current_reg[1]\ => \angle_step_current[1]_i_2_n_0\,
      \angle_step_current_reg[2]\ => \angle_step_current[2]_i_2_n_0\,
      \angle_step_current_reg[3]\ => \angle_step_current[30]_i_8_n_0\,
      \angle_step_current_reg[3]_0\ => \angle_step_current_reg_n_0_[3]\,
      \angle_step_current_reg[3]_1\ => \angle_step_current[3]_i_2_n_0\,
      \angle_step_current_reg[4]\ => \angle_step_current[4]_i_3_n_0\,
      angle_step_next(29 downto 0) => angle_step_next(30 downto 1),
      angle_step_next00_in(29 downto 0) => angle_step_next00_in(30 downto 1),
      clk_wiz => clk_wiz
    );
debounce_unit_step_angle_up: entity work.design_1_top_level_0_0_debounce_0
     port map (
      \FSM_sequential_state_reg_reg[0]_0\ => debounce_unit_step_angle_up_n_0,
      \angle_step_current[30]_i_6_0\ => \angle_step_current_reg_n_0_[15]\,
      \angle_step_current[30]_i_6_1\ => \angle_step_current_reg_n_0_[22]\,
      \angle_step_current[30]_i_6_2\ => \angle_step_current_reg_n_0_[18]\,
      \angle_step_current_reg[0]\ => \angle_step_current[30]_i_11_n_0\,
      \angle_step_current_reg[0]_0\ => \angle_step_current_reg_n_0_[2]\,
      \angle_step_current_reg[0]_1\ => \angle_step_current_reg_n_0_[1]\,
      \angle_step_current_reg[0]_2\ => \angle_step_current_reg_n_0_[4]\,
      \angle_step_current_reg[0]_3\ => \angle_step_current_reg_n_0_[3]\,
      \angle_step_current_reg[2]\ => debounce_unit_step_angle_up_n_1,
      clk_wiz => clk_wiz
    );
debounce_unit_x_down: entity work.design_1_top_level_0_0_debounce_1
     port map (
      CO(0) => angle_x_next1,
      \FSM_sequential_state_reg_reg[0]_0\ => debounce_unit_x_down_n_12,
      \FSM_sequential_state_reg_reg[1]_0\ => debounce_unit_x_down_n_1,
      O(3 downto 0) => plusOp(3 downto 0),
      \angle_x_current_reg[0]\ => \angle_x_current[0]_i_2_n_0\,
      \angle_x_current_reg[1]\(0) => angle_x_next10_in,
      \angle_x_current_reg[3]\ => \angle_x_current[3]_i_2_n_0\,
      \angle_x_current_reg[4]\ => \angle_x_current[4]_i_2_n_0\,
      \angle_x_current_reg[5]\ => \angle_x_current[5]_i_2_n_0\,
      \angle_x_current_reg[6]\ => \angle_x_current[6]_i_2_n_0\,
      \angle_x_current_reg[7]\ => \angle_x_current[7]_i_4_n_0\,
      \angle_x_current_reg[8]\ => \angle_x_current[8]_i_2_n_0\,
      \angle_x_current_reg[9]\ => \angle_x_current[9]_i_7_n_0\,
      angle_x_next(9 downto 0) => angle_x_next(9 downto 0),
      clk_wiz => clk_wiz,
      minusOp(7 downto 2) => minusOp(9 downto 4),
      minusOp(1 downto 0) => minusOp(2 downto 1),
      minusOp1_in(7 downto 2) => minusOp1_in(9 downto 4),
      minusOp1_in(1 downto 0) => minusOp1_in(2 downto 1),
      state_reg(0) => state_reg(0)
    );
debounce_unit_x_up: entity work.design_1_top_level_0_0_debounce_2
     port map (
      \FSM_sequential_state_reg_reg[1]_0\ => debounce_unit_x_up_n_0,
      \angle_x_current_reg[0]\ => debounce_unit_x_down_n_1,
      \angle_x_current_reg[0]_0\ => debounce_unit_x_down_n_12,
      clk_wiz => clk_wiz,
      state_reg(0) => state_reg(0)
    );
debounce_unit_y_down: entity work.design_1_top_level_0_0_debounce_3
     port map (
      CO(0) => angle_y_next1,
      \FSM_sequential_state_reg_reg[1]_0\ => debounce_unit_y_down_n_10,
      O(3) => \angle_y_current_reg[3]_i_3_n_4\,
      O(2) => \angle_y_current_reg[3]_i_3_n_5\,
      O(1) => \angle_y_current_reg[3]_i_3_n_6\,
      O(0) => \angle_y_current_reg[3]_i_3_n_7\,
      \angle_y_current_reg[0]\ => debounce_unit_y_up_n_0,
      \angle_y_current_reg[0]_0\ => debounce_unit_y_up_n_1,
      \angle_y_current_reg[0]_1\ => \angle_y_current[0]_i_2_n_0\,
      \angle_y_current_reg[1]\(0) => angle_y_next10_in,
      \angle_y_current_reg[2]\(1) => \angle_y_current_reg[2]_i_2_n_5\,
      \angle_y_current_reg[2]\(0) => \angle_y_current_reg[2]_i_2_n_6\,
      \angle_y_current_reg[2]_0\(1) => \angle_y_current_reg[2]_i_3_n_5\,
      \angle_y_current_reg[2]_0\(0) => \angle_y_current_reg[2]_i_3_n_6\,
      \angle_y_current_reg[3]\ => \angle_y_current[3]_i_2_n_0\,
      \angle_y_current_reg[4]\ => \angle_y_current[4]_i_2_n_0\,
      \angle_y_current_reg[5]\ => \angle_y_current[5]_i_2_n_0\,
      \angle_y_current_reg[6]\ => \angle_y_current[6]_i_2_n_0\,
      \angle_y_current_reg[7]\(3) => \angle_y_current_reg[7]_i_2_n_4\,
      \angle_y_current_reg[7]\(2) => \angle_y_current_reg[7]_i_2_n_5\,
      \angle_y_current_reg[7]\(1) => \angle_y_current_reg[7]_i_2_n_6\,
      \angle_y_current_reg[7]\(0) => \angle_y_current_reg[7]_i_2_n_7\,
      \angle_y_current_reg[7]_0\(3) => \angle_y_current_reg[7]_i_3_n_4\,
      \angle_y_current_reg[7]_0\(2) => \angle_y_current_reg[7]_i_3_n_5\,
      \angle_y_current_reg[7]_0\(1) => \angle_y_current_reg[7]_i_3_n_6\,
      \angle_y_current_reg[7]_0\(0) => \angle_y_current_reg[7]_i_3_n_7\,
      \angle_y_current_reg[7]_1\ => \angle_y_current[7]_i_4_n_0\,
      \angle_y_current_reg[8]\ => \angle_y_current[8]_i_2_n_0\,
      \angle_y_current_reg[9]\(1) => \angle_y_current_reg[9]_i_4_n_6\,
      \angle_y_current_reg[9]\(0) => \angle_y_current_reg[9]_i_4_n_7\,
      \angle_y_current_reg[9]_0\(1) => \angle_y_current_reg[9]_i_6_n_6\,
      \angle_y_current_reg[9]_0\(0) => \angle_y_current_reg[9]_i_6_n_7\,
      \angle_y_current_reg[9]_1\ => \angle_y_current[9]_i_8_n_0\,
      angle_y_next(9 downto 0) => angle_y_next(9 downto 0),
      clk_wiz => clk_wiz
    );
debounce_unit_y_up: entity work.design_1_top_level_0_0_debounce_4
     port map (
      \FSM_sequential_state_reg_reg[0]_0\ => debounce_unit_y_up_n_1,
      \FSM_sequential_state_reg_reg[1]_0\ => debounce_unit_y_up_n_0,
      clk_wiz => clk_wiz,
      up_y => up_y
    );
debounce_unit_z_down: entity work.design_1_top_level_0_0_debounce_5
     port map (
      CO(0) => angle_z_next10_in,
      \FSM_sequential_state_reg_reg[1]_0\ => debounce_unit_z_down_n_0,
      O(3) => \angle_z_current_reg[3]_i_4_n_4\,
      O(2) => \angle_z_current_reg[3]_i_4_n_5\,
      O(1) => \angle_z_current_reg[3]_i_4_n_6\,
      O(0) => \angle_z_current_reg[3]_i_4_n_7\,
      \angle_z_current_reg[0]\ => debounce_unit_z_up_n_1,
      \angle_z_current_reg[0]_0\ => debounce_unit_z_up_n_0,
      \angle_z_current_reg[0]_1\ => \angle_z_current[0]_i_2_n_0\,
      \angle_z_current_reg[2]\(1) => \angle_z_current_reg[2]_i_2_n_5\,
      \angle_z_current_reg[2]\(0) => \angle_z_current_reg[2]_i_2_n_6\,
      \angle_z_current_reg[2]_0\(1) => \angle_z_current_reg[2]_i_3_n_5\,
      \angle_z_current_reg[2]_0\(0) => \angle_z_current_reg[2]_i_3_n_6\,
      \angle_z_current_reg[3]\ => \angle_z_current[3]_i_2_n_0\,
      \angle_z_current_reg[3]_0\(0) => angle_z_next1,
      \angle_z_current_reg[4]\ => \angle_z_current[4]_i_2_n_0\,
      \angle_z_current_reg[5]\ => \angle_z_current[5]_i_2_n_0\,
      \angle_z_current_reg[6]\ => \angle_z_current[6]_i_2_n_0\,
      \angle_z_current_reg[7]\(3) => \angle_z_current_reg[7]_i_2_n_4\,
      \angle_z_current_reg[7]\(2) => \angle_z_current_reg[7]_i_2_n_5\,
      \angle_z_current_reg[7]\(1) => \angle_z_current_reg[7]_i_2_n_6\,
      \angle_z_current_reg[7]\(0) => \angle_z_current_reg[7]_i_2_n_7\,
      \angle_z_current_reg[7]_0\(3) => \angle_z_current_reg[7]_i_3_n_4\,
      \angle_z_current_reg[7]_0\(2) => \angle_z_current_reg[7]_i_3_n_5\,
      \angle_z_current_reg[7]_0\(1) => \angle_z_current_reg[7]_i_3_n_6\,
      \angle_z_current_reg[7]_0\(0) => \angle_z_current_reg[7]_i_3_n_7\,
      \angle_z_current_reg[7]_1\ => \angle_z_current[7]_i_4_n_0\,
      \angle_z_current_reg[8]\ => \angle_z_current[8]_i_2_n_0\,
      \angle_z_current_reg[9]\(1) => \angle_z_current_reg[9]_i_4_n_6\,
      \angle_z_current_reg[9]\(0) => \angle_z_current_reg[9]_i_4_n_7\,
      \angle_z_current_reg[9]_0\(1) => \angle_z_current_reg[9]_i_6_n_6\,
      \angle_z_current_reg[9]_0\(0) => \angle_z_current_reg[9]_i_6_n_7\,
      \angle_z_current_reg[9]_1\ => \angle_z_current[9]_i_8_n_0\,
      angle_z_next(9 downto 0) => angle_z_next(9 downto 0),
      clk_wiz => clk_wiz,
      down_z => down_z
    );
debounce_unit_z_up: entity work.design_1_top_level_0_0_debounce_6
     port map (
      \FSM_sequential_state_reg_reg[0]_0\ => debounce_unit_z_up_n_0,
      \FSM_sequential_state_reg_reg[1]_0\ => debounce_unit_z_up_n_1,
      clk_wiz => clk_wiz
    );
keyboard: entity work.design_1_top_level_0_0_button_matrix
     port map (
      clk_wiz => clk_wiz,
      down_z => down_z,
      matrix_btn_col_tl(3 downto 0) => matrix_btn_col_tl(3 downto 0),
      up_y => up_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_uart is
  port (
    state_next : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rst_0 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx : out STD_LOGIC;
    state_current : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_current_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[1]_4\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \FSM_sequential_state_current_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_state_current_reg[0]_3\ : in STD_LOGIC;
    rx : in STD_LOGIC;
    clk_wiz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_uart : entity is "uart";
end design_1_top_level_0_0_uart;

architecture STRUCTURE of design_1_top_level_0_0_uart is
  signal Sig_ClrDiv : STD_LOGIC;
  signal \^rst_0\ : STD_LOGIC;
  signal top16 : STD_LOGIC;
  signal toprx : STD_LOGIC;
  signal toptx : STD_LOGIC;
begin
  rst_0 <= \^rst_0\;
reception_unit: entity work.design_1_top_level_0_0_receive
     port map (
      AR(0) => \^rst_0\,
      Dout(7 downto 0) => Dout(7 downto 0),
      \FSM_sequential_state_current_reg[0]\ => \FSM_sequential_state_current_reg[0]\,
      \FSM_sequential_state_current_reg[0]_0\ => \FSM_sequential_state_current_reg[0]_0\,
      \FSM_sequential_state_current_reg[0]_1\ => \FSM_sequential_state_current_reg[0]_1\,
      \FSM_sequential_state_current_reg[0]_2\ => \FSM_sequential_state_current_reg[0]_2\,
      \FSM_sequential_state_current_reg[0]_3\ => \FSM_sequential_state_current_reg[0]_3\,
      \FSM_sequential_state_current_reg[1]\ => \FSM_sequential_state_current_reg[1]\,
      \FSM_sequential_state_current_reg[1]_0\ => \FSM_sequential_state_current_reg[1]_0\,
      \FSM_sequential_state_current_reg[1]_1\ => \FSM_sequential_state_current_reg[1]_1\,
      \FSM_sequential_state_current_reg[1]_2\ => \FSM_sequential_state_current_reg[1]_2\,
      \FSM_sequential_state_current_reg[1]_3\ => \FSM_sequential_state_current_reg[1]_3\,
      \FSM_sequential_state_current_reg[1]_4\ => \FSM_sequential_state_current_reg[1]_4\,
      Sig_ClrDiv => Sig_ClrDiv,
      clk_wiz => clk_wiz,
      rx => rx,
      state_current(3 downto 0) => state_current(3 downto 0),
      state_next(1 downto 0) => state_next(1 downto 0),
      top16 => top16,
      toprx => toprx
    );
timings_unit: entity work.design_1_top_level_0_0_timing
     port map (
      AR(0) => \^rst_0\,
      Sig_ClrDiv => Sig_ClrDiv,
      clk_wiz => clk_wiz,
      rst => rst,
      top16 => top16,
      toprx => toprx,
      toptx => toptx
    );
transmission_unit: entity work.design_1_top_level_0_0_transmit
     port map (
      AR(0) => \^rst_0\,
      clk_wiz => clk_wiz,
      toptx => toptx,
      tx => tx
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_prim_width is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end design_1_top_level_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_rotator is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    state_current : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_vram_addr_wr_pointer_current : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_wiz : in STD_LOGIC;
    angle_z : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    angle_y : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \X_rotator_X0_reg[11]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \X_rotator_Y0_reg[11]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    angle_x : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_rotator : entity is "rotator";
end design_1_top_level_0_0_rotator;

architecture STRUCTURE of design_1_top_level_0_0_rotator is
  signal B : STD_LOGIC_VECTOR ( 4 to 4 );
  signal B_3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal B_4 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \SHIFT_RIGHT0_carry__0__0_i_1__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__0_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__0_i_3_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__0_i_4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__1_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__1_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__1_i_3_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0__1_i_4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__0_i_1__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__0_i_2__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__0_i_3__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__0_i_4__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__1_i_1__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__1_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__1_i_3_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1__1_i_4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal SHIFT_RIGHT0_carry_i_2_n_0 : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal SHIFT_RIGHT0_carry_i_3_n_0 : STD_LOGIC;
  signal \SHIFT_RIGHT0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal SHIFT_RIGHT0_carry_i_4_n_0 : STD_LOGIC;
  signal X_rotator_X : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \X_rotator_X0_reg_n_0_[0]\ : STD_LOGIC;
  signal \X_rotator_X0_reg_n_0_[11]\ : STD_LOGIC;
  signal \X_rotator_X0_reg_n_0_[1]\ : STD_LOGIC;
  signal \X_rotator_X0_reg_n_0_[2]\ : STD_LOGIC;
  signal \X_rotator_X0_reg_n_0_[3]\ : STD_LOGIC;
  signal \X_rotator_X0_reg_n_0_[4]\ : STD_LOGIC;
  signal \X_rotator_X0_reg_n_0_[5]\ : STD_LOGIC;
  signal \X_rotator_X0_reg_n_0_[6]\ : STD_LOGIC;
  signal X_rotator_Y : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \X_rotator_Y0_reg_n_0_[0]\ : STD_LOGIC;
  signal \X_rotator_Y0_reg_n_0_[11]\ : STD_LOGIC;
  signal \X_rotator_Y0_reg_n_0_[1]\ : STD_LOGIC;
  signal \X_rotator_Y0_reg_n_0_[2]\ : STD_LOGIC;
  signal \X_rotator_Y0_reg_n_0_[3]\ : STD_LOGIC;
  signal \X_rotator_Y0_reg_n_0_[4]\ : STD_LOGIC;
  signal \X_rotator_Y0_reg_n_0_[5]\ : STD_LOGIC;
  signal \X_rotator_Y0_reg_n_0_[6]\ : STD_LOGIC;
  signal \Y[7]_i_2_n_0\ : STD_LOGIC;
  signal \Y_angle_reg_n_0_[0]\ : STD_LOGIC;
  signal \Y_angle_reg_n_0_[1]\ : STD_LOGIC;
  signal \Y_angle_reg_n_0_[2]\ : STD_LOGIC;
  signal \Y_angle_reg_n_0_[3]\ : STD_LOGIC;
  signal \Y_angle_reg_n_0_[4]\ : STD_LOGIC;
  signal \Y_angle_reg_n_0_[5]\ : STD_LOGIC;
  signal \Y_angle_reg_n_0_[6]\ : STD_LOGIC;
  signal \Y_angle_reg_n_0_[7]\ : STD_LOGIC;
  signal \Y_angle_reg_n_0_[8]\ : STD_LOGIC;
  signal \Y_angle_reg_n_0_[9]\ : STD_LOGIC;
  signal Y_coord_rotated : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Y_rotator_X : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Y_rotator_Y : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \Y_rotator_Y0_reg_n_0_[0]\ : STD_LOGIC;
  signal \Y_rotator_Y0_reg_n_0_[11]\ : STD_LOGIC;
  signal \Y_rotator_Y0_reg_n_0_[1]\ : STD_LOGIC;
  signal \Y_rotator_Y0_reg_n_0_[2]\ : STD_LOGIC;
  signal \Y_rotator_Y0_reg_n_0_[3]\ : STD_LOGIC;
  signal \Y_rotator_Y0_reg_n_0_[4]\ : STD_LOGIC;
  signal \Y_rotator_Y0_reg_n_0_[5]\ : STD_LOGIC;
  signal \Y_rotator_Y0_reg_n_0_[6]\ : STD_LOGIC;
  signal \Z_angle_reg_n_0_[0]\ : STD_LOGIC;
  signal \Z_angle_reg_n_0_[1]\ : STD_LOGIC;
  signal \Z_angle_reg_n_0_[2]\ : STD_LOGIC;
  signal \Z_angle_reg_n_0_[3]\ : STD_LOGIC;
  signal \Z_angle_reg_n_0_[4]\ : STD_LOGIC;
  signal \Z_angle_reg_n_0_[5]\ : STD_LOGIC;
  signal \Z_angle_reg_n_0_[6]\ : STD_LOGIC;
  signal \Z_angle_reg_n_0_[7]\ : STD_LOGIC;
  signal \Z_angle_reg_n_0_[8]\ : STD_LOGIC;
  signal \Z_angle_reg_n_0_[9]\ : STD_LOGIC;
  signal Z_coord_rotated : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Z_rotator_X0_reg_n_0_[0]\ : STD_LOGIC;
  signal \Z_rotator_X0_reg_n_0_[10]\ : STD_LOGIC;
  signal \Z_rotator_X0_reg_n_0_[11]\ : STD_LOGIC;
  signal \Z_rotator_X0_reg_n_0_[1]\ : STD_LOGIC;
  signal \Z_rotator_X0_reg_n_0_[2]\ : STD_LOGIC;
  signal \Z_rotator_X0_reg_n_0_[3]\ : STD_LOGIC;
  signal \Z_rotator_X0_reg_n_0_[4]\ : STD_LOGIC;
  signal \Z_rotator_X0_reg_n_0_[5]\ : STD_LOGIC;
  signal \Z_rotator_X0_reg_n_0_[6]\ : STD_LOGIC;
  signal \Z_rotator_X0_reg_n_0_[7]\ : STD_LOGIC;
  signal \Z_rotator_X0_reg_n_0_[8]\ : STD_LOGIC;
  signal \Z_rotator_X0_reg_n_0_[9]\ : STD_LOGIC;
  signal Z_rotator_Y : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Z_rotator_Y0_reg_n_0_[0]\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg_n_0_[10]\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg_n_0_[11]\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg_n_0_[1]\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg_n_0_[2]\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg_n_0_[3]\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg_n_0_[4]\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg_n_0_[5]\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg_n_0_[6]\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg_n_0_[7]\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg_n_0_[8]\ : STD_LOGIC;
  signal \Z_rotator_Y0_reg_n_0_[9]\ : STD_LOGIC;
  signal angle : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_out0 : STD_LOGIC;
  signal p_0_out0_5 : STD_LOGIC;
  signal sX_multiplication_buffer00_in : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal sX_multiplication_buffer00_in_0 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal sX_multiplication_buffer00_in_2 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal sX_multiplication_buffer01 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \sX_multiplication_buffer_i_13__0_n_1\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_13__0_n_2\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_13__0_n_3\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_13__1_n_1\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_13__1_n_2\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_13__1_n_3\ : STD_LOGIC;
  signal sX_multiplication_buffer_i_13_n_1 : STD_LOGIC;
  signal sX_multiplication_buffer_i_13_n_2 : STD_LOGIC;
  signal sX_multiplication_buffer_i_13_n_3 : STD_LOGIC;
  signal \sX_multiplication_buffer_i_15__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_15__0_n_1\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_15__0_n_2\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_15__0_n_3\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_15__1_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_15__1_n_1\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_15__1_n_2\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_15__1_n_3\ : STD_LOGIC;
  signal sX_multiplication_buffer_i_15_n_0 : STD_LOGIC;
  signal sX_multiplication_buffer_i_15_n_1 : STD_LOGIC;
  signal sX_multiplication_buffer_i_15_n_2 : STD_LOGIC;
  signal sX_multiplication_buffer_i_15_n_3 : STD_LOGIC;
  signal \sX_multiplication_buffer_i_19__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_19__1_n_0\ : STD_LOGIC;
  signal sX_multiplication_buffer_i_19_n_0 : STD_LOGIC;
  signal \sX_multiplication_buffer_i_20__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_20__1_n_0\ : STD_LOGIC;
  signal sX_multiplication_buffer_i_20_n_0 : STD_LOGIC;
  signal \sX_multiplication_buffer_i_21__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_21__1_n_0\ : STD_LOGIC;
  signal sX_multiplication_buffer_i_21_n_0 : STD_LOGIC;
  signal \sX_multiplication_buffer_i_22__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_22__1_n_0\ : STD_LOGIC;
  signal sX_multiplication_buffer_i_22_n_0 : STD_LOGIC;
  signal \sX_multiplication_buffer_i_28__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_28__1_n_0\ : STD_LOGIC;
  signal sX_multiplication_buffer_i_28_n_0 : STD_LOGIC;
  signal \sX_multiplication_buffer_i_29__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_29__1_n_0\ : STD_LOGIC;
  signal sX_multiplication_buffer_i_29_n_0 : STD_LOGIC;
  signal \sX_multiplication_buffer_i_30__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_30__1_n_0\ : STD_LOGIC;
  signal sX_multiplication_buffer_i_30_n_0 : STD_LOGIC;
  signal \sX_multiplication_buffer_i_31__0_n_0\ : STD_LOGIC;
  signal \sX_multiplication_buffer_i_31__1_n_0\ : STD_LOGIC;
  signal sX_multiplication_buffer_i_31_n_0 : STD_LOGIC;
  signal sY_multiplication_buffer01 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sY_multiplication_buffer01_1 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \sY_multiplication_buffer_i_32__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_35__0_n_0\ : STD_LOGIC;
  signal \sY_multiplication_buffer_i_35__1_n_0\ : STD_LOGIC;
  signal sY_multiplication_buffer_i_35_n_0 : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_1\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_2\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_3\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_1\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_2\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_3\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_1\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_2\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_3\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\ : STD_LOGIC;
  signal \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_1\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_2\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_3\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_1\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_2\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_3\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_1\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_2\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_3\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\ : STD_LOGIC;
  signal \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_1\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_2\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_3\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_1\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_2\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_3\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_1\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_2\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_3\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\ : STD_LOGIC;
  signal \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_1\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_2\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_3\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_1\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_2\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_3\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_1\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_2\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_3\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\ : STD_LOGIC;
  signal \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_1\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_2\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_3\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_1\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_2\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_3\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_1\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_2\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_3\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\ : STD_LOGIC;
  signal \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_1\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_2\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_3\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_1\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_2\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_3\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_1\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_2\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_3\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_1\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_2\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_3\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_1\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_2\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_3\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\ : STD_LOGIC;
  signal \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\ : STD_LOGIC;
  signal x_rotator_n_1 : STD_LOGIC;
  signal x_rotator_n_10 : STD_LOGIC;
  signal x_rotator_n_100 : STD_LOGIC;
  signal x_rotator_n_101 : STD_LOGIC;
  signal x_rotator_n_102 : STD_LOGIC;
  signal x_rotator_n_11 : STD_LOGIC;
  signal x_rotator_n_12 : STD_LOGIC;
  signal x_rotator_n_13 : STD_LOGIC;
  signal x_rotator_n_15 : STD_LOGIC;
  signal x_rotator_n_16 : STD_LOGIC;
  signal x_rotator_n_17 : STD_LOGIC;
  signal x_rotator_n_18 : STD_LOGIC;
  signal x_rotator_n_19 : STD_LOGIC;
  signal x_rotator_n_2 : STD_LOGIC;
  signal x_rotator_n_20 : STD_LOGIC;
  signal x_rotator_n_21 : STD_LOGIC;
  signal x_rotator_n_22 : STD_LOGIC;
  signal x_rotator_n_23 : STD_LOGIC;
  signal x_rotator_n_3 : STD_LOGIC;
  signal x_rotator_n_4 : STD_LOGIC;
  signal x_rotator_n_48 : STD_LOGIC;
  signal x_rotator_n_49 : STD_LOGIC;
  signal x_rotator_n_5 : STD_LOGIC;
  signal x_rotator_n_50 : STD_LOGIC;
  signal x_rotator_n_51 : STD_LOGIC;
  signal x_rotator_n_52 : STD_LOGIC;
  signal x_rotator_n_53 : STD_LOGIC;
  signal x_rotator_n_54 : STD_LOGIC;
  signal x_rotator_n_55 : STD_LOGIC;
  signal x_rotator_n_56 : STD_LOGIC;
  signal x_rotator_n_57 : STD_LOGIC;
  signal x_rotator_n_58 : STD_LOGIC;
  signal x_rotator_n_59 : STD_LOGIC;
  signal x_rotator_n_6 : STD_LOGIC;
  signal x_rotator_n_60 : STD_LOGIC;
  signal x_rotator_n_61 : STD_LOGIC;
  signal x_rotator_n_62 : STD_LOGIC;
  signal x_rotator_n_63 : STD_LOGIC;
  signal x_rotator_n_64 : STD_LOGIC;
  signal x_rotator_n_65 : STD_LOGIC;
  signal x_rotator_n_66 : STD_LOGIC;
  signal x_rotator_n_67 : STD_LOGIC;
  signal x_rotator_n_68 : STD_LOGIC;
  signal x_rotator_n_69 : STD_LOGIC;
  signal x_rotator_n_7 : STD_LOGIC;
  signal x_rotator_n_70 : STD_LOGIC;
  signal x_rotator_n_71 : STD_LOGIC;
  signal x_rotator_n_72 : STD_LOGIC;
  signal x_rotator_n_73 : STD_LOGIC;
  signal x_rotator_n_74 : STD_LOGIC;
  signal x_rotator_n_75 : STD_LOGIC;
  signal x_rotator_n_76 : STD_LOGIC;
  signal x_rotator_n_77 : STD_LOGIC;
  signal x_rotator_n_78 : STD_LOGIC;
  signal x_rotator_n_79 : STD_LOGIC;
  signal x_rotator_n_8 : STD_LOGIC;
  signal x_rotator_n_80 : STD_LOGIC;
  signal x_rotator_n_81 : STD_LOGIC;
  signal x_rotator_n_82 : STD_LOGIC;
  signal x_rotator_n_83 : STD_LOGIC;
  signal x_rotator_n_84 : STD_LOGIC;
  signal x_rotator_n_85 : STD_LOGIC;
  signal x_rotator_n_86 : STD_LOGIC;
  signal x_rotator_n_87 : STD_LOGIC;
  signal x_rotator_n_88 : STD_LOGIC;
  signal x_rotator_n_89 : STD_LOGIC;
  signal x_rotator_n_9 : STD_LOGIC;
  signal x_rotator_n_90 : STD_LOGIC;
  signal x_rotator_n_91 : STD_LOGIC;
  signal x_rotator_n_92 : STD_LOGIC;
  signal x_rotator_n_93 : STD_LOGIC;
  signal x_rotator_n_94 : STD_LOGIC;
  signal x_rotator_n_95 : STD_LOGIC;
  signal x_rotator_n_96 : STD_LOGIC;
  signal x_rotator_n_97 : STD_LOGIC;
  signal x_rotator_n_98 : STD_LOGIC;
  signal x_rotator_n_99 : STD_LOGIC;
  signal \y_rotator_X0_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_rotator_X0_reg_n_0_[10]\ : STD_LOGIC;
  signal \y_rotator_X0_reg_n_0_[11]\ : STD_LOGIC;
  signal \y_rotator_X0_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_rotator_X0_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_rotator_X0_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_rotator_X0_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_rotator_X0_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_rotator_X0_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_rotator_X0_reg_n_0_[7]\ : STD_LOGIC;
  signal \y_rotator_X0_reg_n_0_[8]\ : STD_LOGIC;
  signal \y_rotator_X0_reg_n_0_[9]\ : STD_LOGIC;
  signal y_rotator_n_0 : STD_LOGIC;
  signal y_rotator_n_1 : STD_LOGIC;
  signal y_rotator_n_10 : STD_LOGIC;
  signal y_rotator_n_11 : STD_LOGIC;
  signal y_rotator_n_3 : STD_LOGIC;
  signal y_rotator_n_32 : STD_LOGIC;
  signal y_rotator_n_33 : STD_LOGIC;
  signal y_rotator_n_34 : STD_LOGIC;
  signal y_rotator_n_35 : STD_LOGIC;
  signal y_rotator_n_36 : STD_LOGIC;
  signal y_rotator_n_37 : STD_LOGIC;
  signal y_rotator_n_38 : STD_LOGIC;
  signal y_rotator_n_39 : STD_LOGIC;
  signal y_rotator_n_4 : STD_LOGIC;
  signal y_rotator_n_40 : STD_LOGIC;
  signal y_rotator_n_41 : STD_LOGIC;
  signal y_rotator_n_42 : STD_LOGIC;
  signal y_rotator_n_43 : STD_LOGIC;
  signal y_rotator_n_44 : STD_LOGIC;
  signal y_rotator_n_45 : STD_LOGIC;
  signal y_rotator_n_46 : STD_LOGIC;
  signal y_rotator_n_47 : STD_LOGIC;
  signal y_rotator_n_48 : STD_LOGIC;
  signal y_rotator_n_49 : STD_LOGIC;
  signal y_rotator_n_5 : STD_LOGIC;
  signal y_rotator_n_50 : STD_LOGIC;
  signal y_rotator_n_51 : STD_LOGIC;
  signal y_rotator_n_52 : STD_LOGIC;
  signal y_rotator_n_53 : STD_LOGIC;
  signal y_rotator_n_54 : STD_LOGIC;
  signal y_rotator_n_55 : STD_LOGIC;
  signal y_rotator_n_57 : STD_LOGIC;
  signal y_rotator_n_58 : STD_LOGIC;
  signal y_rotator_n_59 : STD_LOGIC;
  signal y_rotator_n_6 : STD_LOGIC;
  signal y_rotator_n_60 : STD_LOGIC;
  signal y_rotator_n_61 : STD_LOGIC;
  signal y_rotator_n_62 : STD_LOGIC;
  signal y_rotator_n_63 : STD_LOGIC;
  signal y_rotator_n_64 : STD_LOGIC;
  signal y_rotator_n_65 : STD_LOGIC;
  signal y_rotator_n_66 : STD_LOGIC;
  signal y_rotator_n_67 : STD_LOGIC;
  signal y_rotator_n_68 : STD_LOGIC;
  signal y_rotator_n_69 : STD_LOGIC;
  signal y_rotator_n_7 : STD_LOGIC;
  signal y_rotator_n_70 : STD_LOGIC;
  signal y_rotator_n_71 : STD_LOGIC;
  signal y_rotator_n_72 : STD_LOGIC;
  signal y_rotator_n_73 : STD_LOGIC;
  signal y_rotator_n_74 : STD_LOGIC;
  signal y_rotator_n_75 : STD_LOGIC;
  signal y_rotator_n_76 : STD_LOGIC;
  signal y_rotator_n_77 : STD_LOGIC;
  signal y_rotator_n_78 : STD_LOGIC;
  signal y_rotator_n_79 : STD_LOGIC;
  signal y_rotator_n_8 : STD_LOGIC;
  signal y_rotator_n_80 : STD_LOGIC;
  signal y_rotator_n_81 : STD_LOGIC;
  signal y_rotator_n_82 : STD_LOGIC;
  signal y_rotator_n_83 : STD_LOGIC;
  signal y_rotator_n_84 : STD_LOGIC;
  signal y_rotator_n_85 : STD_LOGIC;
  signal y_rotator_n_86 : STD_LOGIC;
  signal y_rotator_n_87 : STD_LOGIC;
  signal y_rotator_n_88 : STD_LOGIC;
  signal y_rotator_n_89 : STD_LOGIC;
  signal y_rotator_n_9 : STD_LOGIC;
  signal y_rotator_n_90 : STD_LOGIC;
  signal y_rotator_n_91 : STD_LOGIC;
  signal y_rotator_n_92 : STD_LOGIC;
  signal y_rotator_n_93 : STD_LOGIC;
  signal y_rotator_n_94 : STD_LOGIC;
  signal y_rotator_n_95 : STD_LOGIC;
  signal y_rotator_n_96 : STD_LOGIC;
  signal y_rotator_n_97 : STD_LOGIC;
  signal z_rotator_n_1 : STD_LOGIC;
  signal z_rotator_n_10 : STD_LOGIC;
  signal z_rotator_n_11 : STD_LOGIC;
  signal z_rotator_n_12 : STD_LOGIC;
  signal z_rotator_n_13 : STD_LOGIC;
  signal z_rotator_n_22 : STD_LOGIC;
  signal z_rotator_n_23 : STD_LOGIC;
  signal z_rotator_n_24 : STD_LOGIC;
  signal z_rotator_n_25 : STD_LOGIC;
  signal z_rotator_n_26 : STD_LOGIC;
  signal z_rotator_n_27 : STD_LOGIC;
  signal z_rotator_n_28 : STD_LOGIC;
  signal z_rotator_n_29 : STD_LOGIC;
  signal z_rotator_n_3 : STD_LOGIC;
  signal z_rotator_n_30 : STD_LOGIC;
  signal z_rotator_n_31 : STD_LOGIC;
  signal z_rotator_n_32 : STD_LOGIC;
  signal z_rotator_n_33 : STD_LOGIC;
  signal z_rotator_n_34 : STD_LOGIC;
  signal z_rotator_n_35 : STD_LOGIC;
  signal z_rotator_n_36 : STD_LOGIC;
  signal z_rotator_n_37 : STD_LOGIC;
  signal z_rotator_n_38 : STD_LOGIC;
  signal z_rotator_n_39 : STD_LOGIC;
  signal z_rotator_n_4 : STD_LOGIC;
  signal z_rotator_n_40 : STD_LOGIC;
  signal z_rotator_n_41 : STD_LOGIC;
  signal z_rotator_n_42 : STD_LOGIC;
  signal z_rotator_n_43 : STD_LOGIC;
  signal z_rotator_n_44 : STD_LOGIC;
  signal z_rotator_n_45 : STD_LOGIC;
  signal z_rotator_n_46 : STD_LOGIC;
  signal z_rotator_n_47 : STD_LOGIC;
  signal z_rotator_n_48 : STD_LOGIC;
  signal z_rotator_n_49 : STD_LOGIC;
  signal z_rotator_n_5 : STD_LOGIC;
  signal z_rotator_n_50 : STD_LOGIC;
  signal z_rotator_n_51 : STD_LOGIC;
  signal z_rotator_n_52 : STD_LOGIC;
  signal z_rotator_n_53 : STD_LOGIC;
  signal z_rotator_n_54 : STD_LOGIC;
  signal z_rotator_n_55 : STD_LOGIC;
  signal z_rotator_n_56 : STD_LOGIC;
  signal z_rotator_n_57 : STD_LOGIC;
  signal z_rotator_n_58 : STD_LOGIC;
  signal z_rotator_n_59 : STD_LOGIC;
  signal z_rotator_n_6 : STD_LOGIC;
  signal z_rotator_n_60 : STD_LOGIC;
  signal z_rotator_n_61 : STD_LOGIC;
  signal z_rotator_n_62 : STD_LOGIC;
  signal z_rotator_n_63 : STD_LOGIC;
  signal z_rotator_n_64 : STD_LOGIC;
  signal z_rotator_n_65 : STD_LOGIC;
  signal z_rotator_n_66 : STD_LOGIC;
  signal z_rotator_n_67 : STD_LOGIC;
  signal z_rotator_n_68 : STD_LOGIC;
  signal z_rotator_n_69 : STD_LOGIC;
  signal z_rotator_n_7 : STD_LOGIC;
  signal z_rotator_n_70 : STD_LOGIC;
  signal z_rotator_n_71 : STD_LOGIC;
  signal z_rotator_n_72 : STD_LOGIC;
  signal z_rotator_n_73 : STD_LOGIC;
  signal z_rotator_n_74 : STD_LOGIC;
  signal z_rotator_n_75 : STD_LOGIC;
  signal z_rotator_n_76 : STD_LOGIC;
  signal z_rotator_n_77 : STD_LOGIC;
  signal z_rotator_n_78 : STD_LOGIC;
  signal z_rotator_n_79 : STD_LOGIC;
  signal z_rotator_n_8 : STD_LOGIC;
  signal z_rotator_n_80 : STD_LOGIC;
  signal z_rotator_n_81 : STD_LOGIC;
  signal z_rotator_n_82 : STD_LOGIC;
  signal z_rotator_n_83 : STD_LOGIC;
  signal z_rotator_n_84 : STD_LOGIC;
  signal z_rotator_n_85 : STD_LOGIC;
  signal z_rotator_n_86 : STD_LOGIC;
  signal z_rotator_n_87 : STD_LOGIC;
  signal z_rotator_n_9 : STD_LOGIC;
  signal NLW_sX_multiplication_buffer_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sX_multiplication_buffer_i_13__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sX_multiplication_buffer_i_13__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sX_multiplication_buffer_i_13 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sX_multiplication_buffer_i_13__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sX_multiplication_buffer_i_13__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of sX_multiplication_buffer_i_15 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sX_multiplication_buffer_i_15__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sX_multiplication_buffer_i_15__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\SHIFT_RIGHT0_carry__0__0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \y_rotator_X0_reg_n_0_[7]\,
      I1 => \Y_angle_reg_n_0_[9]\,
      I2 => \Y_rotator_Y0_reg_n_0_[11]\,
      O => \SHIFT_RIGHT0_carry__0__0_i_1__5_n_0\
    );
\SHIFT_RIGHT0_carry__0__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \y_rotator_X0_reg_n_0_[6]\,
      I1 => \Y_angle_reg_n_0_[9]\,
      I2 => \Y_rotator_Y0_reg_n_0_[6]\,
      O => \SHIFT_RIGHT0_carry__0__0_i_2_n_0\
    );
\SHIFT_RIGHT0_carry__0__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \y_rotator_X0_reg_n_0_[5]\,
      I1 => \Y_angle_reg_n_0_[9]\,
      I2 => \Y_rotator_Y0_reg_n_0_[5]\,
      O => \SHIFT_RIGHT0_carry__0__0_i_3_n_0\
    );
\SHIFT_RIGHT0_carry__0__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \y_rotator_X0_reg_n_0_[4]\,
      I1 => \Y_angle_reg_n_0_[9]\,
      I2 => \Y_rotator_Y0_reg_n_0_[4]\,
      O => \SHIFT_RIGHT0_carry__0__0_i_4_n_0\
    );
\SHIFT_RIGHT0_carry__0__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Z_rotator_X0_reg_n_0_[7]\,
      I1 => \Z_angle_reg_n_0_[9]\,
      I2 => \Z_rotator_Y0_reg_n_0_[7]\,
      O => \SHIFT_RIGHT0_carry__0__1_i_1_n_0\
    );
\SHIFT_RIGHT0_carry__0__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Z_rotator_X0_reg_n_0_[6]\,
      I1 => \Z_angle_reg_n_0_[9]\,
      I2 => \Z_rotator_Y0_reg_n_0_[6]\,
      O => \SHIFT_RIGHT0_carry__0__1_i_2_n_0\
    );
\SHIFT_RIGHT0_carry__0__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Z_rotator_X0_reg_n_0_[5]\,
      I1 => \Z_angle_reg_n_0_[9]\,
      I2 => \Z_rotator_Y0_reg_n_0_[5]\,
      O => \SHIFT_RIGHT0_carry__0__1_i_3_n_0\
    );
\SHIFT_RIGHT0_carry__0__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Z_rotator_X0_reg_n_0_[4]\,
      I1 => \Z_angle_reg_n_0_[9]\,
      I2 => \Z_rotator_Y0_reg_n_0_[4]\,
      O => \SHIFT_RIGHT0_carry__0__1_i_4_n_0\
    );
\SHIFT_RIGHT0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      I1 => x_rotator_n_13,
      I2 => x_rotator_n_1,
      O => \SHIFT_RIGHT0_carry__0_i_1_n_0\
    );
\SHIFT_RIGHT0_carry__0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \X_rotator_X0_reg_n_0_[11]\,
      I1 => angle(9),
      I2 => \X_rotator_Y0_reg_n_0_[11]\,
      O => \SHIFT_RIGHT0_carry__0_i_1__5_n_0\
    );
\SHIFT_RIGHT0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \X_rotator_X0_reg_n_0_[6]\,
      I1 => angle(9),
      I2 => \X_rotator_Y0_reg_n_0_[6]\,
      O => \SHIFT_RIGHT0_carry__0_i_2_n_0\
    );
\SHIFT_RIGHT0_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      I1 => x_rotator_n_6,
      I2 => x_rotator_n_1,
      O => \SHIFT_RIGHT0_carry__0_i_2__0_n_0\
    );
\SHIFT_RIGHT0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \X_rotator_X0_reg_n_0_[5]\,
      I1 => angle(9),
      I2 => \X_rotator_Y0_reg_n_0_[5]\,
      O => \SHIFT_RIGHT0_carry__0_i_3_n_0\
    );
\SHIFT_RIGHT0_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      I1 => x_rotator_n_7,
      I2 => x_rotator_n_1,
      O => \SHIFT_RIGHT0_carry__0_i_3__0_n_0\
    );
\SHIFT_RIGHT0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \X_rotator_X0_reg_n_0_[4]\,
      I1 => angle(9),
      I2 => \X_rotator_Y0_reg_n_0_[4]\,
      O => \SHIFT_RIGHT0_carry__0_i_4_n_0\
    );
\SHIFT_RIGHT0_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      I1 => x_rotator_n_8,
      I2 => x_rotator_n_1,
      O => \SHIFT_RIGHT0_carry__0_i_4__0_n_0\
    );
\SHIFT_RIGHT0_carry__1__0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \y_rotator_X0_reg_n_0_[11]\,
      I1 => \Y_angle_reg_n_0_[9]\,
      I2 => \Y_rotator_Y0_reg_n_0_[11]\,
      O => \SHIFT_RIGHT0_carry__1__0_i_1__5_n_0\
    );
\SHIFT_RIGHT0_carry__1__0_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \y_rotator_X0_reg_n_0_[10]\,
      I1 => \Y_angle_reg_n_0_[9]\,
      I2 => \Y_rotator_Y0_reg_n_0_[11]\,
      O => \SHIFT_RIGHT0_carry__1__0_i_2__5_n_0\
    );
\SHIFT_RIGHT0_carry__1__0_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \y_rotator_X0_reg_n_0_[9]\,
      I1 => \Y_angle_reg_n_0_[9]\,
      I2 => \Y_rotator_Y0_reg_n_0_[11]\,
      O => \SHIFT_RIGHT0_carry__1__0_i_3__5_n_0\
    );
\SHIFT_RIGHT0_carry__1__0_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \y_rotator_X0_reg_n_0_[8]\,
      I1 => \Y_angle_reg_n_0_[9]\,
      I2 => \Y_rotator_Y0_reg_n_0_[11]\,
      O => \SHIFT_RIGHT0_carry__1__0_i_4__5_n_0\
    );
\SHIFT_RIGHT0_carry__1__1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Z_angle_reg_n_0_[9]\,
      I1 => \Z_rotator_X0_reg_n_0_[11]\,
      I2 => \Z_rotator_Y0_reg_n_0_[11]\,
      O => \SHIFT_RIGHT0_carry__1__1_i_1__5_n_0\
    );
\SHIFT_RIGHT0_carry__1__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Z_rotator_X0_reg_n_0_[10]\,
      I1 => \Z_angle_reg_n_0_[9]\,
      I2 => \Z_rotator_Y0_reg_n_0_[10]\,
      O => \SHIFT_RIGHT0_carry__1__1_i_2_n_0\
    );
\SHIFT_RIGHT0_carry__1__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Z_rotator_X0_reg_n_0_[9]\,
      I1 => \Z_angle_reg_n_0_[9]\,
      I2 => \Z_rotator_Y0_reg_n_0_[9]\,
      O => \SHIFT_RIGHT0_carry__1__1_i_3_n_0\
    );
\SHIFT_RIGHT0_carry__1__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Z_rotator_X0_reg_n_0_[8]\,
      I1 => \Z_angle_reg_n_0_[9]\,
      I2 => \Z_rotator_Y0_reg_n_0_[8]\,
      O => \SHIFT_RIGHT0_carry__1__1_i_4_n_0\
    );
\SHIFT_RIGHT0_carry__1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \X_rotator_X0_reg_n_0_[11]\,
      I1 => angle(9),
      I2 => \X_rotator_Y0_reg_n_0_[11]\,
      O => \SHIFT_RIGHT0_carry__1_i_1__5_n_0\
    );
\SHIFT_RIGHT0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      I1 => x_rotator_n_10,
      I2 => x_rotator_n_1,
      O => \SHIFT_RIGHT0_carry__1_i_2_n_0\
    );
\SHIFT_RIGHT0_carry__1_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \X_rotator_X0_reg_n_0_[11]\,
      I1 => angle(9),
      I2 => \X_rotator_Y0_reg_n_0_[11]\,
      O => \SHIFT_RIGHT0_carry__1_i_2__5_n_0\
    );
\SHIFT_RIGHT0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      I1 => x_rotator_n_11,
      I2 => x_rotator_n_1,
      O => \SHIFT_RIGHT0_carry__1_i_3_n_0\
    );
\SHIFT_RIGHT0_carry__1_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \X_rotator_X0_reg_n_0_[11]\,
      I1 => angle(9),
      I2 => \X_rotator_Y0_reg_n_0_[11]\,
      O => \SHIFT_RIGHT0_carry__1_i_3__5_n_0\
    );
\SHIFT_RIGHT0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      I1 => x_rotator_n_12,
      I2 => x_rotator_n_1,
      O => \SHIFT_RIGHT0_carry__1_i_4_n_0\
    );
\SHIFT_RIGHT0_carry__1_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \X_rotator_X0_reg_n_0_[11]\,
      I1 => angle(9),
      I2 => \X_rotator_Y0_reg_n_0_[11]\,
      O => \SHIFT_RIGHT0_carry__1_i_4__5_n_0\
    );
\SHIFT_RIGHT0_carry__2_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \y_rotator_X0_reg_n_0_[3]\,
      I1 => \Y_angle_reg_n_0_[9]\,
      I2 => \Y_rotator_Y0_reg_n_0_[3]\,
      O => \SHIFT_RIGHT0_carry__2_i_1__4_n_0\
    );
\SHIFT_RIGHT0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \y_rotator_X0_reg_n_0_[2]\,
      I1 => \Y_angle_reg_n_0_[9]\,
      I2 => \Y_rotator_Y0_reg_n_0_[2]\,
      O => \SHIFT_RIGHT0_carry__2_i_2_n_0\
    );
\SHIFT_RIGHT0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \y_rotator_X0_reg_n_0_[1]\,
      I1 => \Y_angle_reg_n_0_[9]\,
      I2 => \Y_rotator_Y0_reg_n_0_[1]\,
      O => \SHIFT_RIGHT0_carry__2_i_3_n_0\
    );
\SHIFT_RIGHT0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \y_rotator_X0_reg_n_0_[0]\,
      I1 => \Y_angle_reg_n_0_[9]\,
      I2 => \Y_rotator_Y0_reg_n_0_[0]\,
      O => \SHIFT_RIGHT0_carry__2_i_4_n_0\
    );
\SHIFT_RIGHT0_carry__3_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Z_rotator_X0_reg_n_0_[3]\,
      I1 => \Z_angle_reg_n_0_[9]\,
      I2 => \Z_rotator_Y0_reg_n_0_[3]\,
      O => \SHIFT_RIGHT0_carry__3_i_1__4_n_0\
    );
\SHIFT_RIGHT0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Z_rotator_X0_reg_n_0_[2]\,
      I1 => \Z_angle_reg_n_0_[9]\,
      I2 => \Z_rotator_Y0_reg_n_0_[2]\,
      O => \SHIFT_RIGHT0_carry__3_i_2_n_0\
    );
\SHIFT_RIGHT0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Z_rotator_X0_reg_n_0_[1]\,
      I1 => \Z_angle_reg_n_0_[9]\,
      I2 => \Z_rotator_Y0_reg_n_0_[1]\,
      O => \SHIFT_RIGHT0_carry__3_i_3_n_0\
    );
\SHIFT_RIGHT0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Z_rotator_X0_reg_n_0_[0]\,
      I1 => \Z_angle_reg_n_0_[9]\,
      I2 => \Z_rotator_Y0_reg_n_0_[0]\,
      O => \SHIFT_RIGHT0_carry__3_i_4_n_0\
    );
\SHIFT_RIGHT0_carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \X_rotator_X0_reg_n_0_[3]\,
      I1 => angle(9),
      I2 => \X_rotator_Y0_reg_n_0_[3]\,
      O => \SHIFT_RIGHT0_carry_i_1__4_n_0\
    );
\SHIFT_RIGHT0_carry_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      I1 => x_rotator_n_9,
      I2 => x_rotator_n_1,
      O => \SHIFT_RIGHT0_carry_i_1__5_n_0\
    );
SHIFT_RIGHT0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \X_rotator_X0_reg_n_0_[2]\,
      I1 => angle(9),
      I2 => \X_rotator_Y0_reg_n_0_[2]\,
      O => SHIFT_RIGHT0_carry_i_2_n_0
    );
\SHIFT_RIGHT0_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      I1 => x_rotator_n_3,
      I2 => x_rotator_n_1,
      O => \SHIFT_RIGHT0_carry_i_2__0_n_0\
    );
SHIFT_RIGHT0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \X_rotator_X0_reg_n_0_[1]\,
      I1 => angle(9),
      I2 => \X_rotator_Y0_reg_n_0_[1]\,
      O => SHIFT_RIGHT0_carry_i_3_n_0
    );
\SHIFT_RIGHT0_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      I1 => x_rotator_n_4,
      I2 => x_rotator_n_1,
      O => \SHIFT_RIGHT0_carry_i_3__0_n_0\
    );
SHIFT_RIGHT0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \X_rotator_X0_reg_n_0_[0]\,
      I1 => angle(9),
      I2 => \X_rotator_Y0_reg_n_0_[0]\,
      O => SHIFT_RIGHT0_carry_i_4_n_0
    );
\SHIFT_RIGHT0_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      I1 => x_rotator_n_5,
      I2 => x_rotator_n_1,
      O => \SHIFT_RIGHT0_carry_i_4__0_n_0\
    );
\X_angle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_x(0),
      Q => angle(0),
      R => '0'
    );
\X_angle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_x(1),
      Q => angle(1),
      R => '0'
    );
\X_angle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_x(2),
      Q => angle(2),
      R => '0'
    );
\X_angle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_x(3),
      Q => angle(3),
      R => '0'
    );
\X_angle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_x(4),
      Q => angle(4),
      R => '0'
    );
\X_angle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_x(5),
      Q => angle(5),
      R => '0'
    );
\X_angle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_x(6),
      Q => angle(6),
      R => '0'
    );
\X_angle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_x(7),
      Q => angle(7),
      R => '0'
    );
\X_angle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_x(8),
      Q => angle(8),
      R => '0'
    );
\X_angle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_x(9),
      Q => angle(9),
      R => '0'
    );
\X_rotator_X0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_X0_reg[11]_0\(0),
      Q => \X_rotator_X0_reg_n_0_[0]\,
      R => '0'
    );
\X_rotator_X0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_X0_reg[11]_0\(7),
      Q => \X_rotator_X0_reg_n_0_[11]\,
      R => '0'
    );
\X_rotator_X0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_X0_reg[11]_0\(1),
      Q => \X_rotator_X0_reg_n_0_[1]\,
      R => '0'
    );
\X_rotator_X0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_X0_reg[11]_0\(2),
      Q => \X_rotator_X0_reg_n_0_[2]\,
      R => '0'
    );
\X_rotator_X0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_X0_reg[11]_0\(3),
      Q => \X_rotator_X0_reg_n_0_[3]\,
      R => '0'
    );
\X_rotator_X0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_X0_reg[11]_0\(4),
      Q => \X_rotator_X0_reg_n_0_[4]\,
      R => '0'
    );
\X_rotator_X0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_X0_reg[11]_0\(5),
      Q => \X_rotator_X0_reg_n_0_[5]\,
      R => '0'
    );
\X_rotator_X0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_X0_reg[11]_0\(6),
      Q => \X_rotator_X0_reg_n_0_[6]\,
      R => '0'
    );
\X_rotator_Y0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_Y0_reg[11]_0\(0),
      Q => \X_rotator_Y0_reg_n_0_[0]\,
      R => '0'
    );
\X_rotator_Y0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_Y0_reg[11]_0\(7),
      Q => \X_rotator_Y0_reg_n_0_[11]\,
      R => '0'
    );
\X_rotator_Y0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_Y0_reg[11]_0\(1),
      Q => \X_rotator_Y0_reg_n_0_[1]\,
      R => '0'
    );
\X_rotator_Y0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_Y0_reg[11]_0\(2),
      Q => \X_rotator_Y0_reg_n_0_[2]\,
      R => '0'
    );
\X_rotator_Y0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_Y0_reg[11]_0\(3),
      Q => \X_rotator_Y0_reg_n_0_[3]\,
      R => '0'
    );
\X_rotator_Y0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_Y0_reg[11]_0\(4),
      Q => \X_rotator_Y0_reg_n_0_[4]\,
      R => '0'
    );
\X_rotator_Y0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_Y0_reg[11]_0\(5),
      Q => \X_rotator_Y0_reg_n_0_[5]\,
      R => '0'
    );
\X_rotator_Y0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \X_rotator_Y0_reg[11]_0\(6),
      Q => \X_rotator_Y0_reg_n_0_[6]\,
      R => '0'
    );
\Y[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444000000003303"
    )
        port map (
      I0 => z_rotator_n_12,
      I1 => \Z_angle_reg_n_0_[9]\,
      I2 => \Z_angle_reg_n_0_[6]\,
      I3 => z_rotator_n_13,
      I4 => \Z_angle_reg_n_0_[7]\,
      I5 => \Z_angle_reg_n_0_[8]\,
      O => \Y[7]_i_2_n_0\
    );
\Y_angle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_y(0),
      Q => \Y_angle_reg_n_0_[0]\,
      R => '0'
    );
\Y_angle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_y(1),
      Q => \Y_angle_reg_n_0_[1]\,
      R => '0'
    );
\Y_angle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_y(2),
      Q => \Y_angle_reg_n_0_[2]\,
      R => '0'
    );
\Y_angle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_y(3),
      Q => \Y_angle_reg_n_0_[3]\,
      R => '0'
    );
\Y_angle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_y(4),
      Q => \Y_angle_reg_n_0_[4]\,
      R => '0'
    );
\Y_angle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_y(5),
      Q => \Y_angle_reg_n_0_[5]\,
      R => '0'
    );
\Y_angle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_y(6),
      Q => \Y_angle_reg_n_0_[6]\,
      R => '0'
    );
\Y_angle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_y(7),
      Q => \Y_angle_reg_n_0_[7]\,
      R => '0'
    );
\Y_angle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_y(8),
      Q => \Y_angle_reg_n_0_[8]\,
      R => '0'
    );
\Y_angle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_y(9),
      Q => \Y_angle_reg_n_0_[9]\,
      R => '0'
    );
\Y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Z_rotator_Y(0),
      Q => Y_coord_rotated(0),
      R => '0'
    );
\Y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Z_rotator_Y(1),
      Q => Y_coord_rotated(1),
      R => '0'
    );
\Y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Z_rotator_Y(2),
      Q => Y_coord_rotated(2),
      R => '0'
    );
\Y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Z_rotator_Y(3),
      Q => Y_coord_rotated(3),
      R => '0'
    );
\Y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Z_rotator_Y(4),
      Q => Y_coord_rotated(4),
      R => '0'
    );
\Y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Z_rotator_Y(5),
      Q => Y_coord_rotated(5),
      R => '0'
    );
\Y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Z_rotator_Y(6),
      Q => Y_coord_rotated(6),
      R => '0'
    );
\Y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Z_rotator_Y(7),
      Q => Y_coord_rotated(7),
      R => '0'
    );
\Y_rotator_Y0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Q(0),
      Q => \Y_rotator_Y0_reg_n_0_[0]\,
      R => '0'
    );
\Y_rotator_Y0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Q(7),
      Q => \Y_rotator_Y0_reg_n_0_[11]\,
      R => '0'
    );
\Y_rotator_Y0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Q(1),
      Q => \Y_rotator_Y0_reg_n_0_[1]\,
      R => '0'
    );
\Y_rotator_Y0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Q(2),
      Q => \Y_rotator_Y0_reg_n_0_[2]\,
      R => '0'
    );
\Y_rotator_Y0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Q(3),
      Q => \Y_rotator_Y0_reg_n_0_[3]\,
      R => '0'
    );
\Y_rotator_Y0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Q(4),
      Q => \Y_rotator_Y0_reg_n_0_[4]\,
      R => '0'
    );
\Y_rotator_Y0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Q(5),
      Q => \Y_rotator_Y0_reg_n_0_[5]\,
      R => '0'
    );
\Y_rotator_Y0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Q(6),
      Q => \Y_rotator_Y0_reg_n_0_[6]\,
      R => '0'
    );
\Z_angle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_z(0),
      Q => \Z_angle_reg_n_0_[0]\,
      R => '0'
    );
\Z_angle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_z(1),
      Q => \Z_angle_reg_n_0_[1]\,
      R => '0'
    );
\Z_angle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_z(2),
      Q => \Z_angle_reg_n_0_[2]\,
      R => '0'
    );
\Z_angle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_z(3),
      Q => \Z_angle_reg_n_0_[3]\,
      R => '0'
    );
\Z_angle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_z(4),
      Q => \Z_angle_reg_n_0_[4]\,
      R => '0'
    );
\Z_angle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_z(5),
      Q => \Z_angle_reg_n_0_[5]\,
      R => '0'
    );
\Z_angle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_z(6),
      Q => \Z_angle_reg_n_0_[6]\,
      R => '0'
    );
\Z_angle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_z(7),
      Q => \Z_angle_reg_n_0_[7]\,
      R => '0'
    );
\Z_angle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_z(8),
      Q => \Z_angle_reg_n_0_[8]\,
      R => '0'
    );
\Z_angle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => angle_z(9),
      Q => \Z_angle_reg_n_0_[9]\,
      R => '0'
    );
\Z_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_X(0),
      Q => Z_coord_rotated(0),
      R => '0'
    );
\Z_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_X(1),
      Q => Z_coord_rotated(1),
      R => '0'
    );
\Z_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_X(2),
      Q => Z_coord_rotated(2),
      R => '0'
    );
\Z_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_X(3),
      Q => Z_coord_rotated(3),
      R => '0'
    );
\Z_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_X(4),
      Q => Z_coord_rotated(4),
      R => '0'
    );
\Z_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_X(5),
      Q => Z_coord_rotated(5),
      R => '0'
    );
\Z_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_X(6),
      Q => Z_coord_rotated(6),
      R => '0'
    );
\Z_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_X(7),
      Q => Z_coord_rotated(7),
      R => '0'
    );
\Z_rotator_X0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_Y(0),
      Q => \Z_rotator_X0_reg_n_0_[0]\,
      R => '0'
    );
\Z_rotator_X0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_Y(10),
      Q => \Z_rotator_X0_reg_n_0_[10]\,
      R => '0'
    );
\Z_rotator_X0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_Y(11),
      Q => \Z_rotator_X0_reg_n_0_[11]\,
      R => '0'
    );
\Z_rotator_X0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_Y(1),
      Q => \Z_rotator_X0_reg_n_0_[1]\,
      R => '0'
    );
\Z_rotator_X0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_Y(2),
      Q => \Z_rotator_X0_reg_n_0_[2]\,
      R => '0'
    );
\Z_rotator_X0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_Y(3),
      Q => \Z_rotator_X0_reg_n_0_[3]\,
      R => '0'
    );
\Z_rotator_X0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_Y(4),
      Q => \Z_rotator_X0_reg_n_0_[4]\,
      R => '0'
    );
\Z_rotator_X0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_Y(5),
      Q => \Z_rotator_X0_reg_n_0_[5]\,
      R => '0'
    );
\Z_rotator_X0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_Y(6),
      Q => \Z_rotator_X0_reg_n_0_[6]\,
      R => '0'
    );
\Z_rotator_X0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_Y(7),
      Q => \Z_rotator_X0_reg_n_0_[7]\,
      R => '0'
    );
\Z_rotator_X0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_Y(8),
      Q => \Z_rotator_X0_reg_n_0_[8]\,
      R => '0'
    );
\Z_rotator_X0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => Y_rotator_Y(9),
      Q => \Z_rotator_X0_reg_n_0_[9]\,
      R => '0'
    );
\Z_rotator_Y0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_X(0),
      Q => \Z_rotator_Y0_reg_n_0_[0]\,
      R => '0'
    );
\Z_rotator_Y0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_X(10),
      Q => \Z_rotator_Y0_reg_n_0_[10]\,
      R => '0'
    );
\Z_rotator_Y0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_X(11),
      Q => \Z_rotator_Y0_reg_n_0_[11]\,
      R => '0'
    );
\Z_rotator_Y0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_X(1),
      Q => \Z_rotator_Y0_reg_n_0_[1]\,
      R => '0'
    );
\Z_rotator_Y0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_X(2),
      Q => \Z_rotator_Y0_reg_n_0_[2]\,
      R => '0'
    );
\Z_rotator_Y0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_X(3),
      Q => \Z_rotator_Y0_reg_n_0_[3]\,
      R => '0'
    );
\Z_rotator_Y0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_X(4),
      Q => \Z_rotator_Y0_reg_n_0_[4]\,
      R => '0'
    );
\Z_rotator_Y0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_X(5),
      Q => \Z_rotator_Y0_reg_n_0_[5]\,
      R => '0'
    );
\Z_rotator_Y0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_X(6),
      Q => \Z_rotator_Y0_reg_n_0_[6]\,
      R => '0'
    );
\Z_rotator_Y0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_X(7),
      Q => \Z_rotator_Y0_reg_n_0_[7]\,
      R => '0'
    );
\Z_rotator_Y0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_X(8),
      Q => \Z_rotator_Y0_reg_n_0_[8]\,
      R => '0'
    );
\Z_rotator_Y0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_X(9),
      Q => \Z_rotator_Y0_reg_n_0_[9]\,
      R => '0'
    );
sX_multiplication_buffer_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => sX_multiplication_buffer_i_15_n_0,
      CO(3) => NLW_sX_multiplication_buffer_i_13_CO_UNCONNECTED(3),
      CO(2) => sX_multiplication_buffer_i_13_n_1,
      CO(1) => sX_multiplication_buffer_i_13_n_2,
      CO(0) => sX_multiplication_buffer_i_13_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => x_rotator_n_22,
      DI(1) => x_rotator_n_23,
      DI(0) => x_rotator_n_16,
      O(3 downto 0) => sX_multiplication_buffer00_in(11 downto 8),
      S(3) => sX_multiplication_buffer_i_19_n_0,
      S(2) => sX_multiplication_buffer_i_20_n_0,
      S(1) => sX_multiplication_buffer_i_21_n_0,
      S(0) => sX_multiplication_buffer_i_22_n_0
    );
\sX_multiplication_buffer_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sX_multiplication_buffer_i_15__0_n_0\,
      CO(3) => \NLW_sX_multiplication_buffer_i_13__0_CO_UNCONNECTED\(3),
      CO(2) => \sX_multiplication_buffer_i_13__0_n_1\,
      CO(1) => \sX_multiplication_buffer_i_13__0_n_2\,
      CO(0) => \sX_multiplication_buffer_i_13__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => y_rotator_n_10,
      DI(1) => y_rotator_n_11,
      DI(0) => y_rotator_n_4,
      O(3 downto 0) => sX_multiplication_buffer00_in_0(11 downto 8),
      S(3) => \sX_multiplication_buffer_i_19__0_n_0\,
      S(2) => \sX_multiplication_buffer_i_20__0_n_0\,
      S(1) => \sX_multiplication_buffer_i_21__0_n_0\,
      S(0) => \sX_multiplication_buffer_i_22__0_n_0\
    );
\sX_multiplication_buffer_i_13__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sX_multiplication_buffer_i_15__1_n_0\,
      CO(3) => \NLW_sX_multiplication_buffer_i_13__1_CO_UNCONNECTED\(3),
      CO(2) => \sX_multiplication_buffer_i_13__1_n_1\,
      CO(1) => \sX_multiplication_buffer_i_13__1_n_2\,
      CO(0) => \sX_multiplication_buffer_i_13__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => z_rotator_n_10,
      DI(1) => z_rotator_n_11,
      DI(0) => z_rotator_n_4,
      O(3 downto 0) => sX_multiplication_buffer00_in_2(11 downto 8),
      S(3) => \sX_multiplication_buffer_i_19__1_n_0\,
      S(2) => \sX_multiplication_buffer_i_20__1_n_0\,
      S(1) => \sX_multiplication_buffer_i_21__1_n_0\,
      S(0) => \sX_multiplication_buffer_i_22__1_n_0\
    );
sX_multiplication_buffer_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => x_rotator_n_70,
      CO(3) => sX_multiplication_buffer_i_15_n_0,
      CO(2) => sX_multiplication_buffer_i_15_n_1,
      CO(1) => sX_multiplication_buffer_i_15_n_2,
      CO(0) => sX_multiplication_buffer_i_15_n_3,
      CYINIT => '0',
      DI(3) => x_rotator_n_17,
      DI(2) => x_rotator_n_18,
      DI(1) => x_rotator_n_69,
      DI(0) => B(4),
      O(3 downto 0) => sX_multiplication_buffer00_in(7 downto 4),
      S(3) => sX_multiplication_buffer_i_28_n_0,
      S(2) => sX_multiplication_buffer_i_29_n_0,
      S(1) => sX_multiplication_buffer_i_30_n_0,
      S(0) => sX_multiplication_buffer_i_31_n_0
    );
\sX_multiplication_buffer_i_15__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y_rotator_n_57,
      CO(3) => \sX_multiplication_buffer_i_15__0_n_0\,
      CO(2) => \sX_multiplication_buffer_i_15__0_n_1\,
      CO(1) => \sX_multiplication_buffer_i_15__0_n_2\,
      CO(0) => \sX_multiplication_buffer_i_15__0_n_3\,
      CYINIT => '0',
      DI(3) => y_rotator_n_5,
      DI(2) => y_rotator_n_6,
      DI(1) => sX_multiplication_buffer01(4),
      DI(0) => B_3(4),
      O(3 downto 0) => sX_multiplication_buffer00_in_0(7 downto 4),
      S(3) => \sX_multiplication_buffer_i_28__0_n_0\,
      S(2) => \sX_multiplication_buffer_i_29__0_n_0\,
      S(1) => \sX_multiplication_buffer_i_30__0_n_0\,
      S(0) => \sX_multiplication_buffer_i_31__0_n_0\
    );
\sX_multiplication_buffer_i_15__1\: unisim.vcomponents.CARRY4
     port map (
      CI => z_rotator_n_47,
      CO(3) => \sX_multiplication_buffer_i_15__1_n_0\,
      CO(2) => \sX_multiplication_buffer_i_15__1_n_1\,
      CO(1) => \sX_multiplication_buffer_i_15__1_n_2\,
      CO(0) => \sX_multiplication_buffer_i_15__1_n_3\,
      CYINIT => '0',
      DI(3) => z_rotator_n_5,
      DI(2) => z_rotator_n_6,
      DI(1) => z_rotator_n_46,
      DI(0) => B_4(4),
      O(3 downto 0) => sX_multiplication_buffer00_in_2(7 downto 4),
      S(3) => \sX_multiplication_buffer_i_28__1_n_0\,
      S(2) => \sX_multiplication_buffer_i_29__1_n_0\,
      S(1) => \sX_multiplication_buffer_i_30__1_n_0\,
      S(0) => \sX_multiplication_buffer_i_31__1_n_0\
    );
sX_multiplication_buffer_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_rotator_n_20,
      I1 => x_rotator_n_21,
      O => sX_multiplication_buffer_i_19_n_0
    );
\sX_multiplication_buffer_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_rotator_n_8,
      I1 => y_rotator_n_9,
      O => \sX_multiplication_buffer_i_19__0_n_0\
    );
\sX_multiplication_buffer_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_rotator_n_8,
      I1 => z_rotator_n_9,
      O => \sX_multiplication_buffer_i_19__1_n_0\
    );
sX_multiplication_buffer_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_rotator_n_22,
      I1 => x_rotator_n_21,
      O => sX_multiplication_buffer_i_20_n_0
    );
\sX_multiplication_buffer_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_rotator_n_10,
      I1 => y_rotator_n_9,
      O => \sX_multiplication_buffer_i_20__0_n_0\
    );
\sX_multiplication_buffer_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_rotator_n_10,
      I1 => z_rotator_n_9,
      O => \sX_multiplication_buffer_i_20__1_n_0\
    );
sX_multiplication_buffer_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_rotator_n_23,
      I1 => x_rotator_n_22,
      O => sX_multiplication_buffer_i_21_n_0
    );
\sX_multiplication_buffer_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_rotator_n_11,
      I1 => y_rotator_n_10,
      O => \sX_multiplication_buffer_i_21__0_n_0\
    );
\sX_multiplication_buffer_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_rotator_n_11,
      I1 => z_rotator_n_10,
      O => \sX_multiplication_buffer_i_21__1_n_0\
    );
sX_multiplication_buffer_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_rotator_n_16,
      I1 => x_rotator_n_23,
      O => sX_multiplication_buffer_i_22_n_0
    );
\sX_multiplication_buffer_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_rotator_n_4,
      I1 => y_rotator_n_11,
      O => \sX_multiplication_buffer_i_22__0_n_0\
    );
\sX_multiplication_buffer_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_rotator_n_4,
      I1 => z_rotator_n_11,
      O => \sX_multiplication_buffer_i_22__1_n_0\
    );
sX_multiplication_buffer_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_rotator_n_17,
      I1 => x_rotator_n_16,
      O => sX_multiplication_buffer_i_28_n_0
    );
\sX_multiplication_buffer_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_rotator_n_5,
      I1 => y_rotator_n_4,
      O => \sX_multiplication_buffer_i_28__0_n_0\
    );
\sX_multiplication_buffer_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_rotator_n_5,
      I1 => z_rotator_n_4,
      O => \sX_multiplication_buffer_i_28__1_n_0\
    );
sX_multiplication_buffer_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_rotator_n_18,
      I1 => x_rotator_n_17,
      O => sX_multiplication_buffer_i_29_n_0
    );
\sX_multiplication_buffer_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_rotator_n_6,
      I1 => y_rotator_n_5,
      O => \sX_multiplication_buffer_i_29__0_n_0\
    );
\sX_multiplication_buffer_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => z_rotator_n_6,
      I1 => z_rotator_n_5,
      O => \sX_multiplication_buffer_i_29__1_n_0\
    );
sX_multiplication_buffer_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_rotator_n_18,
      I1 => B(4),
      O => sX_multiplication_buffer_i_30_n_0
    );
\sX_multiplication_buffer_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_rotator_n_6,
      I1 => B_3(4),
      O => \sX_multiplication_buffer_i_30__0_n_0\
    );
\sX_multiplication_buffer_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_rotator_n_6,
      I1 => B_4(4),
      O => \sX_multiplication_buffer_i_30__1_n_0\
    );
sX_multiplication_buffer_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_rotator_n_19,
      I1 => B(4),
      O => sX_multiplication_buffer_i_31_n_0
    );
\sX_multiplication_buffer_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_rotator_n_7,
      I1 => B_3(4),
      O => \sX_multiplication_buffer_i_31__0_n_0\
    );
\sX_multiplication_buffer_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_rotator_n_7,
      I1 => B_4(4),
      O => \sX_multiplication_buffer_i_31__1_n_0\
    );
sY_multiplication_buffer_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_rotator_n_20,
      O => sY_multiplication_buffer01(4)
    );
\sY_multiplication_buffer_i_32__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_rotator_n_8,
      O => \sY_multiplication_buffer_i_32__0_n_0\
    );
\sY_multiplication_buffer_i_32__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z_rotator_n_8,
      O => sY_multiplication_buffer01_1(4)
    );
sY_multiplication_buffer_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_rotator_n_20,
      I1 => x_rotator_n_15,
      O => sY_multiplication_buffer_i_35_n_0
    );
\sY_multiplication_buffer_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_rotator_n_8,
      I1 => y_rotator_n_3,
      O => \sY_multiplication_buffer_i_35__0_n_0\
    );
\sY_multiplication_buffer_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_rotator_n_8,
      I1 => z_rotator_n_3,
      O => \sY_multiplication_buffer_i_35__1_n_0\
    );
\sig_vram_addr_wr_current[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Y_coord_rotated(0),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(0),
      O => D(0)
    );
\sig_vram_addr_wr_current[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Z_coord_rotated(2),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(10),
      O => D(10)
    );
\sig_vram_addr_wr_current[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Z_coord_rotated(3),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(11),
      O => D(11)
    );
\sig_vram_addr_wr_current[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Z_coord_rotated(4),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(12),
      O => D(12)
    );
\sig_vram_addr_wr_current[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Z_coord_rotated(5),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(13),
      O => D(13)
    );
\sig_vram_addr_wr_current[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Z_coord_rotated(6),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(14),
      O => D(14)
    );
\sig_vram_addr_wr_current[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => Z_coord_rotated(7),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(15),
      O => D(15)
    );
\sig_vram_addr_wr_current[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Y_coord_rotated(1),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(1),
      O => D(1)
    );
\sig_vram_addr_wr_current[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Y_coord_rotated(2),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(2),
      O => D(2)
    );
\sig_vram_addr_wr_current[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Y_coord_rotated(3),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(3),
      O => D(3)
    );
\sig_vram_addr_wr_current[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Y_coord_rotated(4),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(4),
      O => D(4)
    );
\sig_vram_addr_wr_current[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Y_coord_rotated(5),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(5),
      O => D(5)
    );
\sig_vram_addr_wr_current[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Y_coord_rotated(6),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(6),
      O => D(6)
    );
\sig_vram_addr_wr_current[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => Y_coord_rotated(7),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(7),
      O => D(7)
    );
\sig_vram_addr_wr_current[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Z_coord_rotated(0),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(8),
      O => D(8)
    );
\sig_vram_addr_wr_current[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Z_coord_rotated(1),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => sig_vram_addr_wr_pointer_current(9),
      O => D(9)
    );
\stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\,
      CO(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_1\,
      CO(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_2\,
      CO(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_3\,
      CYINIT => p_0_out0,
      DI(3) => \X_rotator_X0_reg_n_0_[3]\,
      DI(2) => \X_rotator_X0_reg_n_0_[2]\,
      DI(1) => \X_rotator_X0_reg_n_0_[1]\,
      DI(0) => \X_rotator_X0_reg_n_0_[0]\,
      O(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      O(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      O(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      O(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      S(3) => \SHIFT_RIGHT0_carry_i_1__4_n_0\,
      S(2) => SHIFT_RIGHT0_carry_i_2_n_0,
      S(1) => SHIFT_RIGHT0_carry_i_3_n_0,
      S(0) => SHIFT_RIGHT0_carry_i_4_n_0
    );
\stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\,
      CO(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\,
      CO(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_1\,
      CO(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_2\,
      CO(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \X_rotator_X0_reg_n_0_[11]\,
      DI(2) => \X_rotator_X0_reg_n_0_[6]\,
      DI(1) => \X_rotator_X0_reg_n_0_[5]\,
      DI(0) => \X_rotator_X0_reg_n_0_[4]\,
      O(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      O(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      O(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      O(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      S(3) => \SHIFT_RIGHT0_carry__0_i_1__5_n_0\,
      S(2) => \SHIFT_RIGHT0_carry__0_i_2_n_0\,
      S(1) => \SHIFT_RIGHT0_carry__0_i_3_n_0\,
      S(0) => \SHIFT_RIGHT0_carry__0_i_4_n_0\
    );
\stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\,
      CO(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_1\,
      CO(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_2\,
      CO(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_3\,
      CYINIT => '0',
      DI(3) => \y_rotator_X0_reg_n_0_[7]\,
      DI(2) => \y_rotator_X0_reg_n_0_[6]\,
      DI(1) => \y_rotator_X0_reg_n_0_[5]\,
      DI(0) => \y_rotator_X0_reg_n_0_[4]\,
      O(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      O(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      O(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      O(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      S(3) => \SHIFT_RIGHT0_carry__0__0_i_1__5_n_0\,
      S(2) => \SHIFT_RIGHT0_carry__0__0_i_2_n_0\,
      S(1) => \SHIFT_RIGHT0_carry__0__0_i_3_n_0\,
      S(0) => \SHIFT_RIGHT0_carry__0__0_i_4_n_0\
    );
\stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\,
      CO(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_1\,
      CO(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_2\,
      CO(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_3\,
      CYINIT => '0',
      DI(3) => \Z_rotator_X0_reg_n_0_[7]\,
      DI(2) => \Z_rotator_X0_reg_n_0_[6]\,
      DI(1) => \Z_rotator_X0_reg_n_0_[5]\,
      DI(0) => \Z_rotator_X0_reg_n_0_[4]\,
      O(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      O(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      O(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      O(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      S(3) => \SHIFT_RIGHT0_carry__0__1_i_1_n_0\,
      S(2) => \SHIFT_RIGHT0_carry__0__1_i_2_n_0\,
      S(1) => \SHIFT_RIGHT0_carry__0__1_i_3_n_0\,
      S(0) => \SHIFT_RIGHT0_carry__0__1_i_4_n_0\
    );
\stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\,
      CO(3) => \NLW_stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_1\,
      CO(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_2\,
      CO(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \X_rotator_X0_reg_n_0_[11]\,
      DI(1) => \X_rotator_X0_reg_n_0_[11]\,
      DI(0) => \X_rotator_X0_reg_n_0_[11]\,
      O(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\,
      O(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      O(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      O(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      S(3) => \SHIFT_RIGHT0_carry__1_i_1__5_n_0\,
      S(2) => \SHIFT_RIGHT0_carry__1_i_2__5_n_0\,
      S(1) => \SHIFT_RIGHT0_carry__1_i_3__5_n_0\,
      S(0) => \SHIFT_RIGHT0_carry__1_i_4__5_n_0\
    );
\stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(3) => \NLW_stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_1\,
      CO(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_2\,
      CO(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y_rotator_X0_reg_n_0_[10]\,
      DI(1) => \y_rotator_X0_reg_n_0_[9]\,
      DI(0) => \y_rotator_X0_reg_n_0_[8]\,
      O(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\,
      O(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      O(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      O(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      S(3) => \SHIFT_RIGHT0_carry__1__0_i_1__5_n_0\,
      S(2) => \SHIFT_RIGHT0_carry__1__0_i_2__5_n_0\,
      S(1) => \SHIFT_RIGHT0_carry__1__0_i_3__5_n_0\,
      S(0) => \SHIFT_RIGHT0_carry__1__0_i_4__5_n_0\
    );
\stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(3) => \NLW_stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_1\,
      CO(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_2\,
      CO(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Z_rotator_X0_reg_n_0_[10]\,
      DI(1) => \Z_rotator_X0_reg_n_0_[9]\,
      DI(0) => \Z_rotator_X0_reg_n_0_[8]\,
      O(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\,
      O(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      O(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      O(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      S(3) => \SHIFT_RIGHT0_carry__1__1_i_1__5_n_0\,
      S(2) => \SHIFT_RIGHT0_carry__1__1_i_2_n_0\,
      S(1) => \SHIFT_RIGHT0_carry__1__1_i_3_n_0\,
      S(0) => \SHIFT_RIGHT0_carry__1__1_i_4_n_0\
    );
\stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\,
      CO(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_1\,
      CO(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_2\,
      CO(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_3\,
      CYINIT => y_rotator_n_0,
      DI(3) => \y_rotator_X0_reg_n_0_[3]\,
      DI(2) => \y_rotator_X0_reg_n_0_[2]\,
      DI(1) => \y_rotator_X0_reg_n_0_[1]\,
      DI(0) => \y_rotator_X0_reg_n_0_[0]\,
      O(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      O(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      O(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      O(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      S(3) => \SHIFT_RIGHT0_carry__2_i_1__4_n_0\,
      S(2) => \SHIFT_RIGHT0_carry__2_i_2_n_0\,
      S(1) => \SHIFT_RIGHT0_carry__2_i_3_n_0\,
      S(0) => \SHIFT_RIGHT0_carry__2_i_4_n_0\
    );
\stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\,
      CO(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_1\,
      CO(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_2\,
      CO(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_3\,
      CYINIT => p_0_out0_5,
      DI(3) => \Z_rotator_X0_reg_n_0_[3]\,
      DI(2) => \Z_rotator_X0_reg_n_0_[2]\,
      DI(1) => \Z_rotator_X0_reg_n_0_[1]\,
      DI(0) => \Z_rotator_X0_reg_n_0_[0]\,
      O(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      O(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      O(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      O(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      S(3) => \SHIFT_RIGHT0_carry__3_i_1__4_n_0\,
      S(2) => \SHIFT_RIGHT0_carry__3_i_2_n_0\,
      S(1) => \SHIFT_RIGHT0_carry__3_i_3_n_0\,
      S(0) => \SHIFT_RIGHT0_carry__3_i_4_n_0\
    );
\stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\,
      CO(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_1\,
      CO(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_2\,
      CO(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_3\,
      CYINIT => x_rotator_n_2,
      DI(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      DI(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      DI(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      DI(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      O(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      O(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      O(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      O(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      S(3) => \SHIFT_RIGHT0_carry_i_1__5_n_0\,
      S(2) => \SHIFT_RIGHT0_carry_i_2__0_n_0\,
      S(1) => \SHIFT_RIGHT0_carry_i_3__0_n_0\,
      S(0) => \SHIFT_RIGHT0_carry_i_4__0_n_0\
    );
\stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\,
      CO(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\,
      CO(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_1\,
      CO(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_2\,
      CO(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      DI(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      DI(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      DI(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      O(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      O(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      O(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      O(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      S(3) => \SHIFT_RIGHT0_carry__0_i_1_n_0\,
      S(2) => \SHIFT_RIGHT0_carry__0_i_2__0_n_0\,
      S(1) => \SHIFT_RIGHT0_carry__0_i_3__0_n_0\,
      S(0) => \SHIFT_RIGHT0_carry__0_i_4__0_n_0\
    );
\stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\,
      CO(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_1\,
      CO(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_2\,
      CO(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      DI(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      DI(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      DI(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      O(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      O(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      O(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      O(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      S(3) => y_rotator_n_62,
      S(2) => y_rotator_n_63,
      S(1) => y_rotator_n_64,
      S(0) => y_rotator_n_65
    );
\stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\,
      CO(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_1\,
      CO(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_2\,
      CO(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      DI(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      DI(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      DI(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      O(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      O(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      O(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      O(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      S(3) => z_rotator_n_52,
      S(2) => z_rotator_n_53,
      S(1) => z_rotator_n_54,
      S(0) => z_rotator_n_55
    );
\stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\,
      CO(3) => \NLW_stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_1\,
      CO(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_2\,
      CO(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      DI(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      DI(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      O(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\,
      O(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      O(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      O(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      S(3) => x_rotator_n_52,
      S(2) => \SHIFT_RIGHT0_carry__1_i_2_n_0\,
      S(1) => \SHIFT_RIGHT0_carry__1_i_3_n_0\,
      S(0) => \SHIFT_RIGHT0_carry__1_i_4_n_0\
    );
\stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(3) => \NLW_stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_1\,
      CO(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_2\,
      CO(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      DI(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      DI(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      O(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\,
      O(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      O(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      O(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      S(3) => y_rotator_n_36,
      S(2) => y_rotator_n_37,
      S(1) => y_rotator_n_38,
      S(0) => y_rotator_n_39
    );
\stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(3) => \NLW_stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_1\,
      CO(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_2\,
      CO(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      DI(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      DI(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      O(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\,
      O(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      O(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      O(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      S(3) => z_rotator_n_26,
      S(2) => z_rotator_n_27,
      S(1) => z_rotator_n_28,
      S(0) => z_rotator_n_29
    );
\stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\,
      CO(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_1\,
      CO(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_2\,
      CO(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_3\,
      CYINIT => y_rotator_n_1,
      DI(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      DI(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      DI(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      DI(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      O(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      O(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      O(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      O(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      S(3) => y_rotator_n_58,
      S(2) => y_rotator_n_59,
      S(1) => y_rotator_n_60,
      S(0) => y_rotator_n_61
    );
\stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\,
      CO(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_1\,
      CO(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_2\,
      CO(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_3\,
      CYINIT => z_rotator_n_1,
      DI(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      DI(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      DI(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      DI(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      O(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      O(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      O(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      O(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      S(3) => z_rotator_n_48,
      S(2) => z_rotator_n_49,
      S(1) => z_rotator_n_50,
      S(0) => z_rotator_n_51
    );
\stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\,
      CO(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_1\,
      CO(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_2\,
      CO(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_3\,
      CYINIT => x_rotator_n_48,
      DI(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      DI(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      DI(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      DI(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      O(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      O(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      O(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      O(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      S(3) => x_rotator_n_71,
      S(2) => x_rotator_n_72,
      S(1) => x_rotator_n_73,
      S(0) => x_rotator_n_74
    );
\stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\,
      CO(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\,
      CO(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_1\,
      CO(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_2\,
      CO(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      DI(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      DI(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      DI(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      O(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      O(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      O(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      O(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      S(3) => x_rotator_n_75,
      S(2) => x_rotator_n_76,
      S(1) => x_rotator_n_77,
      S(0) => x_rotator_n_78
    );
\stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\,
      CO(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_1\,
      CO(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_2\,
      CO(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      DI(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      DI(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      DI(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      O(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      O(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      O(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      O(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      S(3) => y_rotator_n_70,
      S(2) => y_rotator_n_71,
      S(1) => y_rotator_n_72,
      S(0) => y_rotator_n_73
    );
\stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\,
      CO(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_1\,
      CO(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_2\,
      CO(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      DI(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      DI(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      DI(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      O(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      O(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      O(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      O(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      S(3) => z_rotator_n_60,
      S(2) => z_rotator_n_61,
      S(1) => z_rotator_n_62,
      S(0) => z_rotator_n_63
    );
\stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\,
      CO(3) => \NLW_stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_1\,
      CO(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_2\,
      CO(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      DI(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      DI(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      O(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\,
      O(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      O(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      O(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      S(3) => x_rotator_n_53,
      S(2) => x_rotator_n_54,
      S(1) => x_rotator_n_55,
      S(0) => x_rotator_n_56
    );
\stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(3) => \NLW_stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_1\,
      CO(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_2\,
      CO(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      DI(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      DI(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      O(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\,
      O(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      O(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      O(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      S(3) => y_rotator_n_40,
      S(2) => y_rotator_n_41,
      S(1) => y_rotator_n_42,
      S(0) => y_rotator_n_43
    );
\stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(3) => \NLW_stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_1\,
      CO(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_2\,
      CO(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      DI(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      DI(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      O(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\,
      O(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      O(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      O(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      S(3) => z_rotator_n_30,
      S(2) => z_rotator_n_31,
      S(1) => z_rotator_n_32,
      S(0) => z_rotator_n_33
    );
\stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\,
      CO(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_1\,
      CO(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_2\,
      CO(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_3\,
      CYINIT => y_rotator_n_32,
      DI(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      DI(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      DI(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      DI(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      O(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      O(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      O(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      O(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      S(3) => y_rotator_n_66,
      S(2) => y_rotator_n_67,
      S(1) => y_rotator_n_68,
      S(0) => y_rotator_n_69
    );
\stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\,
      CO(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_1\,
      CO(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_2\,
      CO(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_3\,
      CYINIT => z_rotator_n_22,
      DI(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      DI(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      DI(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      DI(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      O(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      O(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      O(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      O(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      S(3) => z_rotator_n_56,
      S(2) => z_rotator_n_57,
      S(1) => z_rotator_n_58,
      S(0) => z_rotator_n_59
    );
\stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\,
      CO(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_1\,
      CO(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_2\,
      CO(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_3\,
      CYINIT => x_rotator_n_49,
      DI(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      DI(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      DI(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      DI(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      O(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      O(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      O(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      O(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      S(3) => x_rotator_n_79,
      S(2) => x_rotator_n_80,
      S(1) => x_rotator_n_81,
      S(0) => x_rotator_n_82
    );
\stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\,
      CO(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\,
      CO(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_1\,
      CO(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_2\,
      CO(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      DI(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      DI(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      DI(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      O(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      O(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      O(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      O(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      S(3) => x_rotator_n_83,
      S(2) => x_rotator_n_84,
      S(1) => x_rotator_n_85,
      S(0) => x_rotator_n_86
    );
\stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\,
      CO(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_1\,
      CO(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_2\,
      CO(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      DI(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      DI(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      DI(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      O(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      O(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      O(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      O(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      S(3) => y_rotator_n_78,
      S(2) => y_rotator_n_79,
      S(1) => y_rotator_n_80,
      S(0) => y_rotator_n_81
    );
\stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\,
      CO(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_1\,
      CO(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_2\,
      CO(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      DI(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      DI(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      DI(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      O(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      O(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      O(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      O(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      S(3) => z_rotator_n_68,
      S(2) => z_rotator_n_69,
      S(1) => z_rotator_n_70,
      S(0) => z_rotator_n_71
    );
\stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\,
      CO(3) => \NLW_stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_1\,
      CO(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_2\,
      CO(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      DI(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      DI(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      O(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\,
      O(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      O(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      O(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      S(3) => x_rotator_n_57,
      S(2) => x_rotator_n_58,
      S(1) => x_rotator_n_59,
      S(0) => x_rotator_n_60
    );
\stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(3) => \NLW_stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_1\,
      CO(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_2\,
      CO(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      DI(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      DI(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      O(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\,
      O(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      O(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      O(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      S(3) => y_rotator_n_44,
      S(2) => y_rotator_n_45,
      S(1) => y_rotator_n_46,
      S(0) => y_rotator_n_47
    );
\stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(3) => \NLW_stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_1\,
      CO(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_2\,
      CO(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      DI(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      DI(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      O(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\,
      O(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      O(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      O(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      S(3) => z_rotator_n_34,
      S(2) => z_rotator_n_35,
      S(1) => z_rotator_n_36,
      S(0) => z_rotator_n_37
    );
\stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\,
      CO(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_1\,
      CO(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_2\,
      CO(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_3\,
      CYINIT => y_rotator_n_33,
      DI(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      DI(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      DI(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      DI(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      O(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      O(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      O(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      O(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      S(3) => y_rotator_n_74,
      S(2) => y_rotator_n_75,
      S(1) => y_rotator_n_76,
      S(0) => y_rotator_n_77
    );
\stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\,
      CO(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_1\,
      CO(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_2\,
      CO(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_3\,
      CYINIT => z_rotator_n_23,
      DI(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      DI(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      DI(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      DI(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      O(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      O(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      O(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      O(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      S(3) => z_rotator_n_64,
      S(2) => z_rotator_n_65,
      S(1) => z_rotator_n_66,
      S(0) => z_rotator_n_67
    );
\stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\,
      CO(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_1\,
      CO(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_2\,
      CO(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_3\,
      CYINIT => x_rotator_n_50,
      DI(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      DI(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      DI(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      DI(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      O(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      O(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      O(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      O(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      S(3) => x_rotator_n_87,
      S(2) => x_rotator_n_88,
      S(1) => x_rotator_n_89,
      S(0) => x_rotator_n_90
    );
\stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\,
      CO(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\,
      CO(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_1\,
      CO(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_2\,
      CO(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      DI(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      DI(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      DI(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      O(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      O(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      O(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      O(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      S(3) => x_rotator_n_91,
      S(2) => x_rotator_n_92,
      S(1) => x_rotator_n_93,
      S(0) => x_rotator_n_94
    );
\stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\,
      CO(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_1\,
      CO(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_2\,
      CO(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      DI(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      DI(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      DI(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      O(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      O(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      O(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      O(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      S(3) => y_rotator_n_86,
      S(2) => y_rotator_n_87,
      S(1) => y_rotator_n_88,
      S(0) => y_rotator_n_89
    );
\stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\,
      CO(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_1\,
      CO(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_2\,
      CO(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      DI(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      DI(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      DI(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      O(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      O(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      O(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      O(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      S(3) => z_rotator_n_76,
      S(2) => z_rotator_n_77,
      S(1) => z_rotator_n_78,
      S(0) => z_rotator_n_79
    );
\stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\,
      CO(3) => \NLW_stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_1\,
      CO(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_2\,
      CO(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      DI(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      DI(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      O(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\,
      O(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      O(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      O(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      S(3) => x_rotator_n_61,
      S(2) => x_rotator_n_62,
      S(1) => x_rotator_n_63,
      S(0) => x_rotator_n_64
    );
\stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(3) => \NLW_stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_1\,
      CO(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_2\,
      CO(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      DI(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      DI(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      O(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\,
      O(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      O(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      O(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      S(3) => y_rotator_n_48,
      S(2) => y_rotator_n_49,
      S(1) => y_rotator_n_50,
      S(0) => y_rotator_n_51
    );
\stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(3) => \NLW_stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_1\,
      CO(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_2\,
      CO(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      DI(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      DI(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      O(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\,
      O(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      O(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      O(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      S(3) => z_rotator_n_38,
      S(2) => z_rotator_n_39,
      S(1) => z_rotator_n_40,
      S(0) => z_rotator_n_41
    );
\stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\,
      CO(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_1\,
      CO(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_2\,
      CO(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_3\,
      CYINIT => y_rotator_n_34,
      DI(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      DI(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      DI(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      DI(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      O(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      O(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      O(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      O(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      S(3) => y_rotator_n_82,
      S(2) => y_rotator_n_83,
      S(1) => y_rotator_n_84,
      S(0) => y_rotator_n_85
    );
\stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\,
      CO(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_1\,
      CO(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_2\,
      CO(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_3\,
      CYINIT => z_rotator_n_24,
      DI(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      DI(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      DI(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      DI(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      O(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      O(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      O(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      O(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      S(3) => z_rotator_n_72,
      S(2) => z_rotator_n_73,
      S(1) => z_rotator_n_74,
      S(0) => z_rotator_n_75
    );
\stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\,
      CO(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_1\,
      CO(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_2\,
      CO(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_3\,
      CYINIT => x_rotator_n_51,
      DI(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      DI(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      DI(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      DI(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      O(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      O(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      O(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      O(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      S(3) => x_rotator_n_95,
      S(2) => x_rotator_n_96,
      S(1) => x_rotator_n_97,
      S(0) => x_rotator_n_98
    );
\stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_0\,
      CO(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\,
      CO(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_1\,
      CO(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_2\,
      CO(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      DI(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      DI(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      DI(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      O(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      O(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      O(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      O(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      S(3) => x_rotator_n_99,
      S(2) => x_rotator_n_100,
      S(1) => x_rotator_n_101,
      S(0) => x_rotator_n_102
    );
\stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\,
      CO(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_1\,
      CO(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_2\,
      CO(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      DI(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      DI(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      DI(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      O(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      O(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      O(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      O(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      S(3) => y_rotator_n_94,
      S(2) => y_rotator_n_95,
      S(1) => y_rotator_n_96,
      S(0) => y_rotator_n_97
    );
\stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\,
      CO(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_1\,
      CO(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_2\,
      CO(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_3\,
      CYINIT => '0',
      DI(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      DI(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      DI(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      DI(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      O(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      O(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      O(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      O(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      S(3) => z_rotator_n_84,
      S(2) => z_rotator_n_85,
      S(1) => z_rotator_n_86,
      S(0) => z_rotator_n_87
    );
\stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_0\,
      CO(3) => \NLW_stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_1\,
      CO(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_2\,
      CO(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      DI(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      DI(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      O(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\,
      O(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      O(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      O(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      S(3) => x_rotator_n_65,
      S(2) => x_rotator_n_66,
      S(1) => x_rotator_n_67,
      S(0) => x_rotator_n_68
    );
\stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_0\,
      CO(3) => \NLW_stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_1\,
      CO(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_2\,
      CO(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      DI(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      DI(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      O(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\,
      O(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      O(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      O(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      S(3) => y_rotator_n_52,
      S(2) => y_rotator_n_53,
      S(1) => y_rotator_n_54,
      S(0) => y_rotator_n_55
    );
\stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_0\,
      CO(3) => \NLW_stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_CO_UNCONNECTED\(3),
      CO(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_1\,
      CO(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_2\,
      CO(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      DI(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      DI(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      O(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\,
      O(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      O(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      O(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      S(3) => z_rotator_n_42,
      S(2) => z_rotator_n_43,
      S(1) => z_rotator_n_44,
      S(0) => z_rotator_n_45
    );
\stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_0\,
      CO(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_1\,
      CO(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_2\,
      CO(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_3\,
      CYINIT => y_rotator_n_35,
      DI(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      DI(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      DI(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      DI(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      O(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      O(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      O(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      O(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      S(3) => y_rotator_n_90,
      S(2) => y_rotator_n_91,
      S(1) => y_rotator_n_92,
      S(0) => y_rotator_n_93
    );
\stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_0\,
      CO(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_1\,
      CO(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_2\,
      CO(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_3\,
      CYINIT => z_rotator_n_25,
      DI(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      DI(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      DI(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      DI(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      O(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      O(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      O(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      O(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      S(3) => z_rotator_n_80,
      S(2) => z_rotator_n_81,
      S(1) => z_rotator_n_82,
      S(0) => z_rotator_n_83
    );
x_rotator: entity work.design_1_top_level_0_0_cordic
     port map (
      CO(0) => x_rotator_n_70,
      D(11 downto 0) => X_rotator_Y(11 downto 0),
      DI(0) => p_0_out0,
      O(0) => x_rotator_n_1,
      Q(9 downto 0) => angle(9 downto 0),
      S(0) => x_rotator_n_52,
      SHIFT_RIGHT0_carry(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      SHIFT_RIGHT0_carry(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      SHIFT_RIGHT0_carry(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      SHIFT_RIGHT0_carry(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      \SHIFT_RIGHT0_carry__0\(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      \SHIFT_RIGHT0_carry__0\(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      \SHIFT_RIGHT0_carry__0\(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      \SHIFT_RIGHT0_carry__0\(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      \SHIFT_RIGHT0_carry__0_i_4__5_0\(3) => x_rotator_n_16,
      \SHIFT_RIGHT0_carry__0_i_4__5_0\(2) => x_rotator_n_17,
      \SHIFT_RIGHT0_carry__0_i_4__5_0\(1) => x_rotator_n_18,
      \SHIFT_RIGHT0_carry__0_i_4__5_0\(0) => x_rotator_n_19,
      \SHIFT_RIGHT0_carry__1_i_4__4_0\(3) => x_rotator_n_20,
      \SHIFT_RIGHT0_carry__1_i_4__4_0\(2) => x_rotator_n_21,
      \SHIFT_RIGHT0_carry__1_i_4__4_0\(1) => x_rotator_n_22,
      \SHIFT_RIGHT0_carry__1_i_4__4_0\(0) => x_rotator_n_23,
      \X_angle_reg[9]\ => x_rotator_n_2,
      \X_angle_reg[9]_0\(2) => x_rotator_n_3,
      \X_angle_reg[9]_0\(1) => x_rotator_n_4,
      \X_angle_reg[9]_0\(0) => x_rotator_n_5,
      \X_rotator_Y0_reg[11]\(3) => x_rotator_n_6,
      \X_rotator_Y0_reg[11]\(2) => x_rotator_n_7,
      \X_rotator_Y0_reg[11]\(1) => x_rotator_n_8,
      \X_rotator_Y0_reg[11]\(0) => x_rotator_n_9,
      \X_rotator_Y0_reg[11]_0\(3) => x_rotator_n_10,
      \X_rotator_Y0_reg[11]_0\(2) => x_rotator_n_11,
      \X_rotator_Y0_reg[11]_0\(1) => x_rotator_n_12,
      \X_rotator_Y0_reg[11]_0\(0) => x_rotator_n_13,
      sX_multiplication_buffer_0(11 downto 0) => X_rotator_X(11 downto 0),
      sX_multiplication_buffer_1(7 downto 0) => sX_multiplication_buffer00_in(11 downto 4),
      \sY_multiplication_buffer1_carry__0_i_4_0\(0) => x_rotator_n_15,
      \sY_multiplication_buffer1_carry__1_0\(0) => x_rotator_n_69,
      \sY_multiplication_buffer1_carry__1_1\(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\,
      \sY_multiplication_buffer1_carry__1_1\(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      \sY_multiplication_buffer1_carry__1_1\(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      \sY_multiplication_buffer1_carry__1_1\(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      \sY_multiplication_buffer1_carry__1_i_4_0\(0) => B(4),
      sY_multiplication_buffer2_carry_0(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      sY_multiplication_buffer2_carry_0(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      sY_multiplication_buffer2_carry_0(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      sY_multiplication_buffer2_carry_0(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      \sY_multiplication_buffer2_carry__1_0\(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\,
      \sY_multiplication_buffer2_carry__1_0\(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      \sY_multiplication_buffer2_carry__1_0\(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      \sY_multiplication_buffer2_carry__1_0\(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      sY_multiplication_buffer3_carry_0(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      sY_multiplication_buffer3_carry_0(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      sY_multiplication_buffer3_carry_0(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      sY_multiplication_buffer3_carry_0(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      \sY_multiplication_buffer3_carry__1_0\(3) => x_rotator_n_65,
      \sY_multiplication_buffer3_carry__1_0\(2) => x_rotator_n_66,
      \sY_multiplication_buffer3_carry__1_0\(1) => x_rotator_n_67,
      \sY_multiplication_buffer3_carry__1_0\(0) => x_rotator_n_68,
      \sY_multiplication_buffer3_carry__1_1\(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\,
      \sY_multiplication_buffer3_carry__1_1\(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      \sY_multiplication_buffer3_carry__1_1\(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      \sY_multiplication_buffer3_carry__1_1\(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      sY_multiplication_buffer4_carry_0(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      sY_multiplication_buffer4_carry_0(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      sY_multiplication_buffer4_carry_0(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      sY_multiplication_buffer4_carry_0(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      \sY_multiplication_buffer4_carry__0_0\(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      \sY_multiplication_buffer4_carry__0_0\(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      \sY_multiplication_buffer4_carry__0_0\(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      \sY_multiplication_buffer4_carry__0_0\(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      \sY_multiplication_buffer4_carry__1_0\(3) => x_rotator_n_61,
      \sY_multiplication_buffer4_carry__1_0\(2) => x_rotator_n_62,
      \sY_multiplication_buffer4_carry__1_0\(1) => x_rotator_n_63,
      \sY_multiplication_buffer4_carry__1_0\(0) => x_rotator_n_64,
      \sY_multiplication_buffer4_carry__1_1\(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\,
      \sY_multiplication_buffer4_carry__1_1\(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      \sY_multiplication_buffer4_carry__1_1\(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      \sY_multiplication_buffer4_carry__1_1\(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      sY_multiplication_buffer5_carry_0(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      sY_multiplication_buffer5_carry_0(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      sY_multiplication_buffer5_carry_0(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      sY_multiplication_buffer5_carry_0(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      \sY_multiplication_buffer5_carry__0_0\(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      \sY_multiplication_buffer5_carry__0_0\(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      \sY_multiplication_buffer5_carry__0_0\(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      \sY_multiplication_buffer5_carry__0_0\(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      \sY_multiplication_buffer5_carry__1_0\(3) => x_rotator_n_57,
      \sY_multiplication_buffer5_carry__1_0\(2) => x_rotator_n_58,
      \sY_multiplication_buffer5_carry__1_0\(1) => x_rotator_n_59,
      \sY_multiplication_buffer5_carry__1_0\(0) => x_rotator_n_60,
      \sY_multiplication_buffer5_carry__1_1\(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\,
      \sY_multiplication_buffer5_carry__1_1\(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      \sY_multiplication_buffer5_carry__1_1\(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      \sY_multiplication_buffer5_carry__1_1\(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      sY_multiplication_buffer6_carry_0(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      sY_multiplication_buffer6_carry_0(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      sY_multiplication_buffer6_carry_0(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      \sY_multiplication_buffer6_carry__0_0\(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_4\,
      \sY_multiplication_buffer6_carry__0_0\(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_5\,
      \sY_multiplication_buffer6_carry__0_0\(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_6\,
      \sY_multiplication_buffer6_carry__0_0\(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0_n_7\,
      \sY_multiplication_buffer6_carry__1_0\(3) => x_rotator_n_53,
      \sY_multiplication_buffer6_carry__1_0\(2) => x_rotator_n_54,
      \sY_multiplication_buffer6_carry__1_0\(1) => x_rotator_n_55,
      \sY_multiplication_buffer6_carry__1_0\(0) => x_rotator_n_56,
      \sY_multiplication_buffer6_carry__1_1\(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_4\,
      \sY_multiplication_buffer6_carry__1_1\(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_5\,
      \sY_multiplication_buffer6_carry__1_1\(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_6\,
      \sY_multiplication_buffer6_carry__1_1\(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1_n_7\,
      \sY_multiplication_buffer6_carry__1_i_1_0\(7) => \X_rotator_Y0_reg_n_0_[11]\,
      \sY_multiplication_buffer6_carry__1_i_1_0\(6) => \X_rotator_Y0_reg_n_0_[6]\,
      \sY_multiplication_buffer6_carry__1_i_1_0\(5) => \X_rotator_Y0_reg_n_0_[5]\,
      \sY_multiplication_buffer6_carry__1_i_1_0\(4) => \X_rotator_Y0_reg_n_0_[4]\,
      \sY_multiplication_buffer6_carry__1_i_1_0\(3) => \X_rotator_Y0_reg_n_0_[3]\,
      \sY_multiplication_buffer6_carry__1_i_1_0\(2) => \X_rotator_Y0_reg_n_0_[2]\,
      \sY_multiplication_buffer6_carry__1_i_1_0\(1) => \X_rotator_Y0_reg_n_0_[1]\,
      \sY_multiplication_buffer6_carry__1_i_1_0\(0) => \X_rotator_Y0_reg_n_0_[0]\,
      \sY_multiplication_buffer6_carry__1_i_1_1\(7) => \X_rotator_X0_reg_n_0_[11]\,
      \sY_multiplication_buffer6_carry__1_i_1_1\(6) => \X_rotator_X0_reg_n_0_[6]\,
      \sY_multiplication_buffer6_carry__1_i_1_1\(5) => \X_rotator_X0_reg_n_0_[5]\,
      \sY_multiplication_buffer6_carry__1_i_1_1\(4) => \X_rotator_X0_reg_n_0_[4]\,
      \sY_multiplication_buffer6_carry__1_i_1_1\(3) => \X_rotator_X0_reg_n_0_[3]\,
      \sY_multiplication_buffer6_carry__1_i_1_1\(2) => \X_rotator_X0_reg_n_0_[2]\,
      \sY_multiplication_buffer6_carry__1_i_1_1\(1) => \X_rotator_X0_reg_n_0_[1]\,
      \sY_multiplication_buffer6_carry__1_i_1_1\(0) => \X_rotator_X0_reg_n_0_[0]\,
      sY_multiplication_buffer_0(0) => sY_multiplication_buffer01(4),
      sY_multiplication_buffer_1(0) => sY_multiplication_buffer_i_35_n_0,
      \sigma0_inferred__0/i__carry__1_0\ => x_rotator_n_48,
      \sigma0_inferred__0/i__carry__1_1\(3) => x_rotator_n_71,
      \sigma0_inferred__0/i__carry__1_1\(2) => x_rotator_n_72,
      \sigma0_inferred__0/i__carry__1_1\(1) => x_rotator_n_73,
      \sigma0_inferred__0/i__carry__1_1\(0) => x_rotator_n_74,
      \sigma0_inferred__0/i__carry__1_2\(3) => x_rotator_n_75,
      \sigma0_inferred__0/i__carry__1_2\(2) => x_rotator_n_76,
      \sigma0_inferred__0/i__carry__1_2\(1) => x_rotator_n_77,
      \sigma0_inferred__0/i__carry__1_2\(0) => x_rotator_n_78,
      \sigma0_inferred__1/i___14_carry__1_0\ => x_rotator_n_49,
      \sigma0_inferred__1/i___14_carry__1_1\(3) => x_rotator_n_79,
      \sigma0_inferred__1/i___14_carry__1_1\(2) => x_rotator_n_80,
      \sigma0_inferred__1/i___14_carry__1_1\(1) => x_rotator_n_81,
      \sigma0_inferred__1/i___14_carry__1_1\(0) => x_rotator_n_82,
      \sigma0_inferred__1/i___14_carry__1_2\(3) => x_rotator_n_83,
      \sigma0_inferred__1/i___14_carry__1_2\(2) => x_rotator_n_84,
      \sigma0_inferred__1/i___14_carry__1_2\(1) => x_rotator_n_85,
      \sigma0_inferred__1/i___14_carry__1_2\(0) => x_rotator_n_86,
      \sigma0_inferred__2/i___37_carry__1_0\ => x_rotator_n_50,
      \sigma0_inferred__2/i___37_carry__1_1\(3) => x_rotator_n_87,
      \sigma0_inferred__2/i___37_carry__1_1\(2) => x_rotator_n_88,
      \sigma0_inferred__2/i___37_carry__1_1\(1) => x_rotator_n_89,
      \sigma0_inferred__2/i___37_carry__1_1\(0) => x_rotator_n_90,
      \sigma0_inferred__2/i___37_carry__1_2\(3) => x_rotator_n_91,
      \sigma0_inferred__2/i___37_carry__1_2\(2) => x_rotator_n_92,
      \sigma0_inferred__2/i___37_carry__1_2\(1) => x_rotator_n_93,
      \sigma0_inferred__2/i___37_carry__1_2\(0) => x_rotator_n_94,
      \sigma0_inferred__3/i__carry__5_0\ => x_rotator_n_51,
      \sigma0_inferred__3/i__carry__5_1\(3) => x_rotator_n_95,
      \sigma0_inferred__3/i__carry__5_1\(2) => x_rotator_n_96,
      \sigma0_inferred__3/i__carry__5_1\(1) => x_rotator_n_97,
      \sigma0_inferred__3/i__carry__5_1\(0) => x_rotator_n_98,
      \sigma0_inferred__3/i__carry__5_2\(3) => x_rotator_n_99,
      \sigma0_inferred__3/i__carry__5_2\(2) => x_rotator_n_100,
      \sigma0_inferred__3/i__carry__5_2\(1) => x_rotator_n_101,
      \sigma0_inferred__3/i__carry__5_2\(0) => x_rotator_n_102,
      \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry\(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry\(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry\(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry\(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_4\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_5\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_6\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry\(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry_n_7\
    );
y_rotator: entity work.design_1_top_level_0_0_cordic_7
     port map (
      CO(0) => y_rotator_n_57,
      D(11 downto 0) => Y_rotator_Y(11 downto 0),
      DI(0) => y_rotator_n_0,
      O(0) => B_3(4),
      Q(9) => \Y_angle_reg_n_0_[9]\,
      Q(8) => \Y_angle_reg_n_0_[8]\,
      Q(7) => \Y_angle_reg_n_0_[7]\,
      Q(6) => \Y_angle_reg_n_0_[6]\,
      Q(5) => \Y_angle_reg_n_0_[5]\,
      Q(4) => \Y_angle_reg_n_0_[4]\,
      Q(3) => \Y_angle_reg_n_0_[3]\,
      Q(2) => \Y_angle_reg_n_0_[2]\,
      Q(1) => \Y_angle_reg_n_0_[1]\,
      Q(0) => \Y_angle_reg_n_0_[0]\,
      S(3) => y_rotator_n_36,
      S(2) => y_rotator_n_37,
      S(1) => y_rotator_n_38,
      S(0) => y_rotator_n_39,
      \SHIFT_RIGHT0_carry__0__0\(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      \SHIFT_RIGHT0_carry__0__0\(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      \SHIFT_RIGHT0_carry__0__0\(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      \SHIFT_RIGHT0_carry__0__0\(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      \SHIFT_RIGHT0_carry__0__0_i_4__5_0\(3) => y_rotator_n_4,
      \SHIFT_RIGHT0_carry__0__0_i_4__5_0\(2) => y_rotator_n_5,
      \SHIFT_RIGHT0_carry__0__0_i_4__5_0\(1) => y_rotator_n_6,
      \SHIFT_RIGHT0_carry__0__0_i_4__5_0\(0) => y_rotator_n_7,
      \SHIFT_RIGHT0_carry__1__0_i_4__4_0\(3) => y_rotator_n_8,
      \SHIFT_RIGHT0_carry__1__0_i_4__4_0\(2) => y_rotator_n_9,
      \SHIFT_RIGHT0_carry__1__0_i_4__4_0\(1) => y_rotator_n_10,
      \SHIFT_RIGHT0_carry__1__0_i_4__4_0\(0) => y_rotator_n_11,
      \SHIFT_RIGHT0_carry__2\(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      \SHIFT_RIGHT0_carry__2\(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      \SHIFT_RIGHT0_carry__2\(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      \SHIFT_RIGHT0_carry__2\(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      \Y_angle_reg[9]\ => y_rotator_n_1,
      sX_multiplication_buffer_0(7 downto 0) => Y_rotator_X(7 downto 0),
      sX_multiplication_buffer_1(7 downto 0) => sX_multiplication_buffer00_in_0(11 downto 4),
      \sY_multiplication_buffer1_carry__0_i_4__0_0\(0) => y_rotator_n_3,
      \sY_multiplication_buffer1_carry__1_0\(0) => sX_multiplication_buffer01(4),
      \sY_multiplication_buffer1_carry__1_1\(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\,
      \sY_multiplication_buffer1_carry__1_1\(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      \sY_multiplication_buffer1_carry__1_1\(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      \sY_multiplication_buffer1_carry__1_1\(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      sY_multiplication_buffer2_carry_0(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      sY_multiplication_buffer2_carry_0(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      sY_multiplication_buffer2_carry_0(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      sY_multiplication_buffer2_carry_0(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      \sY_multiplication_buffer2_carry__1_0\(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\,
      \sY_multiplication_buffer2_carry__1_0\(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      \sY_multiplication_buffer2_carry__1_0\(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      \sY_multiplication_buffer2_carry__1_0\(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      sY_multiplication_buffer3_carry_0(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      sY_multiplication_buffer3_carry_0(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      sY_multiplication_buffer3_carry_0(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      sY_multiplication_buffer3_carry_0(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      \sY_multiplication_buffer3_carry__1_0\(3) => y_rotator_n_52,
      \sY_multiplication_buffer3_carry__1_0\(2) => y_rotator_n_53,
      \sY_multiplication_buffer3_carry__1_0\(1) => y_rotator_n_54,
      \sY_multiplication_buffer3_carry__1_0\(0) => y_rotator_n_55,
      \sY_multiplication_buffer3_carry__1_1\(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\,
      \sY_multiplication_buffer3_carry__1_1\(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      \sY_multiplication_buffer3_carry__1_1\(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      \sY_multiplication_buffer3_carry__1_1\(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      sY_multiplication_buffer4_carry_0(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      sY_multiplication_buffer4_carry_0(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      sY_multiplication_buffer4_carry_0(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      sY_multiplication_buffer4_carry_0(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      \sY_multiplication_buffer4_carry__0_0\(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      \sY_multiplication_buffer4_carry__0_0\(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      \sY_multiplication_buffer4_carry__0_0\(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      \sY_multiplication_buffer4_carry__0_0\(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      \sY_multiplication_buffer4_carry__1_0\(3) => y_rotator_n_48,
      \sY_multiplication_buffer4_carry__1_0\(2) => y_rotator_n_49,
      \sY_multiplication_buffer4_carry__1_0\(1) => y_rotator_n_50,
      \sY_multiplication_buffer4_carry__1_0\(0) => y_rotator_n_51,
      \sY_multiplication_buffer4_carry__1_1\(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\,
      \sY_multiplication_buffer4_carry__1_1\(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      \sY_multiplication_buffer4_carry__1_1\(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      \sY_multiplication_buffer4_carry__1_1\(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      sY_multiplication_buffer5_carry_0(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      sY_multiplication_buffer5_carry_0(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      sY_multiplication_buffer5_carry_0(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      sY_multiplication_buffer5_carry_0(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      \sY_multiplication_buffer5_carry__0_0\(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      \sY_multiplication_buffer5_carry__0_0\(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      \sY_multiplication_buffer5_carry__0_0\(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      \sY_multiplication_buffer5_carry__0_0\(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      \sY_multiplication_buffer5_carry__1_0\(3) => y_rotator_n_44,
      \sY_multiplication_buffer5_carry__1_0\(2) => y_rotator_n_45,
      \sY_multiplication_buffer5_carry__1_0\(1) => y_rotator_n_46,
      \sY_multiplication_buffer5_carry__1_0\(0) => y_rotator_n_47,
      \sY_multiplication_buffer5_carry__1_1\(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\,
      \sY_multiplication_buffer5_carry__1_1\(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      \sY_multiplication_buffer5_carry__1_1\(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      \sY_multiplication_buffer5_carry__1_1\(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      sY_multiplication_buffer6_carry_0(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      sY_multiplication_buffer6_carry_0(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      sY_multiplication_buffer6_carry_0(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      sY_multiplication_buffer6_carry_0(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      \sY_multiplication_buffer6_carry__0_0\(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_4\,
      \sY_multiplication_buffer6_carry__0_0\(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_5\,
      \sY_multiplication_buffer6_carry__0_0\(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_6\,
      \sY_multiplication_buffer6_carry__0_0\(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__0_n_7\,
      \sY_multiplication_buffer6_carry__1_0\(3) => y_rotator_n_40,
      \sY_multiplication_buffer6_carry__1_0\(2) => y_rotator_n_41,
      \sY_multiplication_buffer6_carry__1_0\(1) => y_rotator_n_42,
      \sY_multiplication_buffer6_carry__1_0\(0) => y_rotator_n_43,
      \sY_multiplication_buffer6_carry__1_1\(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_4\,
      \sY_multiplication_buffer6_carry__1_1\(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_5\,
      \sY_multiplication_buffer6_carry__1_1\(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_6\,
      \sY_multiplication_buffer6_carry__1_1\(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__0_n_7\,
      \sY_multiplication_buffer7_carry__1_0\(7) => \Y_rotator_Y0_reg_n_0_[11]\,
      \sY_multiplication_buffer7_carry__1_0\(6) => \Y_rotator_Y0_reg_n_0_[6]\,
      \sY_multiplication_buffer7_carry__1_0\(5) => \Y_rotator_Y0_reg_n_0_[5]\,
      \sY_multiplication_buffer7_carry__1_0\(4) => \Y_rotator_Y0_reg_n_0_[4]\,
      \sY_multiplication_buffer7_carry__1_0\(3) => \Y_rotator_Y0_reg_n_0_[3]\,
      \sY_multiplication_buffer7_carry__1_0\(2) => \Y_rotator_Y0_reg_n_0_[2]\,
      \sY_multiplication_buffer7_carry__1_0\(1) => \Y_rotator_Y0_reg_n_0_[1]\,
      \sY_multiplication_buffer7_carry__1_0\(0) => \Y_rotator_Y0_reg_n_0_[0]\,
      \sY_multiplication_buffer7_carry__1_1\(11) => \y_rotator_X0_reg_n_0_[11]\,
      \sY_multiplication_buffer7_carry__1_1\(10) => \y_rotator_X0_reg_n_0_[10]\,
      \sY_multiplication_buffer7_carry__1_1\(9) => \y_rotator_X0_reg_n_0_[9]\,
      \sY_multiplication_buffer7_carry__1_1\(8) => \y_rotator_X0_reg_n_0_[8]\,
      \sY_multiplication_buffer7_carry__1_1\(7) => \y_rotator_X0_reg_n_0_[7]\,
      \sY_multiplication_buffer7_carry__1_1\(6) => \y_rotator_X0_reg_n_0_[6]\,
      \sY_multiplication_buffer7_carry__1_1\(5) => \y_rotator_X0_reg_n_0_[5]\,
      \sY_multiplication_buffer7_carry__1_1\(4) => \y_rotator_X0_reg_n_0_[4]\,
      \sY_multiplication_buffer7_carry__1_1\(3) => \y_rotator_X0_reg_n_0_[3]\,
      \sY_multiplication_buffer7_carry__1_1\(2) => \y_rotator_X0_reg_n_0_[2]\,
      \sY_multiplication_buffer7_carry__1_1\(1) => \y_rotator_X0_reg_n_0_[1]\,
      \sY_multiplication_buffer7_carry__1_1\(0) => \y_rotator_X0_reg_n_0_[0]\,
      sY_multiplication_buffer_0(0) => \sY_multiplication_buffer_i_32__0_n_0\,
      sY_multiplication_buffer_1(0) => \sY_multiplication_buffer_i_35__0_n_0\,
      \sigma0_inferred__0/i__carry__1_0\ => y_rotator_n_32,
      \sigma0_inferred__0/i__carry__1_1\(3) => y_rotator_n_66,
      \sigma0_inferred__0/i__carry__1_1\(2) => y_rotator_n_67,
      \sigma0_inferred__0/i__carry__1_1\(1) => y_rotator_n_68,
      \sigma0_inferred__0/i__carry__1_1\(0) => y_rotator_n_69,
      \sigma0_inferred__0/i__carry__1_2\(3) => y_rotator_n_70,
      \sigma0_inferred__0/i__carry__1_2\(2) => y_rotator_n_71,
      \sigma0_inferred__0/i__carry__1_2\(1) => y_rotator_n_72,
      \sigma0_inferred__0/i__carry__1_2\(0) => y_rotator_n_73,
      \sigma0_inferred__1/i___14_carry__1_0\ => y_rotator_n_33,
      \sigma0_inferred__1/i___14_carry__1_1\(3) => y_rotator_n_74,
      \sigma0_inferred__1/i___14_carry__1_1\(2) => y_rotator_n_75,
      \sigma0_inferred__1/i___14_carry__1_1\(1) => y_rotator_n_76,
      \sigma0_inferred__1/i___14_carry__1_1\(0) => y_rotator_n_77,
      \sigma0_inferred__1/i___14_carry__1_2\(3) => y_rotator_n_78,
      \sigma0_inferred__1/i___14_carry__1_2\(2) => y_rotator_n_79,
      \sigma0_inferred__1/i___14_carry__1_2\(1) => y_rotator_n_80,
      \sigma0_inferred__1/i___14_carry__1_2\(0) => y_rotator_n_81,
      \sigma0_inferred__2/i___37_carry__1_0\ => y_rotator_n_34,
      \sigma0_inferred__2/i___37_carry__1_1\(3) => y_rotator_n_82,
      \sigma0_inferred__2/i___37_carry__1_1\(2) => y_rotator_n_83,
      \sigma0_inferred__2/i___37_carry__1_1\(1) => y_rotator_n_84,
      \sigma0_inferred__2/i___37_carry__1_1\(0) => y_rotator_n_85,
      \sigma0_inferred__2/i___37_carry__1_2\(3) => y_rotator_n_86,
      \sigma0_inferred__2/i___37_carry__1_2\(2) => y_rotator_n_87,
      \sigma0_inferred__2/i___37_carry__1_2\(1) => y_rotator_n_88,
      \sigma0_inferred__2/i___37_carry__1_2\(0) => y_rotator_n_89,
      \sigma0_inferred__3/i__carry__5_0\ => y_rotator_n_35,
      \sigma0_inferred__3/i__carry__5_1\(3) => y_rotator_n_90,
      \sigma0_inferred__3/i__carry__5_1\(2) => y_rotator_n_91,
      \sigma0_inferred__3/i__carry__5_1\(1) => y_rotator_n_92,
      \sigma0_inferred__3/i__carry__5_1\(0) => y_rotator_n_93,
      \sigma0_inferred__3/i__carry__5_2\(3) => y_rotator_n_94,
      \sigma0_inferred__3/i__carry__5_2\(2) => y_rotator_n_95,
      \sigma0_inferred__3/i__carry__5_2\(1) => y_rotator_n_96,
      \sigma0_inferred__3/i__carry__5_2\(0) => y_rotator_n_97,
      \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2\(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2\(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2\(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2\(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_4\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_5\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_6\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__2\(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__2_n_7\,
      \y_rotator_X0_reg[3]\(3) => y_rotator_n_58,
      \y_rotator_X0_reg[3]\(2) => y_rotator_n_59,
      \y_rotator_X0_reg[3]\(1) => y_rotator_n_60,
      \y_rotator_X0_reg[3]\(0) => y_rotator_n_61,
      \y_rotator_X0_reg[7]\(3) => y_rotator_n_62,
      \y_rotator_X0_reg[7]\(2) => y_rotator_n_63,
      \y_rotator_X0_reg[7]\(1) => y_rotator_n_64,
      \y_rotator_X0_reg[7]\(0) => y_rotator_n_65
    );
\y_rotator_X0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_Y(0),
      Q => \y_rotator_X0_reg_n_0_[0]\,
      R => '0'
    );
\y_rotator_X0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_Y(10),
      Q => \y_rotator_X0_reg_n_0_[10]\,
      R => '0'
    );
\y_rotator_X0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_Y(11),
      Q => \y_rotator_X0_reg_n_0_[11]\,
      R => '0'
    );
\y_rotator_X0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_Y(1),
      Q => \y_rotator_X0_reg_n_0_[1]\,
      R => '0'
    );
\y_rotator_X0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_Y(2),
      Q => \y_rotator_X0_reg_n_0_[2]\,
      R => '0'
    );
\y_rotator_X0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_Y(3),
      Q => \y_rotator_X0_reg_n_0_[3]\,
      R => '0'
    );
\y_rotator_X0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_Y(4),
      Q => \y_rotator_X0_reg_n_0_[4]\,
      R => '0'
    );
\y_rotator_X0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_Y(5),
      Q => \y_rotator_X0_reg_n_0_[5]\,
      R => '0'
    );
\y_rotator_X0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_Y(6),
      Q => \y_rotator_X0_reg_n_0_[6]\,
      R => '0'
    );
\y_rotator_X0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_Y(7),
      Q => \y_rotator_X0_reg_n_0_[7]\,
      R => '0'
    );
\y_rotator_X0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_Y(8),
      Q => \y_rotator_X0_reg_n_0_[8]\,
      R => '0'
    );
\y_rotator_X0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => X_rotator_Y(9),
      Q => \y_rotator_X0_reg_n_0_[9]\,
      R => '0'
    );
z_rotator: entity work.design_1_top_level_0_0_cordic_8
     port map (
      CO(0) => z_rotator_n_47,
      D(7 downto 0) => Z_rotator_Y(7 downto 0),
      DI(0) => p_0_out0_5,
      O(0) => B_4(4),
      Q(9) => \Z_angle_reg_n_0_[9]\,
      Q(8) => \Z_angle_reg_n_0_[8]\,
      Q(7) => \Z_angle_reg_n_0_[7]\,
      Q(6) => \Z_angle_reg_n_0_[6]\,
      Q(5) => \Z_angle_reg_n_0_[5]\,
      Q(4) => \Z_angle_reg_n_0_[4]\,
      Q(3) => \Z_angle_reg_n_0_[3]\,
      Q(2) => \Z_angle_reg_n_0_[2]\,
      Q(1) => \Z_angle_reg_n_0_[1]\,
      Q(0) => \Z_angle_reg_n_0_[0]\,
      S(3) => z_rotator_n_26,
      S(2) => z_rotator_n_27,
      S(1) => z_rotator_n_28,
      S(0) => z_rotator_n_29,
      \SHIFT_RIGHT0_carry__0__1\(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      \SHIFT_RIGHT0_carry__0__1\(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      \SHIFT_RIGHT0_carry__0__1\(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      \SHIFT_RIGHT0_carry__0__1\(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      \SHIFT_RIGHT0_carry__0__1_i_4__5_0\(3) => z_rotator_n_4,
      \SHIFT_RIGHT0_carry__0__1_i_4__5_0\(2) => z_rotator_n_5,
      \SHIFT_RIGHT0_carry__0__1_i_4__5_0\(1) => z_rotator_n_6,
      \SHIFT_RIGHT0_carry__0__1_i_4__5_0\(0) => z_rotator_n_7,
      \SHIFT_RIGHT0_carry__1__1_i_4__5_0\(3) => z_rotator_n_8,
      \SHIFT_RIGHT0_carry__1__1_i_4__5_0\(2) => z_rotator_n_9,
      \SHIFT_RIGHT0_carry__1__1_i_4__5_0\(1) => z_rotator_n_10,
      \SHIFT_RIGHT0_carry__1__1_i_4__5_0\(0) => z_rotator_n_11,
      \SHIFT_RIGHT0_carry__3\(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      \SHIFT_RIGHT0_carry__3\(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      \SHIFT_RIGHT0_carry__3\(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      \SHIFT_RIGHT0_carry__3\(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      \Y_reg[0]\ => \Y[7]_i_2_n_0\,
      \Z_angle_reg[5]\ => z_rotator_n_13,
      \Z_angle_reg[6]\ => z_rotator_n_12,
      \Z_angle_reg[9]\ => z_rotator_n_1,
      \Z_rotator_X0_reg[3]\(3) => z_rotator_n_48,
      \Z_rotator_X0_reg[3]\(2) => z_rotator_n_49,
      \Z_rotator_X0_reg[3]\(1) => z_rotator_n_50,
      \Z_rotator_X0_reg[3]\(0) => z_rotator_n_51,
      \Z_rotator_X0_reg[7]\(3) => z_rotator_n_52,
      \Z_rotator_X0_reg[7]\(2) => z_rotator_n_53,
      \Z_rotator_X0_reg[7]\(1) => z_rotator_n_54,
      \Z_rotator_X0_reg[7]\(0) => z_rotator_n_55,
      sX_multiplication_buffer_0(7 downto 0) => sX_multiplication_buffer00_in_2(11 downto 4),
      \sY_multiplication_buffer1_carry__0_i_4__1_0\(0) => z_rotator_n_3,
      \sY_multiplication_buffer1_carry__1_0\(0) => z_rotator_n_46,
      \sY_multiplication_buffer1_carry__1_1\(3) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\,
      \sY_multiplication_buffer1_carry__1_1\(2) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      \sY_multiplication_buffer1_carry__1_1\(1) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      \sY_multiplication_buffer1_carry__1_1\(0) => \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      sY_multiplication_buffer2_carry_0(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      sY_multiplication_buffer2_carry_0(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      sY_multiplication_buffer2_carry_0(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      sY_multiplication_buffer2_carry_0(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      \sY_multiplication_buffer2_carry__1_0\(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\,
      \sY_multiplication_buffer2_carry__1_0\(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      \sY_multiplication_buffer2_carry__1_0\(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      \sY_multiplication_buffer2_carry__1_0\(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      sY_multiplication_buffer3_carry_0(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      sY_multiplication_buffer3_carry_0(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      sY_multiplication_buffer3_carry_0(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      sY_multiplication_buffer3_carry_0(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      \sY_multiplication_buffer3_carry__1_0\(3) => z_rotator_n_42,
      \sY_multiplication_buffer3_carry__1_0\(2) => z_rotator_n_43,
      \sY_multiplication_buffer3_carry__1_0\(1) => z_rotator_n_44,
      \sY_multiplication_buffer3_carry__1_0\(0) => z_rotator_n_45,
      \sY_multiplication_buffer3_carry__1_1\(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\,
      \sY_multiplication_buffer3_carry__1_1\(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      \sY_multiplication_buffer3_carry__1_1\(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      \sY_multiplication_buffer3_carry__1_1\(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      sY_multiplication_buffer4_carry_0(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      sY_multiplication_buffer4_carry_0(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      sY_multiplication_buffer4_carry_0(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      sY_multiplication_buffer4_carry_0(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      \sY_multiplication_buffer4_carry__0_0\(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      \sY_multiplication_buffer4_carry__0_0\(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      \sY_multiplication_buffer4_carry__0_0\(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      \sY_multiplication_buffer4_carry__0_0\(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      \sY_multiplication_buffer4_carry__1_0\(3) => z_rotator_n_38,
      \sY_multiplication_buffer4_carry__1_0\(2) => z_rotator_n_39,
      \sY_multiplication_buffer4_carry__1_0\(1) => z_rotator_n_40,
      \sY_multiplication_buffer4_carry__1_0\(0) => z_rotator_n_41,
      \sY_multiplication_buffer4_carry__1_1\(3) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\,
      \sY_multiplication_buffer4_carry__1_1\(2) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      \sY_multiplication_buffer4_carry__1_1\(1) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      \sY_multiplication_buffer4_carry__1_1\(0) => \stages_instantiation[3].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      sY_multiplication_buffer5_carry_0(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      sY_multiplication_buffer5_carry_0(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      sY_multiplication_buffer5_carry_0(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      sY_multiplication_buffer5_carry_0(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      \sY_multiplication_buffer5_carry__0_0\(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      \sY_multiplication_buffer5_carry__0_0\(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      \sY_multiplication_buffer5_carry__0_0\(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      \sY_multiplication_buffer5_carry__0_0\(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      \sY_multiplication_buffer5_carry__1_0\(3) => z_rotator_n_34,
      \sY_multiplication_buffer5_carry__1_0\(2) => z_rotator_n_35,
      \sY_multiplication_buffer5_carry__1_0\(1) => z_rotator_n_36,
      \sY_multiplication_buffer5_carry__1_0\(0) => z_rotator_n_37,
      \sY_multiplication_buffer5_carry__1_1\(3) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\,
      \sY_multiplication_buffer5_carry__1_1\(2) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      \sY_multiplication_buffer5_carry__1_1\(1) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      \sY_multiplication_buffer5_carry__1_1\(0) => \stages_instantiation[2].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      sY_multiplication_buffer6_carry_0(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      sY_multiplication_buffer6_carry_0(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      sY_multiplication_buffer6_carry_0(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      sY_multiplication_buffer6_carry_0(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      \sY_multiplication_buffer6_carry__0_0\(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_4\,
      \sY_multiplication_buffer6_carry__0_0\(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_5\,
      \sY_multiplication_buffer6_carry__0_0\(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_6\,
      \sY_multiplication_buffer6_carry__0_0\(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__0__1_n_7\,
      \sY_multiplication_buffer6_carry__1_0\(3) => z_rotator_n_30,
      \sY_multiplication_buffer6_carry__1_0\(2) => z_rotator_n_31,
      \sY_multiplication_buffer6_carry__1_0\(1) => z_rotator_n_32,
      \sY_multiplication_buffer6_carry__1_0\(0) => z_rotator_n_33,
      \sY_multiplication_buffer6_carry__1_1\(3) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_4\,
      \sY_multiplication_buffer6_carry__1_1\(2) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_5\,
      \sY_multiplication_buffer6_carry__1_1\(1) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_6\,
      \sY_multiplication_buffer6_carry__1_1\(0) => \stages_instantiation[1].current_cordic_stage/SHIFT_RIGHT0_carry__1__1_n_7\,
      \sY_multiplication_buffer7_carry__1_0\(11) => \Z_rotator_Y0_reg_n_0_[11]\,
      \sY_multiplication_buffer7_carry__1_0\(10) => \Z_rotator_Y0_reg_n_0_[10]\,
      \sY_multiplication_buffer7_carry__1_0\(9) => \Z_rotator_Y0_reg_n_0_[9]\,
      \sY_multiplication_buffer7_carry__1_0\(8) => \Z_rotator_Y0_reg_n_0_[8]\,
      \sY_multiplication_buffer7_carry__1_0\(7) => \Z_rotator_Y0_reg_n_0_[7]\,
      \sY_multiplication_buffer7_carry__1_0\(6) => \Z_rotator_Y0_reg_n_0_[6]\,
      \sY_multiplication_buffer7_carry__1_0\(5) => \Z_rotator_Y0_reg_n_0_[5]\,
      \sY_multiplication_buffer7_carry__1_0\(4) => \Z_rotator_Y0_reg_n_0_[4]\,
      \sY_multiplication_buffer7_carry__1_0\(3) => \Z_rotator_Y0_reg_n_0_[3]\,
      \sY_multiplication_buffer7_carry__1_0\(2) => \Z_rotator_Y0_reg_n_0_[2]\,
      \sY_multiplication_buffer7_carry__1_0\(1) => \Z_rotator_Y0_reg_n_0_[1]\,
      \sY_multiplication_buffer7_carry__1_0\(0) => \Z_rotator_Y0_reg_n_0_[0]\,
      \sY_multiplication_buffer7_carry__1_1\(11) => \Z_rotator_X0_reg_n_0_[11]\,
      \sY_multiplication_buffer7_carry__1_1\(10) => \Z_rotator_X0_reg_n_0_[10]\,
      \sY_multiplication_buffer7_carry__1_1\(9) => \Z_rotator_X0_reg_n_0_[9]\,
      \sY_multiplication_buffer7_carry__1_1\(8) => \Z_rotator_X0_reg_n_0_[8]\,
      \sY_multiplication_buffer7_carry__1_1\(7) => \Z_rotator_X0_reg_n_0_[7]\,
      \sY_multiplication_buffer7_carry__1_1\(6) => \Z_rotator_X0_reg_n_0_[6]\,
      \sY_multiplication_buffer7_carry__1_1\(5) => \Z_rotator_X0_reg_n_0_[5]\,
      \sY_multiplication_buffer7_carry__1_1\(4) => \Z_rotator_X0_reg_n_0_[4]\,
      \sY_multiplication_buffer7_carry__1_1\(3) => \Z_rotator_X0_reg_n_0_[3]\,
      \sY_multiplication_buffer7_carry__1_1\(2) => \Z_rotator_X0_reg_n_0_[2]\,
      \sY_multiplication_buffer7_carry__1_1\(1) => \Z_rotator_X0_reg_n_0_[1]\,
      \sY_multiplication_buffer7_carry__1_1\(0) => \Z_rotator_X0_reg_n_0_[0]\,
      sY_multiplication_buffer_0(0) => sY_multiplication_buffer01_1(4),
      sY_multiplication_buffer_1(0) => \sY_multiplication_buffer_i_35__1_n_0\,
      \sigma0_inferred__0/i__carry__1_0\ => z_rotator_n_22,
      \sigma0_inferred__0/i__carry__1_1\(3) => z_rotator_n_56,
      \sigma0_inferred__0/i__carry__1_1\(2) => z_rotator_n_57,
      \sigma0_inferred__0/i__carry__1_1\(1) => z_rotator_n_58,
      \sigma0_inferred__0/i__carry__1_1\(0) => z_rotator_n_59,
      \sigma0_inferred__0/i__carry__1_2\(3) => z_rotator_n_60,
      \sigma0_inferred__0/i__carry__1_2\(2) => z_rotator_n_61,
      \sigma0_inferred__0/i__carry__1_2\(1) => z_rotator_n_62,
      \sigma0_inferred__0/i__carry__1_2\(0) => z_rotator_n_63,
      \sigma0_inferred__1/i___14_carry__1_0\ => z_rotator_n_23,
      \sigma0_inferred__1/i___14_carry__1_1\(3) => z_rotator_n_64,
      \sigma0_inferred__1/i___14_carry__1_1\(2) => z_rotator_n_65,
      \sigma0_inferred__1/i___14_carry__1_1\(1) => z_rotator_n_66,
      \sigma0_inferred__1/i___14_carry__1_1\(0) => z_rotator_n_67,
      \sigma0_inferred__1/i___14_carry__1_2\(3) => z_rotator_n_68,
      \sigma0_inferred__1/i___14_carry__1_2\(2) => z_rotator_n_69,
      \sigma0_inferred__1/i___14_carry__1_2\(1) => z_rotator_n_70,
      \sigma0_inferred__1/i___14_carry__1_2\(0) => z_rotator_n_71,
      \sigma0_inferred__2/i___37_carry__1_0\ => z_rotator_n_24,
      \sigma0_inferred__2/i___37_carry__1_1\(3) => z_rotator_n_72,
      \sigma0_inferred__2/i___37_carry__1_1\(2) => z_rotator_n_73,
      \sigma0_inferred__2/i___37_carry__1_1\(1) => z_rotator_n_74,
      \sigma0_inferred__2/i___37_carry__1_1\(0) => z_rotator_n_75,
      \sigma0_inferred__2/i___37_carry__1_2\(3) => z_rotator_n_76,
      \sigma0_inferred__2/i___37_carry__1_2\(2) => z_rotator_n_77,
      \sigma0_inferred__2/i___37_carry__1_2\(1) => z_rotator_n_78,
      \sigma0_inferred__2/i___37_carry__1_2\(0) => z_rotator_n_79,
      \sigma0_inferred__3/i__carry__5_0\ => z_rotator_n_25,
      \sigma0_inferred__3/i__carry__5_1\(3) => z_rotator_n_80,
      \sigma0_inferred__3/i__carry__5_1\(2) => z_rotator_n_81,
      \sigma0_inferred__3/i__carry__5_1\(1) => z_rotator_n_82,
      \sigma0_inferred__3/i__carry__5_1\(0) => z_rotator_n_83,
      \sigma0_inferred__3/i__carry__5_2\(3) => z_rotator_n_84,
      \sigma0_inferred__3/i__carry__5_2\(2) => z_rotator_n_85,
      \sigma0_inferred__3/i__carry__5_2\(1) => z_rotator_n_86,
      \sigma0_inferred__3/i__carry__5_2\(0) => z_rotator_n_87,
      \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3\(3) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3\(2) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3\(1) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3\(0) => \stages_instantiation[4].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\(3) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_4\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\(2) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_5\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\(1) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_6\,
      \stages_instantiation[6].current_cordic_stage/SHIFT_RIGHT0_carry__3\(0) => \stages_instantiation[5].current_cordic_stage/SHIFT_RIGHT0_carry__3_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end design_1_top_level_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_generic_cstr is
  signal douta_array : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.design_1_top_level_0_0_bindec
     port map (
      addra(3 downto 0) => addra(15 downto 12),
      ena_array(8 downto 0) => ena_array(8 downto 0)
    );
\has_mux_a.A\: entity work.design_1_top_level_0_0_blk_mem_gen_mux
     port map (
      addra(3 downto 0) => addra(15 downto 12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(71 downto 0) => douta_array(71 downto 0)
    );
\ramloop[0].ram.r\: entity work.design_1_top_level_0_0_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(15 downto 8),
      ena_array(0) => ena_array(1),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(23 downto 16),
      ena_array(0) => ena_array(2),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(31 downto 24),
      ena_array(0) => ena_array(3),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(39 downto 32),
      ena_array(0) => ena_array(4),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(47 downto 40),
      ena_array(0) => ena_array(5),
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(55 downto 48),
      ena_array(0) => ena_array(6),
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(63 downto 56),
      ena_array(0) => ena_array(7),
      wea(0) => wea(0)
    );
\ramloop[8].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(71 downto 64),
      ena_array(0) => ena_array(8),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end design_1_top_level_0_0_blk_mem_gen_top;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.design_1_top_level_0_0_blk_mem_gen_generic_cstr
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end design_1_top_level_0_0_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.design_1_top_level_0_0_blk_mem_gen_top
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "9";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     2.5357 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "sram_internal.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "sram_internal.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 35838;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 35838;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 35838;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 35838;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "yes";
end design_1_top_level_0_0_blk_mem_gen_v8_4_2;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.design_1_top_level_0_0_blk_mem_gen_v8_4_2_synth
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_sram_internal is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_top_level_0_0_sram_internal : entity is "sram_internal,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_sram_internal : entity is "sram_internal";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_top_level_0_0_sram_internal : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_top_level_0_0_sram_internal : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end design_1_top_level_0_0_sram_internal;

architecture STRUCTURE of design_1_top_level_0_0_sram_internal is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 16;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 16;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "9";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.5357 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "sram_internal.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "sram_internal.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 35838;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 35838;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 35838;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 35838;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.design_1_top_level_0_0_blk_mem_gen_v8_4_2
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => B"0000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(15 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(15 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(15 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(15 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_top_level is
  port (
    clk : in STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    rst : in STD_LOGIC;
    JA4 : out STD_LOGIC;
    JA1 : out STD_LOGIC;
    wiz_rst : out STD_LOGIC;
    hs_tl : out STD_LOGIC;
    vs_tl : out STD_LOGIC;
    red_out_tl : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grn_out_tl : out STD_LOGIC_VECTOR ( 2 downto 0 );
    blu_out_tl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx : in STD_LOGIC;
    tx : out STD_LOGIC;
    matrix_btn_col_tl : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ANGLE_STEP_INITIAL : integer;
  attribute ANGLE_STEP_INITIAL of design_1_top_level_0_0_top_level : entity is 1;
  attribute ANGLE_WIDTH : integer;
  attribute ANGLE_WIDTH of design_1_top_level_0_0_top_level : entity is 10;
  attribute COORDS_WIDTH : integer;
  attribute COORDS_WIDTH of design_1_top_level_0_0_top_level : entity is 8;
  attribute CORDIC_OFFSET : integer;
  attribute CORDIC_OFFSET of design_1_top_level_0_0_top_level : entity is 4;
  attribute CORDIC_STAGES : integer;
  attribute CORDIC_STAGES of design_1_top_level_0_0_top_level : entity is 8;
  attribute CORDIC_WIDTH : integer;
  attribute CORDIC_WIDTH of design_1_top_level_0_0_top_level : entity is 12;
  attribute CYCLES_TO_WAIT : integer;
  attribute CYCLES_TO_WAIT of design_1_top_level_0_0_top_level : entity is 4000;
  attribute CYCLES_TO_WAIT_TO_CORDIC_TO_FINISH : integer;
  attribute CYCLES_TO_WAIT_TO_CORDIC_TO_FINISH of design_1_top_level_0_0_top_level : entity is 10;
  attribute DPRAM_ADDR_BITS : integer;
  attribute DPRAM_ADDR_BITS of design_1_top_level_0_0_top_level : entity is 16;
  attribute DPRAM_DATA_BITS_WIDTH : integer;
  attribute DPRAM_DATA_BITS_WIDTH of design_1_top_level_0_0_top_level : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_top_level : entity is "top_level";
  attribute RAM_ADDRESS_WIDTH : integer;
  attribute RAM_ADDRESS_WIDTH of design_1_top_level_0_0_top_level : entity is 16;
  attribute RAM_DATA_WIDTH : integer;
  attribute RAM_DATA_WIDTH of design_1_top_level_0_0_top_level : entity is 8;
  attribute UART_BYTES_TO_RECEIVE : integer;
  attribute UART_BYTES_TO_RECEIVE of design_1_top_level_0_0_top_level : entity is 32768;
  attribute UART_COORDS_WIDTH : integer;
  attribute UART_COORDS_WIDTH of design_1_top_level_0_0_top_level : entity is 8;
end design_1_top_level_0_0_top_level;

architecture STRUCTURE of design_1_top_level_0_0_top_level is
  signal \<const1>\ : STD_LOGIC;
  signal Dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FSM_sequential_state_current[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_5_n_0\ : STD_LOGIC;
  signal \^ja1\ : STD_LOGIC;
  signal \^ja4\ : STD_LOGIC;
  signal addr_wr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr_wr0 : STD_LOGIC;
  signal angle_x : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal angle_y : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal angle_z : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^blu_out_tl\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal cycles_current : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal cycles_current0 : STD_LOGIC;
  signal \cycles_current[11]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[11]_i_3_n_0\ : STD_LOGIC;
  signal \cycles_current[11]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[11]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[15]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[15]_i_3_n_0\ : STD_LOGIC;
  signal \cycles_current[15]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[15]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[19]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[19]_i_3_n_0\ : STD_LOGIC;
  signal \cycles_current[19]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[19]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[23]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[23]_i_3_n_0\ : STD_LOGIC;
  signal \cycles_current[23]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[23]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[27]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[27]_i_3_n_0\ : STD_LOGIC;
  signal \cycles_current[27]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[27]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_10_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_11_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_12_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_13_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_14_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_15_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_16_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_17_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_6_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_7_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_8_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_9_n_0\ : STD_LOGIC;
  signal \cycles_current[3]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[3]_i_3_n_0\ : STD_LOGIC;
  signal \cycles_current[3]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[3]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[3]_i_6_n_0\ : STD_LOGIC;
  signal \cycles_current[7]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[7]_i_3_n_0\ : STD_LOGIC;
  signal \cycles_current[7]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[7]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal data_wr : STD_LOGIC;
  signal ena_wr : STD_LOGIC;
  signal in19 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal in21 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in23 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal pixel_col : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal pixel_row : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal red_en_o : STD_LOGIC;
  signal sig_pixel_next : STD_LOGIC;
  signal sig_sram_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_sram_address_current[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[16]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[17]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[18]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[19]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[20]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[21]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[22]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[23]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[24]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[25]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[26]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[27]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[28]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[29]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_10_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_11_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_3_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_4_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_5_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_6_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_8_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_9_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[30]_i_7_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[26]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[27]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[28]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[29]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[30]\ : STD_LOGIC;
  signal sig_sram_data_in_current : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_sram_data_in_current[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_data_in_current[7]_i_2_n_0\ : STD_LOGIC;
  signal sig_sram_data_out : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal sig_uart_bytes_received_current : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal sig_uart_bytes_received_current0 : STD_LOGIC;
  signal \sig_uart_bytes_received_current[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current[30]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sig_vram_addr_rd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_vram_addr_rd_next : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sig_vram_addr_wr_next : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_vram_addr_wr_pointer_current : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_vram_addr_wr_pointer_current0 : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal sig_vram_data_wr_next : STD_LOGIC;
  signal sig_vram_ena_wr_current_i_1_n_0 : STD_LOGIC;
  signal sig_vram_ena_wr_current_i_2_n_0 : STD_LOGIC;
  signal sig_vram_ena_wr_current_i_3_n_0 : STD_LOGIC;
  signal sig_vram_ena_wr_current_i_4_n_0 : STD_LOGIC;
  signal sig_vram_ena_wr_current_i_5_n_0 : STD_LOGIC;
  signal state_current : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal state_next : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal uart_load_data_n_2 : STD_LOGIC;
  signal vga_control_n_12 : STD_LOGIC;
  signal video_driver_1_n_1 : STD_LOGIC;
  signal video_driver_1_n_2 : STD_LOGIC;
  signal video_driver_1_n_3 : STD_LOGIC;
  signal x_coord_current : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \x_coord_current[7]_i_1_n_0\ : STD_LOGIC;
  signal \x_coord_current[7]_i_2_n_0\ : STD_LOGIC;
  signal xyz_selector_current : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal xyz_selector_current0 : STD_LOGIC;
  signal \xyz_selector_current[0]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_10_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_11_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_12_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_13_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_14_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_15_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_16_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_17_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_18_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_19_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_20_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_4_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_5_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_6_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_7_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_8_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[30]_i_9_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal xyz_selector_next0 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal y_coord_current : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_coord_current0 : STD_LOGIC;
  signal z_coord_current : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_coord_current0 : STD_LOGIC;
  signal \NLW_cycles_current_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_current_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_sram_address_current_reg[30]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_sram_address_current_reg[30]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_uart_bytes_received_current_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_uart_bytes_received_current_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_vram_addr_wr_pointer_current_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_vram_addr_wr_pointer_current_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_xyz_selector_current_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xyz_selector_current_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[0]_i_5\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[0]_i_9\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[1]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[1]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[2]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[2]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[2]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[2]_i_5\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[3]_i_1\ : label is "soft_lutpair104";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_current_reg[0]\ : label is "state_write_sram:0110,state_uart_end_data_reception:0111,state_reading_from_uart:0101,state_read_from_sram_prev:1101,state_reset_device:0000,state_clean_vram_on_first_boot:0010,state_print_coords:1100,state_waiting_for_uart:0100,state_init:0011,state_clean_vram:1001,state_process_coords:1011,state_read_from_sram:1000,state_clean_sram:0001,state_idle:1010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_current_reg[1]\ : label is "state_write_sram:0110,state_uart_end_data_reception:0111,state_reading_from_uart:0101,state_read_from_sram_prev:1101,state_reset_device:0000,state_clean_vram_on_first_boot:0010,state_print_coords:1100,state_waiting_for_uart:0100,state_init:0011,state_clean_vram:1001,state_process_coords:1011,state_read_from_sram:1000,state_clean_sram:0001,state_idle:1010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_current_reg[2]\ : label is "state_write_sram:0110,state_uart_end_data_reception:0111,state_reading_from_uart:0101,state_read_from_sram_prev:1101,state_reset_device:0000,state_clean_vram_on_first_boot:0010,state_print_coords:1100,state_waiting_for_uart:0100,state_init:0011,state_clean_vram:1001,state_process_coords:1011,state_read_from_sram:1000,state_clean_sram:0001,state_idle:1010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_current_reg[3]\ : label is "state_write_sram:0110,state_uart_end_data_reception:0111,state_reading_from_uart:0101,state_read_from_sram_prev:1101,state_reset_device:0000,state_clean_vram_on_first_boot:0010,state_print_coords:1100,state_waiting_for_uart:0100,state_init:0011,state_clean_vram:1001,state_process_coords:1011,state_read_from_sram:1000,state_clean_sram:0001,state_idle:1010";
  attribute SOFT_HLUTNM of \cycles_current[30]_i_4\ : label is "soft_lutpair107";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \cycles_current_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cycles_current_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cycles_current_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cycles_current_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cycles_current_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cycles_current_reg[30]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cycles_current_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cycles_current_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ram_internal : label is "sram_internal,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ram_internal : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ram_internal : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
  attribute SOFT_HLUTNM of \sig_sram_address_current[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_sram_address_current[10]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_sram_address_current[11]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_sram_address_current[12]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_sram_address_current[13]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_sram_address_current[14]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_sram_address_current[15]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_sram_address_current[16]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sig_sram_address_current[17]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_sram_address_current[18]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_sram_address_current[19]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_sram_address_current[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_sram_address_current[20]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_sram_address_current[21]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_sram_address_current[22]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_sram_address_current[23]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_sram_address_current[24]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_sram_address_current[25]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sig_sram_address_current[26]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sig_sram_address_current[27]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sig_sram_address_current[28]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_sram_address_current[29]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sig_sram_address_current[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_sram_address_current[30]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sig_sram_address_current[30]_i_6\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_sram_address_current[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_sram_address_current[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_sram_address_current[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_sram_address_current[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_sram_address_current[8]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_sram_address_current[9]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_uart_bytes_received_current[0]_i_1\ : label is "soft_lutpair110";
  attribute METHODOLOGY_DRC_VIOS of \sig_uart_bytes_received_current_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sig_uart_bytes_received_current_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sig_uart_bytes_received_current_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sig_uart_bytes_received_current_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sig_uart_bytes_received_current_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sig_uart_bytes_received_current_reg[30]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sig_uart_bytes_received_current_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sig_uart_bytes_received_current_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[10]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[11]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[12]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[13]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[14]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[15]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[4]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[5]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[6]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[7]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[8]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[9]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sig_vram_data_wr_current[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of sig_vram_ena_wr_current_i_3 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of sig_vram_ena_wr_current_i_4 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sig_vram_ena_wr_current_i_5 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \x_coord_current[7]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \xyz_selector_current[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \xyz_selector_current[30]_i_6\ : label is "soft_lutpair105";
  attribute METHODOLOGY_DRC_VIOS of \xyz_selector_current_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xyz_selector_current_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xyz_selector_current_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xyz_selector_current_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xyz_selector_current_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xyz_selector_current_reg[30]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xyz_selector_current_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xyz_selector_current_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  JA1 <= \^ja1\;
  JA4 <= \^ja4\;
  blu_out_tl(1) <= \^blu_out_tl\(1);
  blu_out_tl(0) <= \^blu_out_tl\(1);
  grn_out_tl(2) <= \^blu_out_tl\(1);
  grn_out_tl(1) <= \^blu_out_tl\(1);
  grn_out_tl(0) <= \^blu_out_tl\(1);
  red_out_tl(2) <= \^blu_out_tl\(1);
  red_out_tl(1) <= \^blu_out_tl\(1);
  red_out_tl(0) <= \^blu_out_tl\(1);
  wiz_rst <= \<const1>\;
\FSM_sequential_state_current[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_uart_bytes_received_current(16),
      I1 => sig_uart_bytes_received_current(1),
      I2 => sig_uart_bytes_received_current(29),
      I3 => sig_uart_bytes_received_current(2),
      O => \FSM_sequential_state_current[0]_i_10_n_0\
    );
\FSM_sequential_state_current[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_uart_bytes_received_current(10),
      I1 => sig_uart_bytes_received_current(7),
      I2 => sig_uart_bytes_received_current(12),
      I3 => sig_uart_bytes_received_current(5),
      O => \FSM_sequential_state_current[0]_i_11_n_0\
    );
\FSM_sequential_state_current[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_uart_bytes_received_current(23),
      I1 => sig_uart_bytes_received_current(8),
      I2 => sig_uart_bytes_received_current(28),
      I3 => sig_uart_bytes_received_current(20),
      O => \FSM_sequential_state_current[0]_i_12_n_0\
    );
\FSM_sequential_state_current[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_uart_bytes_received_current(21),
      I1 => sig_uart_bytes_received_current(14),
      I2 => sig_uart_bytes_received_current(27),
      I3 => sig_uart_bytes_received_current(25),
      O => \FSM_sequential_state_current[0]_i_13_n_0\
    );
\FSM_sequential_state_current[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFFFFFCFCC"
    )
        port map (
      I0 => \cycles_current[30]_i_5_n_0\,
      I1 => \xyz_selector_current[30]_i_5_n_0\,
      I2 => \FSM_sequential_state_current[0]_i_5_n_0\,
      I3 => \xyz_selector_current[30]_i_4_n_0\,
      I4 => state_current(0),
      I5 => state_current(1),
      O => \FSM_sequential_state_current[0]_i_2_n_0\
    );
\FSM_sequential_state_current[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFBB03BB"
    )
        port map (
      I0 => \sig_sram_address_current[30]_i_4_n_0\,
      I1 => state_current(0),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => \cycles_current[30]_i_6_n_0\,
      O => \FSM_sequential_state_current[0]_i_4_n_0\
    );
\FSM_sequential_state_current[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xyz_selector_current(0),
      I1 => xyz_selector_current(1),
      O => \FSM_sequential_state_current[0]_i_5_n_0\
    );
\FSM_sequential_state_current[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sig_uart_bytes_received_current(13),
      I1 => sig_uart_bytes_received_current(15),
      I2 => sig_uart_bytes_received_current(9),
      I3 => sig_uart_bytes_received_current(22),
      I4 => \FSM_sequential_state_current[0]_i_9_n_0\,
      O => \FSM_sequential_state_current[0]_i_6_n_0\
    );
\FSM_sequential_state_current[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_uart_bytes_received_current(6),
      I1 => sig_uart_bytes_received_current(30),
      I2 => sig_uart_bytes_received_current(4),
      I3 => sig_uart_bytes_received_current(24),
      I4 => \FSM_sequential_state_current[0]_i_10_n_0\,
      O => \FSM_sequential_state_current[0]_i_7_n_0\
    );
\FSM_sequential_state_current[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \FSM_sequential_state_current[0]_i_11_n_0\,
      I1 => \FSM_sequential_state_current[0]_i_12_n_0\,
      I2 => \FSM_sequential_state_current[0]_i_13_n_0\,
      I3 => sig_uart_bytes_received_current(17),
      I4 => sig_uart_bytes_received_current(11),
      I5 => sig_uart_bytes_received_current(3),
      O => \FSM_sequential_state_current[0]_i_8_n_0\
    );
\FSM_sequential_state_current[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_uart_bytes_received_current(19),
      I1 => sig_uart_bytes_received_current(18),
      I2 => sig_uart_bytes_received_current(26),
      I3 => sig_uart_bytes_received_current(0),
      O => \FSM_sequential_state_current[0]_i_9_n_0\
    );
\FSM_sequential_state_current[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \cycles_current[30]_i_5_n_0\,
      I1 => state_current(0),
      I2 => state_current(1),
      O => \FSM_sequential_state_current[1]_i_2_n_0\
    );
\FSM_sequential_state_current[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_current(3),
      I1 => state_current(2),
      O => \FSM_sequential_state_current[1]_i_3_n_0\
    );
\FSM_sequential_state_current[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020303000300"
    )
        port map (
      I0 => \cycles_current[30]_i_6_n_0\,
      I1 => state_current(3),
      I2 => state_current(2),
      I3 => state_current(1),
      I4 => \sig_sram_address_current[30]_i_4_n_0\,
      I5 => state_current(0),
      O => \FSM_sequential_state_current[1]_i_5_n_0\
    );
\FSM_sequential_state_current[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_sequential_state_current[0]_i_8_n_0\,
      I1 => \FSM_sequential_state_current[0]_i_7_n_0\,
      I2 => \FSM_sequential_state_current[0]_i_6_n_0\,
      O => \FSM_sequential_state_current[1]_i_6_n_0\
    );
\FSM_sequential_state_current[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F800"
    )
        port map (
      I0 => \FSM_sequential_state_current[2]_i_2_n_0\,
      I1 => \FSM_sequential_state_current[2]_i_3_n_0\,
      I2 => \FSM_sequential_state_current[2]_i_4_n_0\,
      I3 => state_current(3),
      I4 => state_current(2),
      I5 => \FSM_sequential_state_current[2]_i_5_n_0\,
      O => state_next(2)
    );
\FSM_sequential_state_current[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_4_n_0\,
      I1 => xyz_selector_current(1),
      O => \FSM_sequential_state_current[2]_i_2_n_0\
    );
\FSM_sequential_state_current[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state_current(1),
      I1 => state_current(0),
      I2 => \xyz_selector_current[30]_i_5_n_0\,
      O => \FSM_sequential_state_current[2]_i_3_n_0\
    );
\FSM_sequential_state_current[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => \cycles_current[30]_i_5_n_0\,
      O => \FSM_sequential_state_current[2]_i_4_n_0\
    );
\FSM_sequential_state_current[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0034F0F0"
    )
        port map (
      I0 => \cycles_current[30]_i_6_n_0\,
      I1 => state_current(1),
      I2 => state_current(2),
      I3 => state_current(3),
      I4 => state_current(0),
      O => \FSM_sequential_state_current[2]_i_5_n_0\
    );
\FSM_sequential_state_current[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => state_current(3),
      I1 => state_current(2),
      I2 => state_current(0),
      I3 => state_current(1),
      O => state_next(3)
    );
\FSM_sequential_state_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_wiz,
      CE => '1',
      D => state_next(0),
      Q => state_current(0),
      R => '0'
    );
\FSM_sequential_state_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_wiz,
      CE => '1',
      D => state_next(1),
      Q => state_current(1),
      R => '0'
    );
\FSM_sequential_state_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => '1',
      D => state_next(2),
      Q => state_current(2),
      R => '0'
    );
\FSM_sequential_state_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => '1',
      D => state_next(3),
      Q => state_current(3),
      R => '0'
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
cordic_rotator: entity work.design_1_top_level_0_0_rotator
     port map (
      D(15 downto 0) => sig_vram_addr_wr_next(15 downto 0),
      Q(7 downto 0) => x_coord_current(7 downto 0),
      \X_rotator_X0_reg[11]_0\(7 downto 0) => y_coord_current(7 downto 0),
      \X_rotator_Y0_reg[11]_0\(7 downto 0) => z_coord_current(7 downto 0),
      angle_x(9 downto 0) => angle_x(9 downto 0),
      angle_y(9 downto 0) => angle_y(9 downto 0),
      angle_z(9 downto 0) => angle_z(9 downto 0),
      clk_wiz => clk_wiz,
      sig_vram_addr_wr_pointer_current(15 downto 0) => sig_vram_addr_wr_pointer_current(15 downto 0),
      state_current(1 downto 0) => state_current(2 downto 1)
    );
\cycles_current[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(10),
      I1 => cycles_current(11),
      O => \cycles_current[11]_i_2_n_0\
    );
\cycles_current[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(9),
      I1 => cycles_current(10),
      O => \cycles_current[11]_i_3_n_0\
    );
\cycles_current[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(8),
      I1 => cycles_current(9),
      O => \cycles_current[11]_i_4_n_0\
    );
\cycles_current[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(7),
      I1 => cycles_current(8),
      O => \cycles_current[11]_i_5_n_0\
    );
\cycles_current[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(14),
      I1 => cycles_current(15),
      O => \cycles_current[15]_i_2_n_0\
    );
\cycles_current[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(13),
      I1 => cycles_current(14),
      O => \cycles_current[15]_i_3_n_0\
    );
\cycles_current[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(12),
      I1 => cycles_current(13),
      O => \cycles_current[15]_i_4_n_0\
    );
\cycles_current[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(11),
      I1 => cycles_current(12),
      O => \cycles_current[15]_i_5_n_0\
    );
\cycles_current[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(18),
      I1 => cycles_current(19),
      O => \cycles_current[19]_i_2_n_0\
    );
\cycles_current[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(17),
      I1 => cycles_current(18),
      O => \cycles_current[19]_i_3_n_0\
    );
\cycles_current[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(16),
      I1 => cycles_current(17),
      O => \cycles_current[19]_i_4_n_0\
    );
\cycles_current[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(15),
      I1 => cycles_current(16),
      O => \cycles_current[19]_i_5_n_0\
    );
\cycles_current[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(22),
      I1 => cycles_current(23),
      O => \cycles_current[23]_i_2_n_0\
    );
\cycles_current[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(21),
      I1 => cycles_current(22),
      O => \cycles_current[23]_i_3_n_0\
    );
\cycles_current[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(20),
      I1 => cycles_current(21),
      O => \cycles_current[23]_i_4_n_0\
    );
\cycles_current[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(19),
      I1 => cycles_current(20),
      O => \cycles_current[23]_i_5_n_0\
    );
\cycles_current[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(26),
      I1 => cycles_current(27),
      O => \cycles_current[27]_i_2_n_0\
    );
\cycles_current[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(25),
      I1 => cycles_current(26),
      O => \cycles_current[27]_i_3_n_0\
    );
\cycles_current[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(24),
      I1 => cycles_current(25),
      O => \cycles_current[27]_i_4_n_0\
    );
\cycles_current[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(23),
      I1 => cycles_current(24),
      O => \cycles_current[27]_i_5_n_0\
    );
\cycles_current[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => z_coord_current0,
      I1 => state_current(2),
      I2 => state_current(1),
      O => \cycles_current[30]_i_1_n_0\
    );
\cycles_current[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cycles_current(26),
      I1 => cycles_current(24),
      I2 => cycles_current(25),
      I3 => cycles_current(27),
      O => \cycles_current[30]_i_10_n_0\
    );
\cycles_current[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cycles_current[30]_i_12_n_0\,
      I1 => \cycles_current[30]_i_13_n_0\,
      I2 => \cycles_current[30]_i_14_n_0\,
      I3 => \cycles_current[30]_i_15_n_0\,
      I4 => \cycles_current[30]_i_16_n_0\,
      I5 => \cycles_current[30]_i_17_n_0\,
      O => \cycles_current[30]_i_11_n_0\
    );
\cycles_current[30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cycles_current(17),
      I1 => cycles_current(15),
      I2 => cycles_current(30),
      I3 => cycles_current(29),
      O => \cycles_current[30]_i_12_n_0\
    );
\cycles_current[30]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cycles_current(11),
      I1 => cycles_current(9),
      I2 => cycles_current(10),
      I3 => cycles_current(18),
      O => \cycles_current[30]_i_13_n_0\
    );
\cycles_current[30]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cycles_current(8),
      I1 => cycles_current(7),
      I2 => cycles_current(20),
      O => \cycles_current[30]_i_14_n_0\
    );
\cycles_current[30]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cycles_current(28),
      I1 => cycles_current(5),
      I2 => cycles_current(19),
      I3 => cycles_current(13),
      O => \cycles_current[30]_i_15_n_0\
    );
\cycles_current[30]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cycles_current(22),
      I1 => cycles_current(14),
      I2 => cycles_current(23),
      I3 => cycles_current(6),
      O => \cycles_current[30]_i_16_n_0\
    );
\cycles_current[30]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cycles_current(16),
      I1 => cycles_current(21),
      I2 => cycles_current(4),
      I3 => cycles_current(12),
      O => \cycles_current[30]_i_17_n_0\
    );
\cycles_current[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \cycles_current[30]_i_4_n_0\,
      I1 => \cycles_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \cycles_current[30]_i_6_n_0\,
      I4 => z_coord_current0,
      O => cycles_current0
    );
\cycles_current[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => state_current(0),
      I1 => state_current(2),
      I2 => state_current(1),
      O => \cycles_current[30]_i_4_n_0\
    );
\cycles_current[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005700"
    )
        port map (
      I0 => cycles_current(3),
      I1 => cycles_current(1),
      I2 => cycles_current(2),
      I3 => \cycles_current[30]_i_10_n_0\,
      I4 => \cycles_current[30]_i_11_n_0\,
      O => \cycles_current[30]_i_5_n_0\
    );
\cycles_current[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \cycles_current[30]_i_11_n_0\,
      I1 => cycles_current(3),
      I2 => cycles_current(0),
      I3 => \cycles_current[30]_i_10_n_0\,
      I4 => cycles_current(1),
      I5 => cycles_current(2),
      O => \cycles_current[30]_i_6_n_0\
    );
\cycles_current[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(29),
      I1 => cycles_current(30),
      O => \cycles_current[30]_i_7_n_0\
    );
\cycles_current[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(28),
      I1 => cycles_current(29),
      O => \cycles_current[30]_i_8_n_0\
    );
\cycles_current[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(27),
      I1 => cycles_current(28),
      O => \cycles_current[30]_i_9_n_0\
    );
\cycles_current[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_current(2),
      O => \cycles_current[3]_i_2_n_0\
    );
\cycles_current[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(2),
      I1 => cycles_current(3),
      O => \cycles_current[3]_i_3_n_0\
    );
\cycles_current[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(1),
      I1 => cycles_current(2),
      O => \cycles_current[3]_i_4_n_0\
    );
\cycles_current[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(1),
      I1 => state_current(3),
      O => \cycles_current[3]_i_5_n_0\
    );
\cycles_current[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_current(2),
      I1 => cycles_current(0),
      O => \cycles_current[3]_i_6_n_0\
    );
\cycles_current[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(6),
      I1 => cycles_current(7),
      O => \cycles_current[7]_i_2_n_0\
    );
\cycles_current[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(5),
      I1 => cycles_current(6),
      O => \cycles_current[7]_i_3_n_0\
    );
\cycles_current[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(4),
      I1 => cycles_current(5),
      O => \cycles_current[7]_i_4_n_0\
    );
\cycles_current[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_current(3),
      I1 => cycles_current(4),
      O => \cycles_current[7]_i_5_n_0\
    );
\cycles_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(0),
      Q => cycles_current(0),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(10),
      Q => cycles_current(10),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(11),
      Q => cycles_current(11),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[7]_i_1_n_0\,
      CO(3) => \cycles_current_reg[11]_i_1_n_0\,
      CO(2) => \cycles_current_reg[11]_i_1_n_1\,
      CO(1) => \cycles_current_reg[11]_i_1_n_2\,
      CO(0) => \cycles_current_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_current(10 downto 7),
      O(3 downto 0) => in21(11 downto 8),
      S(3) => \cycles_current[11]_i_2_n_0\,
      S(2) => \cycles_current[11]_i_3_n_0\,
      S(1) => \cycles_current[11]_i_4_n_0\,
      S(0) => \cycles_current[11]_i_5_n_0\
    );
\cycles_current_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(12),
      Q => cycles_current(12),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(13),
      Q => cycles_current(13),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(14),
      Q => cycles_current(14),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(15),
      Q => cycles_current(15),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[11]_i_1_n_0\,
      CO(3) => \cycles_current_reg[15]_i_1_n_0\,
      CO(2) => \cycles_current_reg[15]_i_1_n_1\,
      CO(1) => \cycles_current_reg[15]_i_1_n_2\,
      CO(0) => \cycles_current_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_current(14 downto 11),
      O(3 downto 0) => in21(15 downto 12),
      S(3) => \cycles_current[15]_i_2_n_0\,
      S(2) => \cycles_current[15]_i_3_n_0\,
      S(1) => \cycles_current[15]_i_4_n_0\,
      S(0) => \cycles_current[15]_i_5_n_0\
    );
\cycles_current_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(16),
      Q => cycles_current(16),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(17),
      Q => cycles_current(17),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(18),
      Q => cycles_current(18),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(19),
      Q => cycles_current(19),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[15]_i_1_n_0\,
      CO(3) => \cycles_current_reg[19]_i_1_n_0\,
      CO(2) => \cycles_current_reg[19]_i_1_n_1\,
      CO(1) => \cycles_current_reg[19]_i_1_n_2\,
      CO(0) => \cycles_current_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_current(18 downto 15),
      O(3 downto 0) => in21(19 downto 16),
      S(3) => \cycles_current[19]_i_2_n_0\,
      S(2) => \cycles_current[19]_i_3_n_0\,
      S(1) => \cycles_current[19]_i_4_n_0\,
      S(0) => \cycles_current[19]_i_5_n_0\
    );
\cycles_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(1),
      Q => cycles_current(1),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(20),
      Q => cycles_current(20),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(21),
      Q => cycles_current(21),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(22),
      Q => cycles_current(22),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(23),
      Q => cycles_current(23),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[19]_i_1_n_0\,
      CO(3) => \cycles_current_reg[23]_i_1_n_0\,
      CO(2) => \cycles_current_reg[23]_i_1_n_1\,
      CO(1) => \cycles_current_reg[23]_i_1_n_2\,
      CO(0) => \cycles_current_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_current(22 downto 19),
      O(3 downto 0) => in21(23 downto 20),
      S(3) => \cycles_current[23]_i_2_n_0\,
      S(2) => \cycles_current[23]_i_3_n_0\,
      S(1) => \cycles_current[23]_i_4_n_0\,
      S(0) => \cycles_current[23]_i_5_n_0\
    );
\cycles_current_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(24),
      Q => cycles_current(24),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(25),
      Q => cycles_current(25),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(26),
      Q => cycles_current(26),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(27),
      Q => cycles_current(27),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[23]_i_1_n_0\,
      CO(3) => \cycles_current_reg[27]_i_1_n_0\,
      CO(2) => \cycles_current_reg[27]_i_1_n_1\,
      CO(1) => \cycles_current_reg[27]_i_1_n_2\,
      CO(0) => \cycles_current_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_current(26 downto 23),
      O(3 downto 0) => in21(27 downto 24),
      S(3) => \cycles_current[27]_i_2_n_0\,
      S(2) => \cycles_current[27]_i_3_n_0\,
      S(1) => \cycles_current[27]_i_4_n_0\,
      S(0) => \cycles_current[27]_i_5_n_0\
    );
\cycles_current_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(28),
      Q => cycles_current(28),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(29),
      Q => cycles_current(29),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(2),
      Q => cycles_current(2),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(30),
      Q => cycles_current(30),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_cycles_current_reg[30]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cycles_current_reg[30]_i_3_n_2\,
      CO(0) => \cycles_current_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cycles_current(28 downto 27),
      O(3) => \NLW_cycles_current_reg[30]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => in21(30 downto 28),
      S(3) => '0',
      S(2) => \cycles_current[30]_i_7_n_0\,
      S(1) => \cycles_current[30]_i_8_n_0\,
      S(0) => \cycles_current[30]_i_9_n_0\
    );
\cycles_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(3),
      Q => cycles_current(3),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_current_reg[3]_i_1_n_0\,
      CO(2) => \cycles_current_reg[3]_i_1_n_1\,
      CO(1) => \cycles_current_reg[3]_i_1_n_2\,
      CO(0) => \cycles_current_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => cycles_current(2 downto 1),
      DI(1) => state_current(3),
      DI(0) => \cycles_current[3]_i_2_n_0\,
      O(3 downto 0) => in21(3 downto 0),
      S(3) => \cycles_current[3]_i_3_n_0\,
      S(2) => \cycles_current[3]_i_4_n_0\,
      S(1) => \cycles_current[3]_i_5_n_0\,
      S(0) => \cycles_current[3]_i_6_n_0\
    );
\cycles_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(4),
      Q => cycles_current(4),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(5),
      Q => cycles_current(5),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(6),
      Q => cycles_current(6),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(7),
      Q => cycles_current(7),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[3]_i_1_n_0\,
      CO(3) => \cycles_current_reg[7]_i_1_n_0\,
      CO(2) => \cycles_current_reg[7]_i_1_n_1\,
      CO(1) => \cycles_current_reg[7]_i_1_n_2\,
      CO(0) => \cycles_current_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_current(6 downto 3),
      O(3 downto 0) => in21(7 downto 4),
      S(3) => \cycles_current[7]_i_2_n_0\,
      S(2) => \cycles_current[7]_i_3_n_0\,
      S(1) => \cycles_current[7]_i_4_n_0\,
      S(0) => \cycles_current[7]_i_5_n_0\
    );
\cycles_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(8),
      Q => cycles_current(8),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_wiz,
      CE => cycles_current0,
      D => in21(9),
      Q => cycles_current(9),
      R => \cycles_current[30]_i_1_n_0\
    );
dpram_vram: entity work.design_1_top_level_0_0_dpram
     port map (
      Q(15 downto 0) => addr_wr(15 downto 0),
      WEA(0) => ena_wr,
      clk_wiz => clk_wiz,
      data_wr(0) => data_wr,
      ram_reg_1_0(15 downto 0) => sig_vram_addr_rd(15 downto 0),
      sig_pixel_current_reg => vga_control_n_12,
      sig_pixel_current_reg_0 => video_driver_1_n_2,
      sig_pixel_next => sig_pixel_next
    );
input_processor_tl: entity work.design_1_top_level_0_0_input_processor
     port map (
      angle_x(9 downto 0) => angle_x(9 downto 0),
      angle_y(9 downto 0) => angle_y(9 downto 0),
      angle_z(9 downto 0) => angle_z(9 downto 0),
      clk_wiz => clk_wiz,
      matrix_btn_col_tl(3 downto 0) => matrix_btn_col_tl(3 downto 0)
    );
ram_internal: entity work.design_1_top_level_0_0_sram_internal
     port map (
      addra(15 downto 0) => sig_sram_address(15 downto 0),
      clka => clk_wiz,
      dina(7 downto 0) => sig_sram_data_in_current(7 downto 0),
      douta(7 downto 2) => sig_sram_data_out(7 downto 2),
      douta(1) => \^ja1\,
      douta(0) => \^ja4\,
      wea(0) => '0'
    );
\sig_sram_address_current[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => sig_sram_address(0),
      O => \sig_sram_address_current[0]_i_1_n_0\
    );
\sig_sram_address_current[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(10),
      O => \sig_sram_address_current[10]_i_1_n_0\
    );
\sig_sram_address_current[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(11),
      O => \sig_sram_address_current[11]_i_1_n_0\
    );
\sig_sram_address_current[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(12),
      O => \sig_sram_address_current[12]_i_1_n_0\
    );
\sig_sram_address_current[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(13),
      O => \sig_sram_address_current[13]_i_1_n_0\
    );
\sig_sram_address_current[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(14),
      O => \sig_sram_address_current[14]_i_1_n_0\
    );
\sig_sram_address_current[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(15),
      O => \sig_sram_address_current[15]_i_1_n_0\
    );
\sig_sram_address_current[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(16),
      O => \sig_sram_address_current[16]_i_1_n_0\
    );
\sig_sram_address_current[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(17),
      O => \sig_sram_address_current[17]_i_1_n_0\
    );
\sig_sram_address_current[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(18),
      O => \sig_sram_address_current[18]_i_1_n_0\
    );
\sig_sram_address_current[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(19),
      O => \sig_sram_address_current[19]_i_1_n_0\
    );
\sig_sram_address_current[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(1),
      O => \sig_sram_address_current[1]_i_1_n_0\
    );
\sig_sram_address_current[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(20),
      O => \sig_sram_address_current[20]_i_1_n_0\
    );
\sig_sram_address_current[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(21),
      O => \sig_sram_address_current[21]_i_1_n_0\
    );
\sig_sram_address_current[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(22),
      O => \sig_sram_address_current[22]_i_1_n_0\
    );
\sig_sram_address_current[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(23),
      O => \sig_sram_address_current[23]_i_1_n_0\
    );
\sig_sram_address_current[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(24),
      O => \sig_sram_address_current[24]_i_1_n_0\
    );
\sig_sram_address_current[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(25),
      O => \sig_sram_address_current[25]_i_1_n_0\
    );
\sig_sram_address_current[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(26),
      O => \sig_sram_address_current[26]_i_1_n_0\
    );
\sig_sram_address_current[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(27),
      O => \sig_sram_address_current[27]_i_1_n_0\
    );
\sig_sram_address_current[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(28),
      O => \sig_sram_address_current[28]_i_1_n_0\
    );
\sig_sram_address_current[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(29),
      O => \sig_sram_address_current[29]_i_1_n_0\
    );
\sig_sram_address_current[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(2),
      O => \sig_sram_address_current[2]_i_1_n_0\
    );
\sig_sram_address_current[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4045405540004000"
    )
        port map (
      I0 => state_current(3),
      I1 => state_current(1),
      I2 => state_current(0),
      I3 => state_current(2),
      I4 => \sig_sram_address_current[30]_i_4_n_0\,
      I5 => \sig_sram_address_current[30]_i_5_n_0\,
      O => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_sram_address(6),
      I1 => sig_sram_address(9),
      I2 => sig_sram_address(10),
      I3 => sig_sram_address(14),
      O => \sig_sram_address_current[30]_i_10_n_0\
    );
\sig_sram_address_current[30]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_sram_address(12),
      I1 => sig_sram_address(13),
      I2 => sig_sram_address(4),
      I3 => sig_sram_address(7),
      O => \sig_sram_address_current[30]_i_11_n_0\
    );
\sig_sram_address_current[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30301105"
    )
        port map (
      I0 => \sig_sram_address_current[30]_i_6_n_0\,
      I1 => state_current(3),
      I2 => state_current(1),
      I3 => state_current(0),
      I4 => state_current(2),
      O => \sig_sram_address_current[30]_i_2_n_0\
    );
\sig_sram_address_current[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(30),
      O => \sig_sram_address_current[30]_i_3_n_0\
    );
\sig_sram_address_current[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_10_n_0\,
      I1 => \sig_sram_address_current[30]_i_8_n_0\,
      I2 => \sig_sram_address_current[30]_i_9_n_0\,
      O => \sig_sram_address_current[30]_i_4_n_0\
    );
\sig_sram_address_current[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111010BBBBBBBB"
    )
        port map (
      I0 => state_current(0),
      I1 => state_current(1),
      I2 => \xyz_selector_current[30]_i_5_n_0\,
      I3 => \FSM_sequential_state_current[0]_i_5_n_0\,
      I4 => \xyz_selector_current[30]_i_4_n_0\,
      I5 => state_current(3),
      O => \sig_sram_address_current[30]_i_5_n_0\
    );
\sig_sram_address_current[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
        port map (
      I0 => state_current(3),
      I1 => \xyz_selector_current[30]_i_4_n_0\,
      I2 => xyz_selector_current(1),
      I3 => xyz_selector_current(0),
      I4 => \xyz_selector_current[30]_i_5_n_0\,
      O => \sig_sram_address_current[30]_i_6_n_0\
    );
\sig_sram_address_current[30]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sig_sram_address(3),
      I1 => sig_sram_address(15),
      I2 => sig_sram_address(0),
      I3 => sig_sram_address(11),
      I4 => \sig_sram_address_current[30]_i_10_n_0\,
      O => \sig_sram_address_current[30]_i_8_n_0\
    );
\sig_sram_address_current[30]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sig_sram_address(5),
      I1 => sig_sram_address(2),
      I2 => sig_sram_address(8),
      I3 => sig_sram_address(1),
      I4 => \sig_sram_address_current[30]_i_11_n_0\,
      O => \sig_sram_address_current[30]_i_9_n_0\
    );
\sig_sram_address_current[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(3),
      O => \sig_sram_address_current[3]_i_1_n_0\
    );
\sig_sram_address_current[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(4),
      O => \sig_sram_address_current[4]_i_1_n_0\
    );
\sig_sram_address_current[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(5),
      O => \sig_sram_address_current[5]_i_1_n_0\
    );
\sig_sram_address_current[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(6),
      O => \sig_sram_address_current[6]_i_1_n_0\
    );
\sig_sram_address_current[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(7),
      O => \sig_sram_address_current[7]_i_1_n_0\
    );
\sig_sram_address_current[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(8),
      O => \sig_sram_address_current[8]_i_1_n_0\
    );
\sig_sram_address_current[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => in23(9),
      O => \sig_sram_address_current[9]_i_1_n_0\
    );
\sig_sram_address_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[0]_i_1_n_0\,
      Q => sig_sram_address(0),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[10]_i_1_n_0\,
      Q => sig_sram_address(10),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[11]_i_1_n_0\,
      Q => sig_sram_address(11),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[12]_i_1_n_0\,
      Q => sig_sram_address(12),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[8]_i_2_n_0\,
      CO(3) => \sig_sram_address_current_reg[12]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[12]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[12]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in23(12 downto 9),
      S(3 downto 0) => sig_sram_address(12 downto 9)
    );
\sig_sram_address_current_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[13]_i_1_n_0\,
      Q => sig_sram_address(13),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[14]_i_1_n_0\,
      Q => sig_sram_address(14),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[15]_i_1_n_0\,
      Q => sig_sram_address(15),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[16]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[16]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[12]_i_2_n_0\,
      CO(3) => \sig_sram_address_current_reg[16]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[16]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[16]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in23(16 downto 13),
      S(3) => \sig_sram_address_current_reg_n_0_[16]\,
      S(2 downto 0) => sig_sram_address(15 downto 13)
    );
\sig_sram_address_current_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[17]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[17]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[18]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[18]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[19]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[19]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[1]_i_1_n_0\,
      Q => sig_sram_address(1),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[20]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[20]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[16]_i_2_n_0\,
      CO(3) => \sig_sram_address_current_reg[20]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[20]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[20]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in23(20 downto 17),
      S(3) => \sig_sram_address_current_reg_n_0_[20]\,
      S(2) => \sig_sram_address_current_reg_n_0_[19]\,
      S(1) => \sig_sram_address_current_reg_n_0_[18]\,
      S(0) => \sig_sram_address_current_reg_n_0_[17]\
    );
\sig_sram_address_current_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[21]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[21]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[22]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[22]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[23]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[23]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[24]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[24]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[20]_i_2_n_0\,
      CO(3) => \sig_sram_address_current_reg[24]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[24]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[24]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in23(24 downto 21),
      S(3) => \sig_sram_address_current_reg_n_0_[24]\,
      S(2) => \sig_sram_address_current_reg_n_0_[23]\,
      S(1) => \sig_sram_address_current_reg_n_0_[22]\,
      S(0) => \sig_sram_address_current_reg_n_0_[21]\
    );
\sig_sram_address_current_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[25]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[25]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[26]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[26]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[27]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[27]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[28]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[28]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[24]_i_2_n_0\,
      CO(3) => \sig_sram_address_current_reg[28]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[28]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[28]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in23(28 downto 25),
      S(3) => \sig_sram_address_current_reg_n_0_[28]\,
      S(2) => \sig_sram_address_current_reg_n_0_[27]\,
      S(1) => \sig_sram_address_current_reg_n_0_[26]\,
      S(0) => \sig_sram_address_current_reg_n_0_[25]\
    );
\sig_sram_address_current_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[29]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[29]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[2]_i_1_n_0\,
      Q => sig_sram_address(2),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[30]_i_3_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[30]\,
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[30]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[28]_i_2_n_0\,
      CO(3 downto 1) => \NLW_sig_sram_address_current_reg[30]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sig_sram_address_current_reg[30]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sig_sram_address_current_reg[30]_i_7_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => in23(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \sig_sram_address_current_reg_n_0_[30]\,
      S(0) => \sig_sram_address_current_reg_n_0_[29]\
    );
\sig_sram_address_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[3]_i_1_n_0\,
      Q => sig_sram_address(3),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[4]_i_1_n_0\,
      Q => sig_sram_address(4),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_sram_address_current_reg[4]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[4]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[4]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[4]_i_2_n_3\,
      CYINIT => sig_sram_address(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in23(4 downto 1),
      S(3 downto 0) => sig_sram_address(4 downto 1)
    );
\sig_sram_address_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[5]_i_1_n_0\,
      Q => sig_sram_address(5),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[6]_i_1_n_0\,
      Q => sig_sram_address(6),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[7]_i_1_n_0\,
      Q => sig_sram_address(7),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[8]_i_1_n_0\,
      Q => sig_sram_address(8),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[4]_i_2_n_0\,
      CO(3) => \sig_sram_address_current_reg[8]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[8]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[8]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in23(8 downto 5),
      S(3 downto 0) => sig_sram_address(8 downto 5)
    );
\sig_sram_address_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_address_current[30]_i_2_n_0\,
      D => \sig_sram_address_current[9]_i_1_n_0\,
      Q => sig_sram_address(9),
      R => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_data_in_current[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => state_current(2),
      I1 => state_current(3),
      I2 => state_current(0),
      I3 => state_current(1),
      O => \sig_sram_data_in_current[7]_i_1_n_0\
    );
\sig_sram_data_in_current[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state_current(1),
      I1 => state_current(0),
      I2 => state_current(3),
      O => \sig_sram_data_in_current[7]_i_2_n_0\
    );
\sig_sram_data_in_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_data_in_current[7]_i_2_n_0\,
      D => Dout(0),
      Q => sig_sram_data_in_current(0),
      R => \sig_sram_data_in_current[7]_i_1_n_0\
    );
\sig_sram_data_in_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_data_in_current[7]_i_2_n_0\,
      D => Dout(1),
      Q => sig_sram_data_in_current(1),
      R => \sig_sram_data_in_current[7]_i_1_n_0\
    );
\sig_sram_data_in_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_data_in_current[7]_i_2_n_0\,
      D => Dout(2),
      Q => sig_sram_data_in_current(2),
      R => \sig_sram_data_in_current[7]_i_1_n_0\
    );
\sig_sram_data_in_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_data_in_current[7]_i_2_n_0\,
      D => Dout(3),
      Q => sig_sram_data_in_current(3),
      R => \sig_sram_data_in_current[7]_i_1_n_0\
    );
\sig_sram_data_in_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_data_in_current[7]_i_2_n_0\,
      D => Dout(4),
      Q => sig_sram_data_in_current(4),
      R => \sig_sram_data_in_current[7]_i_1_n_0\
    );
\sig_sram_data_in_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_data_in_current[7]_i_2_n_0\,
      D => Dout(5),
      Q => sig_sram_data_in_current(5),
      R => \sig_sram_data_in_current[7]_i_1_n_0\
    );
\sig_sram_data_in_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_data_in_current[7]_i_2_n_0\,
      D => Dout(6),
      Q => sig_sram_data_in_current(6),
      R => \sig_sram_data_in_current[7]_i_1_n_0\
    );
\sig_sram_data_in_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \sig_sram_data_in_current[7]_i_2_n_0\,
      D => Dout(7),
      Q => sig_sram_data_in_current(7),
      R => \sig_sram_data_in_current[7]_i_1_n_0\
    );
\sig_uart_bytes_received_current[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_uart_bytes_received_current(0),
      O => \sig_uart_bytes_received_current[0]_i_1_n_0\
    );
\sig_uart_bytes_received_current[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => state_current(3),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => state_current(2),
      O => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => state_current(2),
      I1 => state_current(1),
      I2 => state_current(0),
      I3 => state_current(3),
      O => sig_uart_bytes_received_current0
    );
\sig_uart_bytes_received_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => \sig_uart_bytes_received_current[0]_i_1_n_0\,
      Q => sig_uart_bytes_received_current(0),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(10),
      Q => sig_uart_bytes_received_current(10),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(11),
      Q => sig_uart_bytes_received_current(11),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(12),
      Q => sig_uart_bytes_received_current(12),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[8]_i_1_n_0\,
      CO(3) => \sig_uart_bytes_received_current_reg[12]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[12]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[12]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(12 downto 9),
      S(3 downto 0) => sig_uart_bytes_received_current(12 downto 9)
    );
\sig_uart_bytes_received_current_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(13),
      Q => sig_uart_bytes_received_current(13),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(14),
      Q => sig_uart_bytes_received_current(14),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(15),
      Q => sig_uart_bytes_received_current(15),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(16),
      Q => sig_uart_bytes_received_current(16),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[12]_i_1_n_0\,
      CO(3) => \sig_uart_bytes_received_current_reg[16]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[16]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[16]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(16 downto 13),
      S(3 downto 0) => sig_uart_bytes_received_current(16 downto 13)
    );
\sig_uart_bytes_received_current_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(17),
      Q => sig_uart_bytes_received_current(17),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(18),
      Q => sig_uart_bytes_received_current(18),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(19),
      Q => sig_uart_bytes_received_current(19),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(1),
      Q => sig_uart_bytes_received_current(1),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(20),
      Q => sig_uart_bytes_received_current(20),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[16]_i_1_n_0\,
      CO(3) => \sig_uart_bytes_received_current_reg[20]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[20]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[20]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(20 downto 17),
      S(3 downto 0) => sig_uart_bytes_received_current(20 downto 17)
    );
\sig_uart_bytes_received_current_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(21),
      Q => sig_uart_bytes_received_current(21),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(22),
      Q => sig_uart_bytes_received_current(22),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(23),
      Q => sig_uart_bytes_received_current(23),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(24),
      Q => sig_uart_bytes_received_current(24),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[20]_i_1_n_0\,
      CO(3) => \sig_uart_bytes_received_current_reg[24]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[24]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[24]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(24 downto 21),
      S(3 downto 0) => sig_uart_bytes_received_current(24 downto 21)
    );
\sig_uart_bytes_received_current_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(25),
      Q => sig_uart_bytes_received_current(25),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(26),
      Q => sig_uart_bytes_received_current(26),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(27),
      Q => sig_uart_bytes_received_current(27),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(28),
      Q => sig_uart_bytes_received_current(28),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[24]_i_1_n_0\,
      CO(3) => \sig_uart_bytes_received_current_reg[28]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[28]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[28]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(28 downto 25),
      S(3 downto 0) => sig_uart_bytes_received_current(28 downto 25)
    );
\sig_uart_bytes_received_current_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(29),
      Q => sig_uart_bytes_received_current(29),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(2),
      Q => sig_uart_bytes_received_current(2),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(30),
      Q => sig_uart_bytes_received_current(30),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[28]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sig_uart_bytes_received_current_reg[30]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sig_uart_bytes_received_current_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sig_uart_bytes_received_current_reg[30]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => in19(30 downto 29),
      S(3 downto 2) => B"00",
      S(1 downto 0) => sig_uart_bytes_received_current(30 downto 29)
    );
\sig_uart_bytes_received_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(3),
      Q => sig_uart_bytes_received_current(3),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(4),
      Q => sig_uart_bytes_received_current(4),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_uart_bytes_received_current_reg[4]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[4]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[4]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[4]_i_1_n_3\,
      CYINIT => sig_uart_bytes_received_current(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(4 downto 1),
      S(3 downto 0) => sig_uart_bytes_received_current(4 downto 1)
    );
\sig_uart_bytes_received_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(5),
      Q => sig_uart_bytes_received_current(5),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(6),
      Q => sig_uart_bytes_received_current(6),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(7),
      Q => sig_uart_bytes_received_current(7),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(8),
      Q => sig_uart_bytes_received_current(8),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[4]_i_1_n_0\,
      CO(3) => \sig_uart_bytes_received_current_reg[8]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[8]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[8]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(8 downto 5),
      S(3 downto 0) => sig_uart_bytes_received_current(8 downto 5)
    );
\sig_uart_bytes_received_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => sig_uart_bytes_received_current0,
      D => in19(9),
      Q => sig_uart_bytes_received_current(9),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_vram_addr_wr_current[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => state_current(2),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => state_current(3),
      O => addr_wr0
    );
\sig_vram_addr_wr_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(0),
      Q => addr_wr(0),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(10),
      Q => addr_wr(10),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(11),
      Q => addr_wr(11),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(12),
      Q => addr_wr(12),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(13),
      Q => addr_wr(13),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(14),
      Q => addr_wr(14),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(15),
      Q => addr_wr(15),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(1),
      Q => addr_wr(1),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(2),
      Q => addr_wr(2),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(3),
      Q => addr_wr(3),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(4),
      Q => addr_wr(4),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(5),
      Q => addr_wr(5),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(6),
      Q => addr_wr(6),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(7),
      Q => addr_wr(7),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(8),
      Q => addr_wr(8),
      R => '0'
    );
\sig_vram_addr_wr_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_addr_wr_next(9),
      Q => addr_wr(9),
      R => '0'
    );
\sig_vram_addr_wr_pointer_current[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3CB00000C30"
    )
        port map (
      I0 => \sig_sram_address_current[30]_i_4_n_0\,
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => state_current(3),
      I4 => state_current(2),
      I5 => sig_vram_addr_wr_pointer_current(0),
      O => \sig_vram_addr_wr_pointer_current[0]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_6\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[10]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_5\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[11]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_4\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[12]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_7\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[13]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_6\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[14]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000C34"
    )
        port map (
      I0 => \sig_sram_address_current[30]_i_4_n_0\,
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => state_current(3),
      I4 => state_current(2),
      I5 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      O => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000005B0"
    )
        port map (
      I0 => state_current(3),
      I1 => \sig_sram_address_current[30]_i_4_n_0\,
      I2 => state_current(0),
      I3 => state_current(1),
      I4 => state_current(2),
      O => sig_vram_addr_wr_pointer_current0
    );
\sig_vram_addr_wr_pointer_current[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_5\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[15]_i_3_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current[15]_i_6_n_0\,
      I1 => sig_vram_addr_wr_pointer_current(8),
      I2 => sig_vram_addr_wr_pointer_current(9),
      I3 => sig_vram_addr_wr_pointer_current(3),
      I4 => sig_vram_addr_wr_pointer_current(5),
      I5 => \sig_vram_addr_wr_pointer_current[15]_i_7_n_0\,
      O => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_current(1),
      I1 => sig_vram_addr_wr_pointer_current(2),
      I2 => sig_vram_addr_wr_pointer_current(4),
      I3 => sig_vram_addr_wr_pointer_current(6),
      O => \sig_vram_addr_wr_pointer_current[15]_i_6_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_current(14),
      I1 => sig_vram_addr_wr_pointer_current(12),
      I2 => sig_vram_addr_wr_pointer_current(11),
      I3 => sig_vram_addr_wr_pointer_current(10),
      I4 => \sig_vram_addr_wr_pointer_current[15]_i_8_n_0\,
      O => \sig_vram_addr_wr_pointer_current[15]_i_7_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_current(13),
      I1 => sig_vram_addr_wr_pointer_current(0),
      I2 => sig_vram_addr_wr_pointer_current(7),
      I3 => sig_vram_addr_wr_pointer_current(15),
      O => \sig_vram_addr_wr_pointer_current[15]_i_8_n_0\
    );
\sig_vram_addr_wr_pointer_current[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_7\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[1]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_6\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[2]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_5\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[3]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_4\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[4]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_7\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[5]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_6\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[6]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_5\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[7]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_4\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[8]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_7\,
      I1 => state_current(1),
      I2 => state_current(3),
      O => \sig_vram_addr_wr_pointer_current[9]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => '1',
      D => \sig_vram_addr_wr_pointer_current[0]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(0),
      R => '0'
    );
\sig_vram_addr_wr_pointer_current_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[10]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(10),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[11]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(11),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[12]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(12),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_0\,
      CO(3) => \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_0\,
      CO(2) => \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_1\,
      CO(1) => \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_2\,
      CO(0) => \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_4\,
      O(2) => \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_5\,
      O(1) => \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_6\,
      O(0) => \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_7\,
      S(3 downto 0) => sig_vram_addr_wr_pointer_current(12 downto 9)
    );
\sig_vram_addr_wr_pointer_current_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[13]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(13),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[14]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(14),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[15]_i_3_n_0\,
      Q => sig_vram_addr_wr_pointer_current(15),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_vram_addr_wr_pointer_current_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_sig_vram_addr_wr_pointer_current_reg[15]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_2\,
      CO(0) => \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sig_vram_addr_wr_pointer_current_reg[15]_i_5_O_UNCONNECTED\(3),
      O(2) => \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_5\,
      O(1) => \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_6\,
      O(0) => \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_7\,
      S(3) => '0',
      S(2 downto 0) => sig_vram_addr_wr_pointer_current(15 downto 13)
    );
\sig_vram_addr_wr_pointer_current_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[1]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(1),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[2]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(2),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[3]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(3),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[4]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(4),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_0\,
      CO(2) => \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_1\,
      CO(1) => \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_2\,
      CO(0) => \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_3\,
      CYINIT => sig_vram_addr_wr_pointer_current(0),
      DI(3 downto 0) => B"0000",
      O(3) => \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_4\,
      O(2) => \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_5\,
      O(1) => \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_6\,
      O(0) => \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_7\,
      S(3 downto 0) => sig_vram_addr_wr_pointer_current(4 downto 1)
    );
\sig_vram_addr_wr_pointer_current_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[5]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(5),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[6]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(6),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[7]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(7),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[8]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(8),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_vram_addr_wr_pointer_current_reg[4]_i_2_n_0\,
      CO(3) => \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_0\,
      CO(2) => \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_1\,
      CO(1) => \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_2\,
      CO(0) => \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_4\,
      O(2) => \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_5\,
      O(1) => \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_6\,
      O(0) => \sig_vram_addr_wr_pointer_current_reg[8]_i_2_n_7\,
      S(3 downto 0) => sig_vram_addr_wr_pointer_current(8 downto 5)
    );
\sig_vram_addr_wr_pointer_current_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_wiz,
      CE => sig_vram_addr_wr_pointer_current0,
      D => \sig_vram_addr_wr_pointer_current[9]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(9),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_data_wr_current[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_current(2),
      I1 => state_current(1),
      O => sig_vram_data_wr_next
    );
\sig_vram_data_wr_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => addr_wr0,
      D => sig_vram_data_wr_next,
      Q => data_wr,
      R => '0'
    );
sig_vram_ena_wr_current_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEE0EE"
    )
        port map (
      I0 => sig_vram_ena_wr_current_i_2_n_0,
      I1 => sig_vram_ena_wr_current_i_3_n_0,
      I2 => sig_vram_ena_wr_current_i_4_n_0,
      I3 => sig_vram_ena_wr_current_i_5_n_0,
      I4 => ena_wr,
      O => sig_vram_ena_wr_current_i_1_n_0
    );
sig_vram_ena_wr_current_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C500"
    )
        port map (
      I0 => \sig_sram_address_current[30]_i_4_n_0\,
      I1 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I2 => state_current(3),
      I3 => state_current(0),
      I4 => state_current(1),
      O => sig_vram_ena_wr_current_i_2_n_0
    );
sig_vram_ena_wr_current_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0320"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => state_current(2),
      O => sig_vram_ena_wr_current_i_3_n_0
    );
sig_vram_ena_wr_current_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30000C34"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_5_n_0\,
      I1 => state_current(3),
      I2 => state_current(1),
      I3 => state_current(2),
      I4 => state_current(0),
      O => sig_vram_ena_wr_current_i_4_n_0
    );
sig_vram_ena_wr_current_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDDDD"
    )
        port map (
      I0 => state_current(0),
      I1 => state_current(2),
      I2 => \cycles_current[30]_i_5_n_0\,
      I3 => state_current(3),
      I4 => state_current(1),
      O => sig_vram_ena_wr_current_i_5_n_0
    );
sig_vram_ena_wr_current_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => '1',
      D => sig_vram_ena_wr_current_i_1_n_0,
      Q => ena_wr,
      R => '0'
    );
uart_load_data: entity work.design_1_top_level_0_0_uart
     port map (
      Dout(7 downto 0) => Dout(7 downto 0),
      \FSM_sequential_state_current_reg[0]\ => \FSM_sequential_state_current[0]_i_2_n_0\,
      \FSM_sequential_state_current_reg[0]_0\ => \FSM_sequential_state_current[0]_i_4_n_0\,
      \FSM_sequential_state_current_reg[0]_1\ => \FSM_sequential_state_current[0]_i_6_n_0\,
      \FSM_sequential_state_current_reg[0]_2\ => \FSM_sequential_state_current[0]_i_7_n_0\,
      \FSM_sequential_state_current_reg[0]_3\ => \FSM_sequential_state_current[0]_i_8_n_0\,
      \FSM_sequential_state_current_reg[1]\ => \FSM_sequential_state_current[1]_i_2_n_0\,
      \FSM_sequential_state_current_reg[1]_0\ => \FSM_sequential_state_current[2]_i_2_n_0\,
      \FSM_sequential_state_current_reg[1]_1\ => \FSM_sequential_state_current[2]_i_3_n_0\,
      \FSM_sequential_state_current_reg[1]_2\ => \FSM_sequential_state_current[1]_i_3_n_0\,
      \FSM_sequential_state_current_reg[1]_3\ => \FSM_sequential_state_current[1]_i_5_n_0\,
      \FSM_sequential_state_current_reg[1]_4\ => \FSM_sequential_state_current[1]_i_6_n_0\,
      clk_wiz => clk_wiz,
      rst => rst,
      rst_0 => uart_load_data_n_2,
      rx => rx,
      state_current(3 downto 0) => state_current(3 downto 0),
      state_next(1 downto 0) => state_next(1 downto 0),
      tx => tx
    );
vga_control: entity work.design_1_top_level_0_0_vga_ctrl
     port map (
      D(11 downto 0) => sig_vram_addr_rd_next(11 downto 0),
      blu_out_tl(0) => \^blu_out_tl\(1),
      clk_wiz => clk_wiz,
      \hc_reg[6]_0\(5 downto 0) => pixel_col(9 downto 4),
      hs_tl => hs_tl,
      pixel_row(9 downto 0) => pixel_row(9 downto 0),
      red_en_o => red_en_o,
      \sig_vram_addr_rd_current_reg[0]\ => video_driver_1_n_3,
      \sig_vram_addr_rd_current_reg[8]\ => video_driver_1_n_1,
      \sig_vram_addr_rd_current_reg[8]_0\ => video_driver_1_n_2,
      \vc_reg[7]_0\ => vga_control_n_12,
      vs_tl => vs_tl
    );
video_driver_1: entity work.design_1_top_level_0_0_video_driver
     port map (
      AR(0) => uart_load_data_n_2,
      D(11 downto 0) => sig_vram_addr_rd_next(11 downto 0),
      Q(15 downto 0) => sig_vram_addr_rd(15 downto 0),
      clk_wiz => clk_wiz,
      pixel_row(9 downto 0) => pixel_row(9 downto 0),
      red_en_o => red_en_o,
      sig_pixel_next => sig_pixel_next,
      \sig_vram_addr_rd_current_reg[14]_0\(5 downto 0) => pixel_col(9 downto 4),
      \vc_reg[6]\ => video_driver_1_n_2,
      \vc_reg[6]_0\ => video_driver_1_n_3,
      \vc_reg[7]\ => video_driver_1_n_1
    );
\x_coord_current[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => xyz_selector_current(1),
      I1 => \xyz_selector_current[30]_i_5_n_0\,
      I2 => xyz_selector_current(0),
      I3 => \x_coord_current[7]_i_2_n_0\,
      O => \x_coord_current[7]_i_1_n_0\
    );
\x_coord_current[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_4_n_0\,
      I1 => state_current(2),
      I2 => state_current(3),
      I3 => state_current(1),
      I4 => state_current(0),
      O => \x_coord_current[7]_i_2_n_0\
    );
\x_coord_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \x_coord_current[7]_i_1_n_0\,
      D => \^ja4\,
      Q => x_coord_current(0),
      R => '0'
    );
\x_coord_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \x_coord_current[7]_i_1_n_0\,
      D => \^ja1\,
      Q => x_coord_current(1),
      R => '0'
    );
\x_coord_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \x_coord_current[7]_i_1_n_0\,
      D => sig_sram_data_out(2),
      Q => x_coord_current(2),
      R => '0'
    );
\x_coord_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \x_coord_current[7]_i_1_n_0\,
      D => sig_sram_data_out(3),
      Q => x_coord_current(3),
      R => '0'
    );
\x_coord_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \x_coord_current[7]_i_1_n_0\,
      D => sig_sram_data_out(4),
      Q => x_coord_current(4),
      R => '0'
    );
\x_coord_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \x_coord_current[7]_i_1_n_0\,
      D => sig_sram_data_out(5),
      Q => x_coord_current(5),
      R => '0'
    );
\x_coord_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \x_coord_current[7]_i_1_n_0\,
      D => sig_sram_data_out(6),
      Q => x_coord_current(6),
      R => '0'
    );
\x_coord_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => \x_coord_current[7]_i_1_n_0\,
      D => sig_sram_data_out(7),
      Q => x_coord_current(7),
      R => '0'
    );
\xyz_selector_current[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F000D2"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_4_n_0\,
      I1 => xyz_selector_current(1),
      I2 => xyz_selector_current(0),
      I3 => \xyz_selector_current[30]_i_5_n_0\,
      I4 => \xyz_selector_current[30]_i_6_n_0\,
      O => \xyz_selector_current[0]_i_1_n_0\
    );
\xyz_selector_current[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF08"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_4_n_0\,
      I1 => xyz_selector_current(1),
      I2 => xyz_selector_current(0),
      I3 => \xyz_selector_current[30]_i_5_n_0\,
      I4 => \xyz_selector_current[30]_i_6_n_0\,
      O => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_15_n_0\,
      I1 => \sig_sram_address_current_reg_n_0_[25]\,
      I2 => \sig_sram_address_current_reg_n_0_[16]\,
      I3 => \sig_sram_address_current_reg_n_0_[22]\,
      I4 => \xyz_selector_current[30]_i_16_n_0\,
      I5 => \xyz_selector_current[30]_i_17_n_0\,
      O => \xyz_selector_current[30]_i_10_n_0\
    );
\xyz_selector_current[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_18_n_0\,
      I1 => \xyz_selector_current[30]_i_19_n_0\,
      I2 => \xyz_selector_current[30]_i_20_n_0\,
      I3 => sig_sram_address(5),
      I4 => sig_sram_address(4),
      I5 => sig_sram_address(8),
      O => \xyz_selector_current[30]_i_11_n_0\
    );
\xyz_selector_current[30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => xyz_selector_current(28),
      I1 => xyz_selector_current(24),
      I2 => xyz_selector_current(20),
      I3 => xyz_selector_current(10),
      O => \xyz_selector_current[30]_i_12_n_0\
    );
\xyz_selector_current[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => xyz_selector_current(7),
      I1 => xyz_selector_current(6),
      I2 => xyz_selector_current(8),
      I3 => xyz_selector_current(16),
      I4 => xyz_selector_current(5),
      I5 => xyz_selector_current(14),
      O => \xyz_selector_current[30]_i_13_n_0\
    );
\xyz_selector_current[30]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => xyz_selector_current(26),
      I1 => xyz_selector_current(23),
      I2 => xyz_selector_current(30),
      I3 => xyz_selector_current(18),
      O => \xyz_selector_current[30]_i_14_n_0\
    );
\xyz_selector_current[30]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_sram_address_current_reg_n_0_[17]\,
      I1 => \sig_sram_address_current_reg_n_0_[24]\,
      I2 => \sig_sram_address_current_reg_n_0_[21]\,
      I3 => \sig_sram_address_current_reg_n_0_[29]\,
      O => \xyz_selector_current[30]_i_15_n_0\
    );
\xyz_selector_current[30]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_sram_address_current_reg_n_0_[18]\,
      I1 => \sig_sram_address_current_reg_n_0_[19]\,
      I2 => \sig_sram_address_current_reg_n_0_[26]\,
      I3 => \sig_sram_address_current_reg_n_0_[27]\,
      O => \xyz_selector_current[30]_i_16_n_0\
    );
\xyz_selector_current[30]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_sram_address_current_reg_n_0_[28]\,
      I1 => \sig_sram_address_current_reg_n_0_[30]\,
      I2 => \sig_sram_address_current_reg_n_0_[20]\,
      I3 => \sig_sram_address_current_reg_n_0_[23]\,
      O => \xyz_selector_current[30]_i_17_n_0\
    );
\xyz_selector_current[30]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_sram_address(6),
      I1 => sig_sram_address(10),
      I2 => sig_sram_address(2),
      I3 => sig_sram_address(12),
      O => \xyz_selector_current[30]_i_18_n_0\
    );
\xyz_selector_current[30]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_sram_address(7),
      I1 => sig_sram_address(13),
      I2 => sig_sram_address(1),
      I3 => sig_sram_address(11),
      O => \xyz_selector_current[30]_i_19_n_0\
    );
\xyz_selector_current[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF2A"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_4_n_0\,
      I1 => xyz_selector_current(1),
      I2 => xyz_selector_current(0),
      I3 => \xyz_selector_current[30]_i_5_n_0\,
      I4 => \xyz_selector_current[30]_i_6_n_0\,
      O => xyz_selector_current0
    );
\xyz_selector_current[30]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_sram_address(9),
      I1 => sig_sram_address(14),
      I2 => sig_sram_address(3),
      I3 => sig_sram_address(0),
      O => \xyz_selector_current[30]_i_20_n_0\
    );
\xyz_selector_current[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => xyz_selector_current(3),
      I1 => xyz_selector_current(21),
      I2 => xyz_selector_current(15),
      I3 => \xyz_selector_current[30]_i_7_n_0\,
      I4 => \xyz_selector_current[30]_i_8_n_0\,
      I5 => \xyz_selector_current[30]_i_9_n_0\,
      O => \xyz_selector_current[30]_i_4_n_0\
    );
\xyz_selector_current[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_10_n_0\,
      I1 => \xyz_selector_current[30]_i_11_n_0\,
      I2 => sig_sram_address(15),
      O => \xyz_selector_current[30]_i_5_n_0\
    );
\xyz_selector_current[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => state_current(0),
      I1 => state_current(1),
      I2 => state_current(3),
      I3 => state_current(2),
      O => \xyz_selector_current[30]_i_6_n_0\
    );
\xyz_selector_current[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => xyz_selector_current(27),
      I1 => xyz_selector_current(2),
      I2 => xyz_selector_current(19),
      I3 => xyz_selector_current(13),
      O => \xyz_selector_current[30]_i_7_n_0\
    );
\xyz_selector_current[30]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => xyz_selector_current(9),
      I1 => xyz_selector_current(17),
      I2 => xyz_selector_current(11),
      I3 => xyz_selector_current(12),
      I4 => \xyz_selector_current[30]_i_12_n_0\,
      O => \xyz_selector_current[30]_i_8_n_0\
    );
\xyz_selector_current[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_13_n_0\,
      I1 => \xyz_selector_current[30]_i_14_n_0\,
      I2 => xyz_selector_current(22),
      I3 => xyz_selector_current(4),
      I4 => xyz_selector_current(29),
      I5 => xyz_selector_current(25),
      O => \xyz_selector_current[30]_i_9_n_0\
    );
\xyz_selector_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => '1',
      D => \xyz_selector_current[0]_i_1_n_0\,
      Q => xyz_selector_current(0),
      R => '0'
    );
\xyz_selector_current_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(10),
      Q => xyz_selector_current(10),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(11),
      Q => xyz_selector_current(11),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(12),
      Q => xyz_selector_current(12),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[8]_i_1_n_0\,
      CO(3) => \xyz_selector_current_reg[12]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[12]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[12]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => xyz_selector_next0(12 downto 9),
      S(3 downto 0) => xyz_selector_current(12 downto 9)
    );
\xyz_selector_current_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(13),
      Q => xyz_selector_current(13),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(14),
      Q => xyz_selector_current(14),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(15),
      Q => xyz_selector_current(15),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(16),
      Q => xyz_selector_current(16),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[12]_i_1_n_0\,
      CO(3) => \xyz_selector_current_reg[16]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[16]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[16]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => xyz_selector_next0(16 downto 13),
      S(3 downto 0) => xyz_selector_current(16 downto 13)
    );
\xyz_selector_current_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(17),
      Q => xyz_selector_current(17),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(18),
      Q => xyz_selector_current(18),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(19),
      Q => xyz_selector_current(19),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(1),
      Q => xyz_selector_current(1),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(20),
      Q => xyz_selector_current(20),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[16]_i_1_n_0\,
      CO(3) => \xyz_selector_current_reg[20]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[20]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[20]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => xyz_selector_next0(20 downto 17),
      S(3 downto 0) => xyz_selector_current(20 downto 17)
    );
\xyz_selector_current_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(21),
      Q => xyz_selector_current(21),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(22),
      Q => xyz_selector_current(22),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(23),
      Q => xyz_selector_current(23),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(24),
      Q => xyz_selector_current(24),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[20]_i_1_n_0\,
      CO(3) => \xyz_selector_current_reg[24]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[24]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[24]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => xyz_selector_next0(24 downto 21),
      S(3 downto 0) => xyz_selector_current(24 downto 21)
    );
\xyz_selector_current_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(25),
      Q => xyz_selector_current(25),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(26),
      Q => xyz_selector_current(26),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(27),
      Q => xyz_selector_current(27),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(28),
      Q => xyz_selector_current(28),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[24]_i_1_n_0\,
      CO(3) => \xyz_selector_current_reg[28]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[28]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[28]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => xyz_selector_next0(28 downto 25),
      S(3 downto 0) => xyz_selector_current(28 downto 25)
    );
\xyz_selector_current_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(29),
      Q => xyz_selector_current(29),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(2),
      Q => xyz_selector_current(2),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(30),
      Q => xyz_selector_current(30),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[28]_i_1_n_0\,
      CO(3 downto 1) => \NLW_xyz_selector_current_reg[30]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \xyz_selector_current_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_xyz_selector_current_reg[30]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => xyz_selector_next0(30 downto 29),
      S(3 downto 2) => B"00",
      S(1 downto 0) => xyz_selector_current(30 downto 29)
    );
\xyz_selector_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(3),
      Q => xyz_selector_current(3),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(4),
      Q => xyz_selector_current(4),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xyz_selector_current_reg[4]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[4]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[4]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[4]_i_1_n_3\,
      CYINIT => xyz_selector_current(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => xyz_selector_next0(4 downto 1),
      S(3 downto 0) => xyz_selector_current(4 downto 1)
    );
\xyz_selector_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(5),
      Q => xyz_selector_current(5),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(6),
      Q => xyz_selector_current(6),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(7),
      Q => xyz_selector_current(7),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(8),
      Q => xyz_selector_current(8),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[4]_i_1_n_0\,
      CO(3) => \xyz_selector_current_reg[8]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[8]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[8]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => xyz_selector_next0(8 downto 5),
      S(3 downto 0) => xyz_selector_current(8 downto 5)
    );
\xyz_selector_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => xyz_selector_current0,
      D => xyz_selector_next0(9),
      Q => xyz_selector_current(9),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\y_coord_current[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => xyz_selector_current(1),
      I1 => \xyz_selector_current[30]_i_5_n_0\,
      I2 => \x_coord_current[7]_i_2_n_0\,
      I3 => xyz_selector_current(0),
      O => y_coord_current0
    );
\y_coord_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => y_coord_current0,
      D => \^ja4\,
      Q => y_coord_current(0),
      R => '0'
    );
\y_coord_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => y_coord_current0,
      D => \^ja1\,
      Q => y_coord_current(1),
      R => '0'
    );
\y_coord_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => y_coord_current0,
      D => sig_sram_data_out(2),
      Q => y_coord_current(2),
      R => '0'
    );
\y_coord_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => y_coord_current0,
      D => sig_sram_data_out(3),
      Q => y_coord_current(3),
      R => '0'
    );
\y_coord_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => y_coord_current0,
      D => sig_sram_data_out(4),
      Q => y_coord_current(4),
      R => '0'
    );
\y_coord_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => y_coord_current0,
      D => sig_sram_data_out(5),
      Q => y_coord_current(5),
      R => '0'
    );
\y_coord_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => y_coord_current0,
      D => sig_sram_data_out(6),
      Q => y_coord_current(6),
      R => '0'
    );
\y_coord_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => y_coord_current0,
      D => sig_sram_data_out(7),
      Q => y_coord_current(7),
      R => '0'
    );
\z_coord_current[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \xyz_selector_current[30]_i_6_n_0\,
      I1 => \xyz_selector_current[30]_i_4_n_0\,
      I2 => xyz_selector_current(0),
      I3 => xyz_selector_current(1),
      I4 => \xyz_selector_current[30]_i_5_n_0\,
      O => z_coord_current0
    );
\z_coord_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => z_coord_current0,
      D => \^ja4\,
      Q => z_coord_current(0),
      R => '0'
    );
\z_coord_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => z_coord_current0,
      D => \^ja1\,
      Q => z_coord_current(1),
      R => '0'
    );
\z_coord_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => z_coord_current0,
      D => sig_sram_data_out(2),
      Q => z_coord_current(2),
      R => '0'
    );
\z_coord_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => z_coord_current0,
      D => sig_sram_data_out(3),
      Q => z_coord_current(3),
      R => '0'
    );
\z_coord_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => z_coord_current0,
      D => sig_sram_data_out(4),
      Q => z_coord_current(4),
      R => '0'
    );
\z_coord_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => z_coord_current0,
      D => sig_sram_data_out(5),
      Q => z_coord_current(5),
      R => '0'
    );
\z_coord_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => z_coord_current0,
      D => sig_sram_data_out(6),
      Q => z_coord_current(6),
      R => '0'
    );
\z_coord_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_wiz,
      CE => z_coord_current0,
      D => sig_sram_data_out(7),
      Q => z_coord_current(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0 is
  port (
    clk : in STD_LOGIC;
    clk_wiz : in STD_LOGIC;
    rst : in STD_LOGIC;
    JA4 : out STD_LOGIC;
    JA1 : out STD_LOGIC;
    wiz_rst : out STD_LOGIC;
    hs_tl : out STD_LOGIC;
    vs_tl : out STD_LOGIC;
    red_out_tl : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grn_out_tl : out STD_LOGIC_VECTOR ( 2 downto 0 );
    blu_out_tl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx : in STD_LOGIC;
    tx : out STD_LOGIC;
    matrix_btn_col_tl : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_top_level_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_top_level_0_0 : entity is "design_1_top_level_0_0,top_level,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_top_level_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_top_level_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of design_1_top_level_0_0 : entity is "top_level,Vivado 2018.3";
end design_1_top_level_0_0;

architecture STRUCTURE of design_1_top_level_0_0 is
  attribute ANGLE_STEP_INITIAL : integer;
  attribute ANGLE_STEP_INITIAL of U0 : label is 1;
  attribute ANGLE_WIDTH : integer;
  attribute ANGLE_WIDTH of U0 : label is 10;
  attribute COORDS_WIDTH : integer;
  attribute COORDS_WIDTH of U0 : label is 8;
  attribute CORDIC_OFFSET : integer;
  attribute CORDIC_OFFSET of U0 : label is 4;
  attribute CORDIC_STAGES : integer;
  attribute CORDIC_STAGES of U0 : label is 8;
  attribute CORDIC_WIDTH : integer;
  attribute CORDIC_WIDTH of U0 : label is 12;
  attribute CYCLES_TO_WAIT : integer;
  attribute CYCLES_TO_WAIT of U0 : label is 4000;
  attribute CYCLES_TO_WAIT_TO_CORDIC_TO_FINISH : integer;
  attribute CYCLES_TO_WAIT_TO_CORDIC_TO_FINISH of U0 : label is 10;
  attribute DPRAM_ADDR_BITS : integer;
  attribute DPRAM_ADDR_BITS of U0 : label is 16;
  attribute DPRAM_DATA_BITS_WIDTH : integer;
  attribute DPRAM_DATA_BITS_WIDTH of U0 : label is 1;
  attribute RAM_ADDRESS_WIDTH : integer;
  attribute RAM_ADDRESS_WIDTH of U0 : label is 16;
  attribute RAM_DATA_WIDTH : integer;
  attribute RAM_DATA_WIDTH of U0 : label is 8;
  attribute UART_BYTES_TO_RECEIVE : integer;
  attribute UART_BYTES_TO_RECEIVE of U0 : label is 32768;
  attribute UART_COORDS_WIDTH : integer;
  attribute UART_COORDS_WIDTH of U0 : label is 8;
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_clk, INSERT_VIP 0";
  attribute x_interface_info of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute x_interface_parameter of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of wiz_rst : signal is "xilinx.com:signal:reset:1.0 wiz_rst RST";
  attribute x_interface_parameter of wiz_rst : signal is "XIL_INTERFACENAME wiz_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
U0: entity work.design_1_top_level_0_0_top_level
     port map (
      JA1 => JA1,
      JA4 => JA4,
      blu_out_tl(1 downto 0) => blu_out_tl(1 downto 0),
      clk => clk,
      clk_wiz => clk_wiz,
      grn_out_tl(2 downto 0) => grn_out_tl(2 downto 0),
      hs_tl => hs_tl,
      matrix_btn_col_tl(3 downto 0) => matrix_btn_col_tl(3 downto 0),
      red_out_tl(2 downto 0) => red_out_tl(2 downto 0),
      rst => rst,
      rx => rx,
      tx => tx,
      vs_tl => vs_tl,
      wiz_rst => wiz_rst
    );
end STRUCTURE;
