<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>MIV_RV32IMA_L1_AXI</name><vendor>Microsemi</vendor><library>MiV</library><version>2.1.100</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>test\miv_rv32ima_l1_axi_axi4buffer_1.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>test\miv_rv32ima_l1_axi_axi4fragmenter.v</name><fileType>verilogSource</fileType></file><file fileid="2"><name>test\miv_rv32ima_l1_axi_axi4ram.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>test\miv_rv32ima_l1_axi_mem.v</name><fileType>verilogSource</fileType></file><file fileid="4"><name>test\miv_rv32ima_l1_axi_mem_ext.v</name><fileType>verilogSource</fileType></file><file fileid="5"><name>test\miv_rv32ima_l1_axi_queue_22.v</name><fileType>verilogSource</fileType></file><file fileid="6"><name>test\miv_rv32ima_l1_axi_queue_3.v</name><fileType>verilogSource</fileType></file><file fileid="7"><name>test\miv_rv32ima_l1_axi_queue_39.v</name><fileType>verilogSource</fileType></file><file fileid="8"><name>test\miv_rv32ima_l1_axi_queue_41.v</name><fileType>verilogSource</fileType></file><file fileid="9"><name>test\miv_rv32ima_l1_axi_queue_43.v</name><fileType>verilogSource</fileType></file><file fileid="10"><name>test\miv_rv32ima_l1_axi_queue_44.v</name><fileType>verilogSource</fileType></file><file fileid="11"><name>test\miv_rv32ima_l1_axi_sim_aximem.v</name><fileType>verilogSource</fileType></file><file fileid="12"><name>test\ram_init.mem</name><userFileType>MEM</userFileType></file><file fileid="13"><name>test\wave.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="14"><name>test\zeros_init.mem</name><userFileType>MEM</userFileType></file><file fileid="15"><name>test\run_vlog.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"/></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>