\label{sec:is}

The interface signals of the Tiny Yolo V3 accelerator core are described in the 
following tables.

\begin{table}[H]
  \centering
  \begin{tabular}{|l|l|r|p{10.5cm}|}
    
    \hline
    \rowcolor{iob-green}
    {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

    \input{gen_is_tab}
 
  \end{tabular}
  \caption{General Interface Signals}
  \label{gen_is_tab:is}
\end{table}

%% \begin{table}[H]
%%   \centering
%%   \begin{tabular}{|l|l|r|p{10.5cm}|}
    
%%     \hline
%%     \rowcolor{iob-green}
%%     {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

%%     \input{cpu_nat_s_is_tab}
 
%%   \end{tabular}
%%   \caption{CPU Native Slave Interface Signals}
%%   \label{cpu_nat_s_is_tab:is}
%% \end{table}
\clearpage

%% \begin{table}[H]
%%   \centering
%%   \begin{tabular}{|l|l|r|p{9.5cm}|}
    
%%     \hline
%%     \rowcolor{iob-green}
%%     {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

%%     \input{cpu_axi4lite_s_is_tab}
 
%%   \end{tabular}
%%   \caption{CPU AXI4 Lite Slave Interface Signals}
%%   \label{cpu_axi4lite_s_is_tab:is}
%% \end{table}

\begin{table}[H]
  \centering
  \begin{tabular}{|l|l|r|p{8.5cm}|}
    
    \hline
    \rowcolor{iob-green}
    {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

    \input{axi4_m_is_tab}
 
  \end{tabular}
  \caption{AXI4 Master Interface Signals (Cache and DMA)}
  \label{axi4_m_is_tab:is}
\end{table}


\begin{table}[H]
  \centering
  \begin{tabular}{|l|l|r|p{8.5cm}|}
    
    \hline
    \rowcolor{iob-green}
    {\bf Name} & {\bf Direction} & {\bf Width} & {\bf Description}  \\ \hline \hline

    \input{uart_is_tab}
 
  \end{tabular}
  \caption{UART Interface Signals}
  \label{uart_is_tab:is}
\end{table}
