{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 14:50:05 2021 " "Info: Processing started: Fri Mar 26 14:50:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[30\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[30\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[31\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[31\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[29\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[29\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[28\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[28\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[26\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[26\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[27\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[27\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[24\] " "Warning: Node \"storesize:storesize\|saida\[24\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[25\] " "Warning: Node \"storesize:storesize\|saida\[25\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[26\] " "Warning: Node \"storesize:storesize\|saida\[26\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[27\] " "Warning: Node \"storesize:storesize\|saida\[27\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[28\] " "Warning: Node \"storesize:storesize\|saida\[28\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[29\] " "Warning: Node \"storesize:storesize\|saida\[29\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[30\] " "Warning: Node \"storesize:storesize\|saida\[30\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[31\] " "Warning: Node \"storesize:storesize\|saida\[31\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[0\] " "Warning: Node \"storesize:storesize\|saida\[0\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[1\] " "Warning: Node \"storesize:storesize\|saida\[1\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[2\] " "Warning: Node \"storesize:storesize\|saida\[2\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[3\] " "Warning: Node \"storesize:storesize\|saida\[3\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[4\] " "Warning: Node \"storesize:storesize\|saida\[4\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[5\] " "Warning: Node \"storesize:storesize\|saida\[5\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[6\] " "Warning: Node \"storesize:storesize\|saida\[6\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[7\] " "Warning: Node \"storesize:storesize\|saida\[7\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[24\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[24\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[25\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[25\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[0\] " "Warning: Node \"MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[0\]\" is a latch" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[1\] " "Warning: Node \"MuxExceptionAddress:MuxExceptionAddress\|MuxExceptionAddressOut\[1\]\" is a latch" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[22\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[22\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[23\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[23\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[2\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[2\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[3\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[3\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[4\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[4\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[5\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[5\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[6\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[6\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[16\] " "Warning: Node \"storesize:storesize\|saida\[16\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[17\] " "Warning: Node \"storesize:storesize\|saida\[17\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[18\] " "Warning: Node \"storesize:storesize\|saida\[18\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[19\] " "Warning: Node \"storesize:storesize\|saida\[19\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[20\] " "Warning: Node \"storesize:storesize\|saida\[20\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[21\] " "Warning: Node \"storesize:storesize\|saida\[21\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[22\] " "Warning: Node \"storesize:storesize\|saida\[22\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[23\] " "Warning: Node \"storesize:storesize\|saida\[23\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[8\] " "Warning: Node \"storesize:storesize\|saida\[8\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[9\] " "Warning: Node \"storesize:storesize\|saida\[9\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[10\] " "Warning: Node \"storesize:storesize\|saida\[10\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[11\] " "Warning: Node \"storesize:storesize\|saida\[11\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[12\] " "Warning: Node \"storesize:storesize\|saida\[12\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[13\] " "Warning: Node \"storesize:storesize\|saida\[13\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[14\] " "Warning: Node \"storesize:storesize\|saida\[14\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[15\] " "Warning: Node \"storesize:storesize\|saida\[15\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[21\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[21\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[20\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[20\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[1\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[1\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[7\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[7\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[1\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[0\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[19\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[19\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[18\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[18\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[10\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[10\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[13\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[13\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[8\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[8\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[11\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[11\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[9\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[9\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[12\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[12\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[6\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[6\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[7\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[7\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[2\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[5\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[5\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[3\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[4\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[26\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[26\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[14\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[14\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[20\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[20\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[30\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[30\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[16\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[16\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[17\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[17\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[31\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[31\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[18\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[18\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[19\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[19\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[16\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[16\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[15\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[15\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[17\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[17\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[28\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[28\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[27\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[27\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[29\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[29\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[23\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[23\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[24\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[24\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[22\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[22\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[21\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[21\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[25\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[25\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[15\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[15\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[14\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[14\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[1\] " "Warning: Node \"loadsize:loadsize\|saida\[1\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[0\] " "Warning: Node \"loadsize:loadsize\|saida\[0\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[13\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[13\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[12\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[12\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[10\] " "Warning: Node \"loadsize:loadsize\|saida\[10\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[13\] " "Warning: Node \"loadsize:loadsize\|saida\[13\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[8\] " "Warning: Node \"loadsize:loadsize\|saida\[8\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[11\] " "Warning: Node \"loadsize:loadsize\|saida\[11\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[9\] " "Warning: Node \"loadsize:loadsize\|saida\[9\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[12\] " "Warning: Node \"loadsize:loadsize\|saida\[12\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[6\] " "Warning: Node \"loadsize:loadsize\|saida\[6\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[7\] " "Warning: Node \"loadsize:loadsize\|saida\[7\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[2\] " "Warning: Node \"loadsize:loadsize\|saida\[2\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[5\] " "Warning: Node \"loadsize:loadsize\|saida\[5\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[3\] " "Warning: Node \"loadsize:loadsize\|saida\[3\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[4\] " "Warning: Node \"loadsize:loadsize\|saida\[4\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[26\] " "Warning: Node \"loadsize:loadsize\|saida\[26\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[14\] " "Warning: Node \"loadsize:loadsize\|saida\[14\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[20\] " "Warning: Node \"loadsize:loadsize\|saida\[20\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[30\] " "Warning: Node \"loadsize:loadsize\|saida\[30\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[11\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[11\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[10\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[10\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[31\] " "Warning: Node \"loadsize:loadsize\|saida\[31\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[18\] " "Warning: Node \"loadsize:loadsize\|saida\[18\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[19\] " "Warning: Node \"loadsize:loadsize\|saida\[19\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[16\] " "Warning: Node \"loadsize:loadsize\|saida\[16\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[15\] " "Warning: Node \"loadsize:loadsize\|saida\[15\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[17\] " "Warning: Node \"loadsize:loadsize\|saida\[17\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[28\] " "Warning: Node \"loadsize:loadsize\|saida\[28\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[27\] " "Warning: Node \"loadsize:loadsize\|saida\[27\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[29\] " "Warning: Node \"loadsize:loadsize\|saida\[29\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[23\] " "Warning: Node \"loadsize:loadsize\|saida\[23\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[24\] " "Warning: Node \"loadsize:loadsize\|saida\[24\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[22\] " "Warning: Node \"loadsize:loadsize\|saida\[22\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[21\] " "Warning: Node \"loadsize:loadsize\|saida\[21\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[25\] " "Warning: Node \"loadsize:loadsize\|saida\[25\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[8\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[8\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[9\] " "Warning: Node \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[9\]\" is a latch" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "25 " "Warning: Found 25 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|Equal0~0 " "Info: Detected gated clock \"loadsize:loadsize\|Equal0~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|saida\[7\]~0 " "Info: Detected gated clock \"loadsize:loadsize\|saida\[7\]~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|saida\[7\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegDest:MuxRegDest\|Mux5~0 " "Info: Detected gated clock \"MuxRegDest:MuxRegDest\|Mux5~0\" as buffer" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegDest:MuxRegDest\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[0\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[3\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[3\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegData:MuxRegData\|Mux32~0 " "Info: Detected gated clock \"MuxRegData:MuxRegData\|Mux32~0\" as buffer" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegData:MuxRegData\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ExceptionAddress\[1\] " "Info: Detected ripple clock \"Controle:Controle\|ExceptionAddress\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ExceptionAddress\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxExceptionAddress:MuxExceptionAddress\|Mux0~0 " "Info: Detected gated clock \"MuxExceptionAddress:MuxExceptionAddress\|Mux0~0\" as buffer" {  } { { "Muxes/MuxExceptionAddress.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxExceptionAddress.v" 6 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxExceptionAddress:MuxExceptionAddress\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ExceptionAddress\[0\] " "Info: Detected ripple clock \"Controle:Controle\|ExceptionAddress\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ExceptionAddress\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "storesize:storesize\|saida\[31\]~0 " "Info: Detected gated clock \"storesize:storesize\|saida\[31\]~0\" as buffer" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "storesize:storesize\|saida\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|SSControl\[0\] " "Info: Detected ripple clock \"Controle:Controle\|SSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|SSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|SSControl\[1\] " "Info: Detected ripple clock \"Controle:Controle\|SSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|SSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxALUSrcB:MuxALUSrcB\|Mux32~0 " "Info: Detected gated clock \"MuxALUSrcB:MuxALUSrcB\|Mux32~0\" as buffer" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxALUSrcB:MuxALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[2\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[0\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[1\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxALUSrcA:MuxALUSrcA\|Mux32~0 " "Info: Detected gated clock \"MuxALUSrcA:MuxALUSrcA\|Mux32~0\" as buffer" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxALUSrcA:MuxALUSrcA\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcA\[1\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcA\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcA\[0\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcA\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] register Controle:Controle\|PCWrite 40.69 MHz 24.576 ns Internal " "Info: Clock \"clock\" has Internal fmax of 40.69 MHz between source register \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]\" and destination register \"Controle:Controle\|PCWrite\" (period= 24.576 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.007 ns + Longest register register " "Info: + Longest register to register delay is 8.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] 1 REG LCCOMB_X22_Y14_N6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 5; REG Node = 'MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.053 ns) 0.376 ns Ula32:Alu\|carry_temp\[0\]~1 2 COMB LCCOMB_X22_Y14_N16 6 " "Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[0\]~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.376 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] Ula32:Alu|carry_temp[0]~1 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.053 ns) 0.669 ns Ula32:Alu\|carry_temp\[2\]~4 3 COMB LCCOMB_X22_Y14_N4 2 " "Info: 3: + IC(0.240 ns) + CELL(0.053 ns) = 0.669 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[2\]~4'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.293 ns" { Ula32:Alu|carry_temp[0]~1 Ula32:Alu|carry_temp[2]~4 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.225 ns) 1.203 ns Ula32:Alu\|carry_temp\[4\]~7 4 COMB LCCOMB_X22_Y14_N12 2 " "Info: 4: + IC(0.309 ns) + CELL(0.225 ns) = 1.203 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[4\]~7'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:Alu|carry_temp[2]~4 Ula32:Alu|carry_temp[4]~7 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.154 ns) 1.573 ns Ula32:Alu\|carry_temp\[7\]~10 5 COMB LCCOMB_X22_Y14_N0 4 " "Info: 5: + IC(0.216 ns) + CELL(0.154 ns) = 1.573 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~10'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.370 ns" { Ula32:Alu|carry_temp[4]~7 Ula32:Alu|carry_temp[7]~10 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.843 ns Ula32:Alu\|carry_temp\[9\]~11 6 COMB LCCOMB_X22_Y14_N20 6 " "Info: 6: + IC(0.217 ns) + CELL(0.053 ns) = 1.843 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~11'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 2.123 ns Ula32:Alu\|carry_temp\[11\]~12 7 COMB LCCOMB_X22_Y14_N10 6 " "Info: 7: + IC(0.227 ns) + CELL(0.053 ns) = 2.123 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~12'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.398 ns Ula32:Alu\|carry_temp\[13\]~13 8 COMB LCCOMB_X22_Y14_N28 6 " "Info: 8: + IC(0.222 ns) + CELL(0.053 ns) = 2.398 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~13'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.053 ns) 3.305 ns Ula32:Alu\|carry_temp\[15\]~14 9 COMB LCCOMB_X17_Y13_N0 6 " "Info: 9: + IC(0.854 ns) + CELL(0.053 ns) = 3.305 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~14'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 3.591 ns Ula32:Alu\|carry_temp\[17\]~15 10 COMB LCCOMB_X17_Y13_N20 7 " "Info: 10: + IC(0.233 ns) + CELL(0.053 ns) = 3.591 ns; Loc. = LCCOMB_X17_Y13_N20; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~15'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 3.866 ns Ula32:Alu\|carry_temp\[19\]~16 11 COMB LCCOMB_X17_Y13_N26 7 " "Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 3.866 ns; Loc. = LCCOMB_X17_Y13_N26; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~16'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 4.131 ns Ula32:Alu\|carry_temp\[21\]~17 12 COMB LCCOMB_X17_Y13_N30 7 " "Info: 12: + IC(0.212 ns) + CELL(0.053 ns) = 4.131 ns; Loc. = LCCOMB_X17_Y13_N30; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~17'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 4.409 ns Ula32:Alu\|carry_temp\[23\]~18 13 COMB LCCOMB_X17_Y13_N16 7 " "Info: 13: + IC(0.225 ns) + CELL(0.053 ns) = 4.409 ns; Loc. = LCCOMB_X17_Y13_N16; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~18'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 4.694 ns Ula32:Alu\|carry_temp\[25\]~19 14 COMB LCCOMB_X17_Y13_N4 7 " "Info: 14: + IC(0.232 ns) + CELL(0.053 ns) = 4.694 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~19'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.965 ns Ula32:Alu\|carry_temp\[27\]~20 15 COMB LCCOMB_X17_Y13_N10 7 " "Info: 15: + IC(0.218 ns) + CELL(0.053 ns) = 4.965 ns; Loc. = LCCOMB_X17_Y13_N10; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~20'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.053 ns) 5.825 ns Ula32:Alu\|carry_temp\[29\]~21 16 COMB LCCOMB_X14_Y11_N4 9 " "Info: 16: + IC(0.807 ns) + CELL(0.053 ns) = 5.825 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 9; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~21'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { Ula32:Alu|carry_temp[27]~20 Ula32:Alu|carry_temp[29]~21 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 6.110 ns Ula32:Alu\|carry_temp\[30\]~22 17 COMB LCCOMB_X14_Y11_N8 18 " "Info: 17: + IC(0.232 ns) + CELL(0.053 ns) = 6.110 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 18; COMB Node = 'Ula32:Alu\|carry_temp\[30\]~22'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:Alu|carry_temp[29]~21 Ula32:Alu|carry_temp[30]~22 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.154 ns) 6.493 ns Controle:Controle\|Selector27~1 18 COMB LCCOMB_X14_Y11_N30 2 " "Info: 18: + IC(0.229 ns) + CELL(0.154 ns) = 6.493 ns; Loc. = LCCOMB_X14_Y11_N30; Fanout = 2; COMB Node = 'Controle:Controle\|Selector27~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.383 ns" { Ula32:Alu|carry_temp[30]~22 Controle:Controle|Selector27~1 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 6.767 ns Controle:Controle\|Selector27~5 19 COMB LCCOMB_X14_Y11_N0 2 " "Info: 19: + IC(0.221 ns) + CELL(0.053 ns) = 6.767 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 2; COMB Node = 'Controle:Controle\|Selector27~5'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Controle:Controle|Selector27~1 Controle:Controle|Selector27~5 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 7.054 ns Controle:Controle\|Selector27~6 20 COMB LCCOMB_X14_Y11_N20 2 " "Info: 20: + IC(0.234 ns) + CELL(0.053 ns) = 7.054 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 2; COMB Node = 'Controle:Controle\|Selector27~6'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Controle:Controle|Selector27~5 Controle:Controle|Selector27~6 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 7.322 ns Controle:Controle\|Selector27~7 21 COMB LCCOMB_X14_Y11_N26 1 " "Info: 21: + IC(0.215 ns) + CELL(0.053 ns) = 7.322 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 1; COMB Node = 'Controle:Controle\|Selector27~7'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Controle:Controle|Selector27~6 Controle:Controle|Selector27~7 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 7.588 ns Controle:Controle\|Selector27~8 22 COMB LCCOMB_X14_Y11_N14 1 " "Info: 22: + IC(0.213 ns) + CELL(0.053 ns) = 7.588 ns; Loc. = LCCOMB_X14_Y11_N14; Fanout = 1; COMB Node = 'Controle:Controle\|Selector27~8'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Controle:Controle|Selector27~7 Controle:Controle|Selector27~8 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 7.852 ns Controle:Controle\|Selector27~2 23 COMB LCCOMB_X14_Y11_N16 1 " "Info: 23: + IC(0.211 ns) + CELL(0.053 ns) = 7.852 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'Controle:Controle\|Selector27~2'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Controle:Controle|Selector27~8 Controle:Controle|Selector27~2 } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.007 ns Controle:Controle\|PCWrite 24 REG LCFF_X14_Y11_N17 8 " "Info: 24: + IC(0.000 ns) + CELL(0.155 ns) = 8.007 ns; Loc. = LCFF_X14_Y11_N17; Fanout = 8; REG Node = 'Controle:Controle\|PCWrite'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Controle:Controle|Selector27~2 Controle:Controle|PCWrite } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.695 ns ( 21.17 % ) " "Info: Total cell delay = 1.695 ns ( 21.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.312 ns ( 78.83 % ) " "Info: Total interconnect delay = 6.312 ns ( 78.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.007 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] Ula32:Alu|carry_temp[0]~1 Ula32:Alu|carry_temp[2]~4 Ula32:Alu|carry_temp[4]~7 Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 Ula32:Alu|carry_temp[29]~21 Ula32:Alu|carry_temp[30]~22 Controle:Controle|Selector27~1 Controle:Controle|Selector27~5 Controle:Controle|Selector27~6 Controle:Controle|Selector27~7 Controle:Controle|Selector27~8 Controle:Controle|Selector27~2 Controle:Controle|PCWrite } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "8.007 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} Ula32:Alu|carry_temp[0]~1 {} Ula32:Alu|carry_temp[2]~4 {} Ula32:Alu|carry_temp[4]~7 {} Ula32:Alu|carry_temp[7]~10 {} Ula32:Alu|carry_temp[9]~11 {} Ula32:Alu|carry_temp[11]~12 {} Ula32:Alu|carry_temp[13]~13 {} Ula32:Alu|carry_temp[15]~14 {} Ula32:Alu|carry_temp[17]~15 {} Ula32:Alu|carry_temp[19]~16 {} Ula32:Alu|carry_temp[21]~17 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~19 {} Ula32:Alu|carry_temp[27]~20 {} Ula32:Alu|carry_temp[29]~21 {} Ula32:Alu|carry_temp[30]~22 {} Controle:Controle|Selector27~1 {} Controle:Controle|Selector27~5 {} Controle:Controle|Selector27~6 {} Controle:Controle|Selector27~7 {} Controle:Controle|Selector27~8 {} Controle:Controle|Selector27~2 {} Controle:Controle|PCWrite {} } { 0.000ns 0.323ns 0.240ns 0.309ns 0.216ns 0.217ns 0.227ns 0.222ns 0.854ns 0.233ns 0.222ns 0.212ns 0.225ns 0.232ns 0.218ns 0.807ns 0.232ns 0.229ns 0.221ns 0.234ns 0.215ns 0.213ns 0.211ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.225ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.191 ns - Smallest " "Info: - Smallest clock skew is -4.191 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.464 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1786 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1786; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns Controle:Controle\|PCWrite 3 REG LCFF_X14_Y11_N17 8 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X14_Y11_N17; Fanout = 8; REG Node = 'Controle:Controle\|PCWrite'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clock~clkctrl Controle:Controle|PCWrite } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl Controle:Controle|PCWrite } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|PCWrite {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.655 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.712 ns) 2.579 ns Controle:Controle\|ALUSrcA\[1\] 2 REG LCFF_X9_Y10_N23 34 " "Info: 2: + IC(1.013 ns) + CELL(0.712 ns) = 2.579 ns; Loc. = LCFF_X9_Y10_N23; Fanout = 34; REG Node = 'Controle:Controle\|ALUSrcA\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { clock Controle:Controle|ALUSrcA[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.228 ns) 3.975 ns MuxALUSrcA:MuxALUSrcA\|Mux32~0 3 COMB LCCOMB_X14_Y16_N6 1 " "Info: 3: + IC(1.168 ns) + CELL(0.228 ns) = 3.975 ns; Loc. = LCCOMB_X14_Y16_N6; Fanout = 1; COMB Node = 'MuxALUSrcA:MuxALUSrcA\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.000 ns) 5.671 ns MuxALUSrcA:MuxALUSrcA\|Mux32~0clkctrl 4 COMB CLKCTRL_G14 32 " "Info: 4: + IC(1.696 ns) + CELL(0.000 ns) = 5.671 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'MuxALUSrcA:MuxALUSrcA\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.053 ns) 6.655 ns MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] 5 REG LCCOMB_X22_Y14_N6 5 " "Info: 5: + IC(0.931 ns) + CELL(0.053 ns) = 6.655 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 5; REG Node = 'MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 27.75 % ) " "Info: Total cell delay = 1.847 ns ( 27.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.808 ns ( 72.25 % ) " "Info: Total interconnect delay = 4.808 ns ( 72.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.655 ns" { clock Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.655 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcA[1] {} MuxALUSrcA:MuxALUSrcA|Mux32~0 {} MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl {} MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} } { 0.000ns 0.000ns 1.013ns 1.168ns 1.696ns 0.931ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl Controle:Controle|PCWrite } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|PCWrite {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.655 ns" { clock Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.655 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcA[1] {} MuxALUSrcA:MuxALUSrcA|Mux32~0 {} MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl {} MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} } { 0.000ns 0.000ns 1.013ns 1.168ns 1.696ns 0.931ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 5 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.007 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] Ula32:Alu|carry_temp[0]~1 Ula32:Alu|carry_temp[2]~4 Ula32:Alu|carry_temp[4]~7 Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 Ula32:Alu|carry_temp[29]~21 Ula32:Alu|carry_temp[30]~22 Controle:Controle|Selector27~1 Controle:Controle|Selector27~5 Controle:Controle|Selector27~6 Controle:Controle|Selector27~7 Controle:Controle|Selector27~8 Controle:Controle|Selector27~2 Controle:Controle|PCWrite } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "8.007 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} Ula32:Alu|carry_temp[0]~1 {} Ula32:Alu|carry_temp[2]~4 {} Ula32:Alu|carry_temp[4]~7 {} Ula32:Alu|carry_temp[7]~10 {} Ula32:Alu|carry_temp[9]~11 {} Ula32:Alu|carry_temp[11]~12 {} Ula32:Alu|carry_temp[13]~13 {} Ula32:Alu|carry_temp[15]~14 {} Ula32:Alu|carry_temp[17]~15 {} Ula32:Alu|carry_temp[19]~16 {} Ula32:Alu|carry_temp[21]~17 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~19 {} Ula32:Alu|carry_temp[27]~20 {} Ula32:Alu|carry_temp[29]~21 {} Ula32:Alu|carry_temp[30]~22 {} Controle:Controle|Selector27~1 {} Controle:Controle|Selector27~5 {} Controle:Controle|Selector27~6 {} Controle:Controle|Selector27~7 {} Controle:Controle|Selector27~8 {} Controle:Controle|Selector27~2 {} Controle:Controle|PCWrite {} } { 0.000ns 0.323ns 0.240ns 0.309ns 0.216ns 0.217ns 0.227ns 0.222ns 0.854ns 0.233ns 0.222ns 0.212ns 0.225ns 0.232ns 0.218ns 0.807ns 0.232ns 0.229ns 0.221ns 0.234ns 0.215ns 0.213ns 0.211ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.225ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl Controle:Controle|PCWrite } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|PCWrite {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.655 ns" { clock Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.655 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcA[1] {} MuxALUSrcA:MuxALUSrcA|Mux32~0 {} MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl {} MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} } { 0.000ns 0.000ns 1.013ns 1.168ns 1.696ns 0.931ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:MDR\|Saida\[22\] loadsize:loadsize\|saida\[22\] clock 3.263 ns " "Info: Found hold time violation between source  pin or register \"Registrador:MDR\|Saida\[22\]\" and destination pin or register \"loadsize:loadsize\|saida\[22\]\" for clock \"clock\" (Hold time is 3.263 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.195 ns + Largest " "Info: + Largest clock skew is 4.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.658 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.712 ns) 2.809 ns Controle:Controle\|LSControl\[0\] 2 REG LCFF_X18_Y7_N5 4 " "Info: 2: + IC(1.243 ns) + CELL(0.712 ns) = 2.809 ns; Loc. = LCFF_X18_Y7_N5; Fanout = 4; REG Node = 'Controle:Controle\|LSControl\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { clock Controle:Controle|LSControl[0] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.228 ns) 3.996 ns loadsize:loadsize\|Equal0~0 3 COMB LCCOMB_X19_Y15_N6 1 " "Info: 3: + IC(0.959 ns) + CELL(0.228 ns) = 3.996 ns; Loc. = LCCOMB_X19_Y15_N6; Fanout = 1; COMB Node = 'loadsize:loadsize\|Equal0~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { Controle:Controle|LSControl[0] loadsize:loadsize|Equal0~0 } "NODE_NAME" } } { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.000 ns) 5.742 ns loadsize:loadsize\|Equal0~0clkctrl 4 COMB CLKCTRL_G13 16 " "Info: 4: + IC(1.746 ns) + CELL(0.000 ns) = 5.742 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'loadsize:loadsize\|Equal0~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { loadsize:loadsize|Equal0~0 loadsize:loadsize|Equal0~0clkctrl } "NODE_NAME" } } { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.053 ns) 6.658 ns loadsize:loadsize\|saida\[22\] 5 REG LCCOMB_X17_Y17_N30 1 " "Info: 5: + IC(0.863 ns) + CELL(0.053 ns) = 6.658 ns; Loc. = LCCOMB_X17_Y17_N30; Fanout = 1; REG Node = 'loadsize:loadsize\|saida\[22\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { loadsize:loadsize|Equal0~0clkctrl loadsize:loadsize|saida[22] } "NODE_NAME" } } { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 27.74 % ) " "Info: Total cell delay = 1.847 ns ( 27.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.811 ns ( 72.26 % ) " "Info: Total interconnect delay = 4.811 ns ( 72.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { clock Controle:Controle|LSControl[0] loadsize:loadsize|Equal0~0 loadsize:loadsize|Equal0~0clkctrl loadsize:loadsize|saida[22] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.658 ns" { clock {} clock~combout {} Controle:Controle|LSControl[0] {} loadsize:loadsize|Equal0~0 {} loadsize:loadsize|Equal0~0clkctrl {} loadsize:loadsize|saida[22] {} } { 0.000ns 0.000ns 1.243ns 0.959ns 1.746ns 0.863ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.463 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1786 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1786; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns Registrador:MDR\|Saida\[22\] 3 REG LCFF_X17_Y15_N25 5 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X17_Y15_N25; Fanout = 5; REG Node = 'Registrador:MDR\|Saida\[22\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clock~clkctrl Registrador:MDR|Saida[22] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:MDR|Saida[22] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[22] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { clock Controle:Controle|LSControl[0] loadsize:loadsize|Equal0~0 loadsize:loadsize|Equal0~0clkctrl loadsize:loadsize|saida[22] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.658 ns" { clock {} clock~combout {} Controle:Controle|LSControl[0] {} loadsize:loadsize|Equal0~0 {} loadsize:loadsize|Equal0~0clkctrl {} loadsize:loadsize|saida[22] {} } { 0.000ns 0.000ns 1.243ns 0.959ns 1.746ns 0.863ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:MDR|Saida[22] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[22] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.838 ns - Shortest register register " "Info: - Shortest register to register delay is 0.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:MDR\|Saida\[22\] 1 REG LCFF_X17_Y15_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y15_N25; Fanout = 5; REG Node = 'Registrador:MDR\|Saida\[22\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:MDR|Saida[22] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.228 ns) 0.838 ns loadsize:loadsize\|saida\[22\] 2 REG LCCOMB_X17_Y17_N30 1 " "Info: 2: + IC(0.610 ns) + CELL(0.228 ns) = 0.838 ns; Loc. = LCCOMB_X17_Y17_N30; Fanout = 1; REG Node = 'loadsize:loadsize\|saida\[22\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { Registrador:MDR|Saida[22] loadsize:loadsize|saida[22] } "NODE_NAME" } } { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 27.21 % ) " "Info: Total cell delay = 0.228 ns ( 27.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.610 ns ( 72.79 % ) " "Info: Total interconnect delay = 0.610 ns ( 72.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { Registrador:MDR|Saida[22] loadsize:loadsize|saida[22] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.838 ns" { Registrador:MDR|Saida[22] {} loadsize:loadsize|saida[22] {} } { 0.000ns 0.610ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { clock Controle:Controle|LSControl[0] loadsize:loadsize|Equal0~0 loadsize:loadsize|Equal0~0clkctrl loadsize:loadsize|saida[22] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.658 ns" { clock {} clock~combout {} Controle:Controle|LSControl[0] {} loadsize:loadsize|Equal0~0 {} loadsize:loadsize|Equal0~0clkctrl {} loadsize:loadsize|saida[22] {} } { 0.000ns 0.000ns 1.243ns 0.959ns 1.746ns 0.863ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:MDR|Saida[22] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[22] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { Registrador:MDR|Saida[22] loadsize:loadsize|saida[22] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.838 ns" { Registrador:MDR|Saida[22] {} loadsize:loadsize|saida[22] {} } { 0.000ns 0.610ns } { 0.000ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "multiplier:multiplier\|hi\[28\] reset clock 7.740 ns register " "Info: tsu for register \"multiplier:multiplier\|hi\[28\]\" (data pin = \"reset\", clock pin = \"clock\") is 7.740 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.134 ns + Longest pin register " "Info: + Longest pin to register delay is 10.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 228 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 228; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.856 ns) + CELL(0.545 ns) 6.275 ns multiplier:multiplier\|Add0~3 2 COMB LCCOMB_X26_Y20_N0 2 " "Info: 2: + IC(4.856 ns) + CELL(0.545 ns) = 6.275 ns; Loc. = LCCOMB_X26_Y20_N0; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~3'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { reset multiplier:multiplier|Add0~3 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.310 ns multiplier:multiplier\|Add0~7 3 COMB LCCOMB_X26_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.310 ns; Loc. = LCCOMB_X26_Y20_N2; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~7'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~3 multiplier:multiplier|Add0~7 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.345 ns multiplier:multiplier\|Add0~11 4 COMB LCCOMB_X26_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.345 ns; Loc. = LCCOMB_X26_Y20_N4; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~11'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~7 multiplier:multiplier|Add0~11 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.380 ns multiplier:multiplier\|Add0~15 5 COMB LCCOMB_X26_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.380 ns; Loc. = LCCOMB_X26_Y20_N6; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~15'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~11 multiplier:multiplier|Add0~15 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.415 ns multiplier:multiplier\|Add0~19 6 COMB LCCOMB_X26_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.415 ns; Loc. = LCCOMB_X26_Y20_N8; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~19'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~15 multiplier:multiplier|Add0~19 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.450 ns multiplier:multiplier\|Add0~23 7 COMB LCCOMB_X26_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.450 ns; Loc. = LCCOMB_X26_Y20_N10; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~23'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~19 multiplier:multiplier|Add0~23 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.485 ns multiplier:multiplier\|Add0~27 8 COMB LCCOMB_X26_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.485 ns; Loc. = LCCOMB_X26_Y20_N12; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~27'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~23 multiplier:multiplier|Add0~27 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 6.609 ns multiplier:multiplier\|Add0~31 9 COMB LCCOMB_X26_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 6.609 ns; Loc. = LCCOMB_X26_Y20_N14; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~31'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { multiplier:multiplier|Add0~27 multiplier:multiplier|Add0~31 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.644 ns multiplier:multiplier\|Add0~35 10 COMB LCCOMB_X26_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.644 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~35'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~31 multiplier:multiplier|Add0~35 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.679 ns multiplier:multiplier\|Add0~39 11 COMB LCCOMB_X26_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.679 ns; Loc. = LCCOMB_X26_Y20_N18; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~39'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~35 multiplier:multiplier|Add0~39 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.714 ns multiplier:multiplier\|Add0~43 12 COMB LCCOMB_X26_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.714 ns; Loc. = LCCOMB_X26_Y20_N20; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~43'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~39 multiplier:multiplier|Add0~43 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.749 ns multiplier:multiplier\|Add0~47 13 COMB LCCOMB_X26_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.749 ns; Loc. = LCCOMB_X26_Y20_N22; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~47'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~43 multiplier:multiplier|Add0~47 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.784 ns multiplier:multiplier\|Add0~51 14 COMB LCCOMB_X26_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.784 ns; Loc. = LCCOMB_X26_Y20_N24; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~51'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~47 multiplier:multiplier|Add0~51 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.819 ns multiplier:multiplier\|Add0~55 15 COMB LCCOMB_X26_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 6.819 ns; Loc. = LCCOMB_X26_Y20_N26; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~55'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~51 multiplier:multiplier|Add0~55 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.854 ns multiplier:multiplier\|Add0~59 16 COMB LCCOMB_X26_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 6.854 ns; Loc. = LCCOMB_X26_Y20_N28; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~59'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~55 multiplier:multiplier|Add0~59 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 7.032 ns multiplier:multiplier\|Add0~63 17 COMB LCCOMB_X26_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.178 ns) = 7.032 ns; Loc. = LCCOMB_X26_Y20_N30; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~63'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { multiplier:multiplier|Add0~59 multiplier:multiplier|Add0~63 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.067 ns multiplier:multiplier\|Add0~67 18 COMB LCCOMB_X26_Y19_N16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 7.067 ns; Loc. = LCCOMB_X26_Y19_N16; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~67'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~63 multiplier:multiplier|Add0~67 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.102 ns multiplier:multiplier\|Add0~71 19 COMB LCCOMB_X26_Y19_N18 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 7.102 ns; Loc. = LCCOMB_X26_Y19_N18; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~71'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~67 multiplier:multiplier|Add0~71 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.137 ns multiplier:multiplier\|Add0~75 20 COMB LCCOMB_X26_Y19_N20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 7.137 ns; Loc. = LCCOMB_X26_Y19_N20; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~75'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~71 multiplier:multiplier|Add0~75 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.172 ns multiplier:multiplier\|Add0~79 21 COMB LCCOMB_X26_Y19_N22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 7.172 ns; Loc. = LCCOMB_X26_Y19_N22; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~79'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~75 multiplier:multiplier|Add0~79 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.207 ns multiplier:multiplier\|Add0~83 22 COMB LCCOMB_X26_Y19_N24 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 7.207 ns; Loc. = LCCOMB_X26_Y19_N24; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~83'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~79 multiplier:multiplier|Add0~83 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.242 ns multiplier:multiplier\|Add0~87 23 COMB LCCOMB_X26_Y19_N26 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 7.242 ns; Loc. = LCCOMB_X26_Y19_N26; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~87'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~83 multiplier:multiplier|Add0~87 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.277 ns multiplier:multiplier\|Add0~91 24 COMB LCCOMB_X26_Y19_N28 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 7.277 ns; Loc. = LCCOMB_X26_Y19_N28; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~91'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~87 multiplier:multiplier|Add0~91 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 7.445 ns multiplier:multiplier\|Add0~95 25 COMB LCCOMB_X26_Y19_N30 2 " "Info: 25: + IC(0.000 ns) + CELL(0.168 ns) = 7.445 ns; Loc. = LCCOMB_X26_Y19_N30; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~95'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { multiplier:multiplier|Add0~91 multiplier:multiplier|Add0~95 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.480 ns multiplier:multiplier\|Add0~99 26 COMB LCCOMB_X26_Y18_N0 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 7.480 ns; Loc. = LCCOMB_X26_Y18_N0; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~99'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~95 multiplier:multiplier|Add0~99 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.515 ns multiplier:multiplier\|Add0~103 27 COMB LCCOMB_X26_Y18_N2 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 7.515 ns; Loc. = LCCOMB_X26_Y18_N2; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~103'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~99 multiplier:multiplier|Add0~103 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.550 ns multiplier:multiplier\|Add0~107 28 COMB LCCOMB_X26_Y18_N4 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 7.550 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~107'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~103 multiplier:multiplier|Add0~107 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.585 ns multiplier:multiplier\|Add0~111 29 COMB LCCOMB_X26_Y18_N6 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 7.585 ns; Loc. = LCCOMB_X26_Y18_N6; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~111'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~107 multiplier:multiplier|Add0~111 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.620 ns multiplier:multiplier\|Add0~115 30 COMB LCCOMB_X26_Y18_N8 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 7.620 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~115'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~111 multiplier:multiplier|Add0~115 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.655 ns multiplier:multiplier\|Add0~119 31 COMB LCCOMB_X26_Y18_N10 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 7.655 ns; Loc. = LCCOMB_X26_Y18_N10; Fanout = 2; COMB Node = 'multiplier:multiplier\|Add0~119'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { multiplier:multiplier|Add0~115 multiplier:multiplier|Add0~119 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.780 ns multiplier:multiplier\|Add0~122 32 COMB LCCOMB_X26_Y18_N12 1 " "Info: 32: + IC(0.000 ns) + CELL(0.125 ns) = 7.780 ns; Loc. = LCCOMB_X26_Y18_N12; Fanout = 1; COMB Node = 'multiplier:multiplier\|Add0~122'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { multiplier:multiplier|Add0~119 multiplier:multiplier|Add0~122 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.366 ns) 9.001 ns multiplier:multiplier\|Selector2~0 33 COMB LCCOMB_X25_Y20_N6 2 " "Info: 33: + IC(0.855 ns) + CELL(0.366 ns) = 9.001 ns; Loc. = LCCOMB_X25_Y20_N6; Fanout = 2; COMB Node = 'multiplier:multiplier\|Selector2~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { multiplier:multiplier|Add0~122 multiplier:multiplier|Selector2~0 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.225 ns) 9.979 ns multiplier:multiplier\|hi\[28\]~feeder 34 COMB LCCOMB_X26_Y21_N2 1 " "Info: 34: + IC(0.753 ns) + CELL(0.225 ns) = 9.979 ns; Loc. = LCCOMB_X26_Y21_N2; Fanout = 1; COMB Node = 'multiplier:multiplier\|hi\[28\]~feeder'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { multiplier:multiplier|Selector2~0 multiplier:multiplier|hi[28]~feeder } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 10.134 ns multiplier:multiplier\|hi\[28\] 35 REG LCFF_X26_Y21_N3 1 " "Info: 35: + IC(0.000 ns) + CELL(0.155 ns) = 10.134 ns; Loc. = LCFF_X26_Y21_N3; Fanout = 1; REG Node = 'multiplier:multiplier\|hi\[28\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { multiplier:multiplier|hi[28]~feeder multiplier:multiplier|hi[28] } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.670 ns ( 36.21 % ) " "Info: Total cell delay = 3.670 ns ( 36.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.464 ns ( 63.79 % ) " "Info: Total interconnect delay = 6.464 ns ( 63.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.134 ns" { reset multiplier:multiplier|Add0~3 multiplier:multiplier|Add0~7 multiplier:multiplier|Add0~11 multiplier:multiplier|Add0~15 multiplier:multiplier|Add0~19 multiplier:multiplier|Add0~23 multiplier:multiplier|Add0~27 multiplier:multiplier|Add0~31 multiplier:multiplier|Add0~35 multiplier:multiplier|Add0~39 multiplier:multiplier|Add0~43 multiplier:multiplier|Add0~47 multiplier:multiplier|Add0~51 multiplier:multiplier|Add0~55 multiplier:multiplier|Add0~59 multiplier:multiplier|Add0~63 multiplier:multiplier|Add0~67 multiplier:multiplier|Add0~71 multiplier:multiplier|Add0~75 multiplier:multiplier|Add0~79 multiplier:multiplier|Add0~83 multiplier:multiplier|Add0~87 multiplier:multiplier|Add0~91 multiplier:multiplier|Add0~95 multiplier:multiplier|Add0~99 multiplier:multiplier|Add0~103 multiplier:multiplier|Add0~107 multiplier:multiplier|Add0~111 multiplier:multiplier|Add0~115 multiplier:multiplier|Add0~119 multiplier:multiplier|Add0~122 multiplier:multiplier|Selector2~0 multiplier:multiplier|hi[28]~feeder multiplier:multiplier|hi[28] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.134 ns" { reset {} reset~combout {} multiplier:multiplier|Add0~3 {} multiplier:multiplier|Add0~7 {} multiplier:multiplier|Add0~11 {} multiplier:multiplier|Add0~15 {} multiplier:multiplier|Add0~19 {} multiplier:multiplier|Add0~23 {} multiplier:multiplier|Add0~27 {} multiplier:multiplier|Add0~31 {} multiplier:multiplier|Add0~35 {} multiplier:multiplier|Add0~39 {} multiplier:multiplier|Add0~43 {} multiplier:multiplier|Add0~47 {} multiplier:multiplier|Add0~51 {} multiplier:multiplier|Add0~55 {} multiplier:multiplier|Add0~59 {} multiplier:multiplier|Add0~63 {} multiplier:multiplier|Add0~67 {} multiplier:multiplier|Add0~71 {} multiplier:multiplier|Add0~75 {} multiplier:multiplier|Add0~79 {} multiplier:multiplier|Add0~83 {} multiplier:multiplier|Add0~87 {} multiplier:multiplier|Add0~91 {} multiplier:multiplier|Add0~95 {} multiplier:multiplier|Add0~99 {} multiplier:multiplier|Add0~103 {} multiplier:multiplier|Add0~107 {} multiplier:multiplier|Add0~111 {} multiplier:multiplier|Add0~115 {} multiplier:multiplier|Add0~119 {} multiplier:multiplier|Add0~122 {} multiplier:multiplier|Selector2~0 {} multiplier:multiplier|hi[28]~feeder {} multiplier:multiplier|hi[28] {} } { 0.000ns 0.000ns 4.856ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.855ns 0.753ns 0.000ns } { 0.000ns 0.874ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.178ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.366ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.484 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1786 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1786; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns multiplier:multiplier\|hi\[28\] 3 REG LCFF_X26_Y21_N3 1 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X26_Y21_N3; Fanout = 1; REG Node = 'multiplier:multiplier\|hi\[28\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl multiplier:multiplier|hi[28] } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl multiplier:multiplier|hi[28] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} multiplier:multiplier|hi[28] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.134 ns" { reset multiplier:multiplier|Add0~3 multiplier:multiplier|Add0~7 multiplier:multiplier|Add0~11 multiplier:multiplier|Add0~15 multiplier:multiplier|Add0~19 multiplier:multiplier|Add0~23 multiplier:multiplier|Add0~27 multiplier:multiplier|Add0~31 multiplier:multiplier|Add0~35 multiplier:multiplier|Add0~39 multiplier:multiplier|Add0~43 multiplier:multiplier|Add0~47 multiplier:multiplier|Add0~51 multiplier:multiplier|Add0~55 multiplier:multiplier|Add0~59 multiplier:multiplier|Add0~63 multiplier:multiplier|Add0~67 multiplier:multiplier|Add0~71 multiplier:multiplier|Add0~75 multiplier:multiplier|Add0~79 multiplier:multiplier|Add0~83 multiplier:multiplier|Add0~87 multiplier:multiplier|Add0~91 multiplier:multiplier|Add0~95 multiplier:multiplier|Add0~99 multiplier:multiplier|Add0~103 multiplier:multiplier|Add0~107 multiplier:multiplier|Add0~111 multiplier:multiplier|Add0~115 multiplier:multiplier|Add0~119 multiplier:multiplier|Add0~122 multiplier:multiplier|Selector2~0 multiplier:multiplier|hi[28]~feeder multiplier:multiplier|hi[28] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.134 ns" { reset {} reset~combout {} multiplier:multiplier|Add0~3 {} multiplier:multiplier|Add0~7 {} multiplier:multiplier|Add0~11 {} multiplier:multiplier|Add0~15 {} multiplier:multiplier|Add0~19 {} multiplier:multiplier|Add0~23 {} multiplier:multiplier|Add0~27 {} multiplier:multiplier|Add0~31 {} multiplier:multiplier|Add0~35 {} multiplier:multiplier|Add0~39 {} multiplier:multiplier|Add0~43 {} multiplier:multiplier|Add0~47 {} multiplier:multiplier|Add0~51 {} multiplier:multiplier|Add0~55 {} multiplier:multiplier|Add0~59 {} multiplier:multiplier|Add0~63 {} multiplier:multiplier|Add0~67 {} multiplier:multiplier|Add0~71 {} multiplier:multiplier|Add0~75 {} multiplier:multiplier|Add0~79 {} multiplier:multiplier|Add0~83 {} multiplier:multiplier|Add0~87 {} multiplier:multiplier|Add0~91 {} multiplier:multiplier|Add0~95 {} multiplier:multiplier|Add0~99 {} multiplier:multiplier|Add0~103 {} multiplier:multiplier|Add0~107 {} multiplier:multiplier|Add0~111 {} multiplier:multiplier|Add0~115 {} multiplier:multiplier|Add0~119 {} multiplier:multiplier|Add0~122 {} multiplier:multiplier|Selector2~0 {} multiplier:multiplier|hi[28]~feeder {} multiplier:multiplier|hi[28] {} } { 0.000ns 0.000ns 4.856ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.855ns 0.753ns 0.000ns } { 0.000ns 0.874ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.178ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.366ns 0.225ns 0.155ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl multiplier:multiplier|hi[28] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} multiplier:multiplier|hi[28] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock MuxMemAddOut\[28\] MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] 17.801 ns register " "Info: tco from clock \"clock\" to destination pin \"MuxMemAddOut\[28\]\" through register \"MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]\" is 17.801 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.655 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.712 ns) 2.579 ns Controle:Controle\|ALUSrcA\[1\] 2 REG LCFF_X9_Y10_N23 34 " "Info: 2: + IC(1.013 ns) + CELL(0.712 ns) = 2.579 ns; Loc. = LCFF_X9_Y10_N23; Fanout = 34; REG Node = 'Controle:Controle\|ALUSrcA\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { clock Controle:Controle|ALUSrcA[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.228 ns) 3.975 ns MuxALUSrcA:MuxALUSrcA\|Mux32~0 3 COMB LCCOMB_X14_Y16_N6 1 " "Info: 3: + IC(1.168 ns) + CELL(0.228 ns) = 3.975 ns; Loc. = LCCOMB_X14_Y16_N6; Fanout = 1; COMB Node = 'MuxALUSrcA:MuxALUSrcA\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.000 ns) 5.671 ns MuxALUSrcA:MuxALUSrcA\|Mux32~0clkctrl 4 COMB CLKCTRL_G14 32 " "Info: 4: + IC(1.696 ns) + CELL(0.000 ns) = 5.671 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'MuxALUSrcA:MuxALUSrcA\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.053 ns) 6.655 ns MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] 5 REG LCCOMB_X22_Y14_N6 5 " "Info: 5: + IC(0.931 ns) + CELL(0.053 ns) = 6.655 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 5; REG Node = 'MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 27.75 % ) " "Info: Total cell delay = 1.847 ns ( 27.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.808 ns ( 72.25 % ) " "Info: Total interconnect delay = 4.808 ns ( 72.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.655 ns" { clock Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.655 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcA[1] {} MuxALUSrcA:MuxALUSrcA|Mux32~0 {} MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl {} MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} } { 0.000ns 0.000ns 1.013ns 1.168ns 1.696ns 0.931ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.146 ns + Longest register pin " "Info: + Longest register to pin delay is 11.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\] 1 REG LCCOMB_X22_Y14_N6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 5; REG Node = 'MuxALUSrcA:MuxALUSrcA\|MuxALUSrcAOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcA.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcA.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.053 ns) 0.376 ns Ula32:Alu\|carry_temp\[0\]~1 2 COMB LCCOMB_X22_Y14_N16 6 " "Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[0\]~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.376 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] Ula32:Alu|carry_temp[0]~1 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.053 ns) 0.669 ns Ula32:Alu\|carry_temp\[2\]~4 3 COMB LCCOMB_X22_Y14_N4 2 " "Info: 3: + IC(0.240 ns) + CELL(0.053 ns) = 0.669 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[2\]~4'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.293 ns" { Ula32:Alu|carry_temp[0]~1 Ula32:Alu|carry_temp[2]~4 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.225 ns) 1.203 ns Ula32:Alu\|carry_temp\[4\]~7 4 COMB LCCOMB_X22_Y14_N12 2 " "Info: 4: + IC(0.309 ns) + CELL(0.225 ns) = 1.203 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[4\]~7'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:Alu|carry_temp[2]~4 Ula32:Alu|carry_temp[4]~7 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.154 ns) 1.573 ns Ula32:Alu\|carry_temp\[7\]~10 5 COMB LCCOMB_X22_Y14_N0 4 " "Info: 5: + IC(0.216 ns) + CELL(0.154 ns) = 1.573 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~10'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.370 ns" { Ula32:Alu|carry_temp[4]~7 Ula32:Alu|carry_temp[7]~10 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.843 ns Ula32:Alu\|carry_temp\[9\]~11 6 COMB LCCOMB_X22_Y14_N20 6 " "Info: 6: + IC(0.217 ns) + CELL(0.053 ns) = 1.843 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~11'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 2.123 ns Ula32:Alu\|carry_temp\[11\]~12 7 COMB LCCOMB_X22_Y14_N10 6 " "Info: 7: + IC(0.227 ns) + CELL(0.053 ns) = 2.123 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~12'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.398 ns Ula32:Alu\|carry_temp\[13\]~13 8 COMB LCCOMB_X22_Y14_N28 6 " "Info: 8: + IC(0.222 ns) + CELL(0.053 ns) = 2.398 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~13'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.053 ns) 3.305 ns Ula32:Alu\|carry_temp\[15\]~14 9 COMB LCCOMB_X17_Y13_N0 6 " "Info: 9: + IC(0.854 ns) + CELL(0.053 ns) = 3.305 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~14'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 3.591 ns Ula32:Alu\|carry_temp\[17\]~15 10 COMB LCCOMB_X17_Y13_N20 7 " "Info: 10: + IC(0.233 ns) + CELL(0.053 ns) = 3.591 ns; Loc. = LCCOMB_X17_Y13_N20; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~15'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 3.866 ns Ula32:Alu\|carry_temp\[19\]~16 11 COMB LCCOMB_X17_Y13_N26 7 " "Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 3.866 ns; Loc. = LCCOMB_X17_Y13_N26; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~16'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 4.131 ns Ula32:Alu\|carry_temp\[21\]~17 12 COMB LCCOMB_X17_Y13_N30 7 " "Info: 12: + IC(0.212 ns) + CELL(0.053 ns) = 4.131 ns; Loc. = LCCOMB_X17_Y13_N30; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~17'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 4.409 ns Ula32:Alu\|carry_temp\[23\]~18 13 COMB LCCOMB_X17_Y13_N16 7 " "Info: 13: + IC(0.225 ns) + CELL(0.053 ns) = 4.409 ns; Loc. = LCCOMB_X17_Y13_N16; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~18'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 4.694 ns Ula32:Alu\|carry_temp\[25\]~19 14 COMB LCCOMB_X17_Y13_N4 7 " "Info: 14: + IC(0.232 ns) + CELL(0.053 ns) = 4.694 ns; Loc. = LCCOMB_X17_Y13_N4; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~19'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.965 ns Ula32:Alu\|carry_temp\[27\]~20 15 COMB LCCOMB_X17_Y13_N10 7 " "Info: 15: + IC(0.218 ns) + CELL(0.053 ns) = 4.965 ns; Loc. = LCCOMB_X17_Y13_N10; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~20'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.154 ns) 6.976 ns MuxMemAdd:MuxMemAdd\|Mux28~1 16 COMB LCCOMB_X21_Y18_N12 1 " "Info: 16: + IC(1.857 ns) + CELL(0.154 ns) = 6.976 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 1; COMB Node = 'MuxMemAdd:MuxMemAdd\|Mux28~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.011 ns" { Ula32:Alu|carry_temp[27]~20 MuxMemAdd:MuxMemAdd|Mux28~1 } "NODE_NAME" } } { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.056 ns) + CELL(2.114 ns) 11.146 ns MuxMemAddOut\[28\] 17 PIN PIN_K8 0 " "Info: 17: + IC(2.056 ns) + CELL(2.114 ns) = 11.146 ns; Loc. = PIN_K8; Fanout = 0; PIN Node = 'MuxMemAddOut\[28\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.170 ns" { MuxMemAdd:MuxMemAdd|Mux28~1 MuxMemAddOut[28] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.283 ns ( 29.45 % ) " "Info: Total cell delay = 3.283 ns ( 29.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.863 ns ( 70.55 % ) " "Info: Total interconnect delay = 7.863 ns ( 70.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.146 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] Ula32:Alu|carry_temp[0]~1 Ula32:Alu|carry_temp[2]~4 Ula32:Alu|carry_temp[4]~7 Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 MuxMemAdd:MuxMemAdd|Mux28~1 MuxMemAddOut[28] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "11.146 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} Ula32:Alu|carry_temp[0]~1 {} Ula32:Alu|carry_temp[2]~4 {} Ula32:Alu|carry_temp[4]~7 {} Ula32:Alu|carry_temp[7]~10 {} Ula32:Alu|carry_temp[9]~11 {} Ula32:Alu|carry_temp[11]~12 {} Ula32:Alu|carry_temp[13]~13 {} Ula32:Alu|carry_temp[15]~14 {} Ula32:Alu|carry_temp[17]~15 {} Ula32:Alu|carry_temp[19]~16 {} Ula32:Alu|carry_temp[21]~17 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~19 {} Ula32:Alu|carry_temp[27]~20 {} MuxMemAdd:MuxMemAdd|Mux28~1 {} MuxMemAddOut[28] {} } { 0.000ns 0.323ns 0.240ns 0.309ns 0.216ns 0.217ns 0.227ns 0.222ns 0.854ns 0.233ns 0.222ns 0.212ns 0.225ns 0.232ns 0.218ns 1.857ns 2.056ns } { 0.000ns 0.053ns 0.053ns 0.225ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.655 ns" { clock Controle:Controle|ALUSrcA[1] MuxALUSrcA:MuxALUSrcA|Mux32~0 MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.655 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcA[1] {} MuxALUSrcA:MuxALUSrcA|Mux32~0 {} MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl {} MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} } { 0.000ns 0.000ns 1.013ns 1.168ns 1.696ns 0.931ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.146 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] Ula32:Alu|carry_temp[0]~1 Ula32:Alu|carry_temp[2]~4 Ula32:Alu|carry_temp[4]~7 Ula32:Alu|carry_temp[7]~10 Ula32:Alu|carry_temp[9]~11 Ula32:Alu|carry_temp[11]~12 Ula32:Alu|carry_temp[13]~13 Ula32:Alu|carry_temp[15]~14 Ula32:Alu|carry_temp[17]~15 Ula32:Alu|carry_temp[19]~16 Ula32:Alu|carry_temp[21]~17 Ula32:Alu|carry_temp[23]~18 Ula32:Alu|carry_temp[25]~19 Ula32:Alu|carry_temp[27]~20 MuxMemAdd:MuxMemAdd|Mux28~1 MuxMemAddOut[28] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "11.146 ns" { MuxALUSrcA:MuxALUSrcA|MuxALUSrcAOut[0] {} Ula32:Alu|carry_temp[0]~1 {} Ula32:Alu|carry_temp[2]~4 {} Ula32:Alu|carry_temp[4]~7 {} Ula32:Alu|carry_temp[7]~10 {} Ula32:Alu|carry_temp[9]~11 {} Ula32:Alu|carry_temp[11]~12 {} Ula32:Alu|carry_temp[13]~13 {} Ula32:Alu|carry_temp[15]~14 {} Ula32:Alu|carry_temp[17]~15 {} Ula32:Alu|carry_temp[19]~16 {} Ula32:Alu|carry_temp[21]~17 {} Ula32:Alu|carry_temp[23]~18 {} Ula32:Alu|carry_temp[25]~19 {} Ula32:Alu|carry_temp[27]~20 {} MuxMemAdd:MuxMemAdd|Mux28~1 {} MuxMemAddOut[28] {} } { 0.000ns 0.323ns 0.240ns 0.309ns 0.216ns 0.217ns 0.227ns 0.222ns 0.854ns 0.233ns 0.222ns 0.212ns 0.225ns 0.232ns 0.218ns 1.857ns 2.056ns } { 0.000ns 0.053ns 0.053ns 0.225ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:Controle\|estado\[1\] reset clock -0.196 ns register " "Info: th for register \"Controle:Controle\|estado\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.196 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.463 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1786 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1786; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns Controle:Controle\|estado\[1\] 3 REG LCFF_X13_Y11_N1 109 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X13_Y11_N1; Fanout = 109; REG Node = 'Controle:Controle\|estado\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clock~clkctrl Controle:Controle|estado[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.808 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 228 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 228; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.397 ns) 2.808 ns Controle:Controle\|estado\[1\] 2 REG LCFF_X13_Y11_N1 109 " "Info: 2: + IC(1.537 ns) + CELL(0.397 ns) = 2.808 ns; Loc. = LCFF_X13_Y11_N1; Fanout = 109; REG Node = 'Controle:Controle\|estado\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { reset Controle:Controle|estado[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.271 ns ( 45.26 % ) " "Info: Total cell delay = 1.271 ns ( 45.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.537 ns ( 54.74 % ) " "Info: Total interconnect delay = 1.537 ns ( 54.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { reset Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { reset {} reset~combout {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 1.537ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { reset Controle:Controle|estado[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { reset {} reset~combout {} Controle:Controle|estado[1] {} } { 0.000ns 0.000ns 1.537ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 171 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 26 14:50:06 2021 " "Info: Processing ended: Fri Mar 26 14:50:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
