
`timescale 1ns / 10ps

module test;


// Buses in the design

wire  [0:3]  net09;

wire  [7:0]  keys;

wire  [0:5]  net7;

wire  [0:7]  net14;

wire  [0:7]  net2;

wire  [0:7]  net3;

wire  [0:7]  net5;

wire  [0:5]  net17;



trafficlight_test top(); 
 
