// Seed: 4003131408
module module_0 (
    input wire id_0,
    input wand id_1,
    output tri0 id_2,
    output wand id_3,
    output uwire id_4,
    output tri1 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output supply1 id_8
);
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3
);
  logic [7:0][-1 : -1] id_5;
  tri id_6 = (-1);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_7;
  assign id_5[-1] = -1;
  wire id_8;
  ;
endmodule
