

================================================================
== Vitis HLS Report for 'clefia'
================================================================
* Date:           Tue Dec  6 19:10:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      278|        ?|  2.780 us|         ?|  279|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 9 8 7 10 
7 --> 10 
8 --> 10 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln459 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [clefia.c:459]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pt, i64 666, i64 207, i64 1"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pt"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %key_bitlen"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %key_bitlen, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %key_bitlen, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_enc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_enc, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_enc, i64 666, i64 207, i64 1"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Clefia_enc"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_dec, i64 666, i64 207, i64 1"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Clefia_dec"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%key_bitlen_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %key_bitlen"   --->   Operation 29 'read' 'key_bitlen_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ct = alloca i64 1" [clefia.c:467]   --->   Operation 30 'alloca' 'ct' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rk = alloca i64 1" [clefia.c:468]   --->   Operation 31 'alloca' 'rk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln395 = icmp_eq  i32 %key_bitlen_read, i32 128" [clefia.c:395]   --->   Operation 32 'icmp' 'icmp_ln395' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln395 = br i1 %icmp_ln395, void %if.else.i, void %if.then.i" [clefia.c:395]   --->   Operation 33 'br' 'br_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.47ns)   --->   "%icmp_ln398 = icmp_eq  i32 %key_bitlen_read, i32 192" [clefia.c:398]   --->   Operation 34 'icmp' 'icmp_ln398' <Predicate = (!icmp_ln395)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %if.else3.i, void %if.then2.i" [clefia.c:398]   --->   Operation 35 'br' 'br_ln398' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.47ns)   --->   "%icmp_ln401 = icmp_eq  i32 %key_bitlen_read, i32 256" [clefia.c:401]   --->   Operation 36 'icmp' 'icmp_ln401' <Predicate = (!icmp_ln395 & !icmp_ln398)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.82ns)   --->   "%br_ln401 = br i1 %icmp_ln401, void %ClefiaKeySet.exit, void %if.then5.i" [clefia.c:401]   --->   Operation 37 'br' 'br_ln401' <Predicate = (!icmp_ln395 & !icmp_ln398)> <Delay = 1.82>
ST_1 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln402 = call void @ClefiaKeySet256, i8 %rk, i8 %skey, i8 %clefia_s0, i8 %clefia_s1, i8 %con256" [clefia.c:402]   --->   Operation 38 'call' 'call_ln402' <Predicate = (!icmp_ln395 & !icmp_ln398 & icmp_ln401)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln399 = call void @ClefiaKeySet192, i8 %rk, i8 %skey256, i8 %clefia_s0, i8 %clefia_s1, i8 %con192" [clefia.c:399]   --->   Operation 39 'call' 'call_ln399' <Predicate = (!icmp_ln395 & icmp_ln398)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln396 = call void @ClefiaKeySet128, i8 %rk, i8 %skey, i8 %clefia_s0, i8 %clefia_s1, i8 %con128" [clefia.c:396]   --->   Operation 40 'call' 'call_ln396' <Predicate = (icmp_ln395)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln402 = call void @ClefiaKeySet256, i8 %rk, i8 %skey, i8 %clefia_s0, i8 %clefia_s1, i8 %con256" [clefia.c:402]   --->   Operation 41 'call' 'call_ln402' <Predicate = (!icmp_ln395 & !icmp_ln398 & icmp_ln401)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%br_ln403 = br void %ClefiaKeySet.exit" [clefia.c:403]   --->   Operation 42 'br' 'br_ln403' <Predicate = (!icmp_ln395 & !icmp_ln398 & icmp_ln401)> <Delay = 1.82>
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln399 = call void @ClefiaKeySet192, i8 %rk, i8 %skey256, i8 %clefia_s0, i8 %clefia_s1, i8 %con192" [clefia.c:399]   --->   Operation 43 'call' 'call_ln399' <Predicate = (!icmp_ln395 & icmp_ln398)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%br_ln400 = br void %ClefiaKeySet.exit" [clefia.c:400]   --->   Operation 44 'br' 'br_ln400' <Predicate = (!icmp_ln395 & icmp_ln398)> <Delay = 1.82>
ST_2 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln396 = call void @ClefiaKeySet128, i8 %rk, i8 %skey, i8 %clefia_s0, i8 %clefia_s1, i8 %con128" [clefia.c:396]   --->   Operation 45 'call' 'call_ln396' <Predicate = (icmp_ln395)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (1.82ns)   --->   "%br_ln397 = br void %ClefiaKeySet.exit" [clefia.c:397]   --->   Operation 46 'br' 'br_ln397' <Predicate = (icmp_ln395)> <Delay = 1.82>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%r = phi i5 18, void %if.then.i, i5 22, void %if.then2.i, i5 26, void %if.then5.i, i5 0, void %if.else3.i"   --->   Operation 47 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.36ns)   --->   "%call_ln473 = call void @ClefiaEncrypt.1, i8 %Clefia_enc, i8 %pt, i8 %rk, i5 %r, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:473]   --->   Operation 48 'call' 'call_ln473' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln473 = call void @ClefiaEncrypt.1, i8 %Clefia_enc, i8 %pt, i8 %rk, i5 %r, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:473]   --->   Operation 49 'call' 'call_ln473' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_VITIS_LOOP_116_1, i8 %ct, i8 %Clefia_enc"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.29>
ST_6 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_VITIS_LOOP_116_1, i8 %ct, i8 %Clefia_enc"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln395 = br i1 %icmp_ln395, void %if.else.i5, void %if.then.i3" [clefia.c:395]   --->   Operation 52 'br' 'br_ln395' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln398_1 = icmp_eq  i32 %key_bitlen_read, i32 192" [clefia.c:398]   --->   Operation 53 'icmp' 'icmp_ln398_1' <Predicate = (!icmp_ln395)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398_1, void %if.else3.i8, void %if.then2.i6" [clefia.c:398]   --->   Operation 54 'br' 'br_ln398' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln401_1 = icmp_eq  i32 %key_bitlen_read, i32 256" [clefia.c:401]   --->   Operation 55 'icmp' 'icmp_ln401_1' <Predicate = (!icmp_ln395 & !icmp_ln398_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.82ns)   --->   "%br_ln401 = br i1 %icmp_ln401_1, void %ClefiaKeySet.exit11, void %if.then5.i9" [clefia.c:401]   --->   Operation 56 'br' 'br_ln401' <Predicate = (!icmp_ln395 & !icmp_ln398_1)> <Delay = 1.82>
ST_6 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln402 = call void @ClefiaKeySet256, i8 %rk, i8 %skey, i8 %clefia_s0, i8 %clefia_s1, i8 %con256" [clefia.c:402]   --->   Operation 57 'call' 'call_ln402' <Predicate = (!icmp_ln395 & !icmp_ln398_1 & icmp_ln401_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln399 = call void @ClefiaKeySet192, i8 %rk, i8 %skey256, i8 %clefia_s0, i8 %clefia_s1, i8 %con192" [clefia.c:399]   --->   Operation 58 'call' 'call_ln399' <Predicate = (!icmp_ln395 & icmp_ln398_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln396 = call void @ClefiaKeySet128, i8 %rk, i8 %skey, i8 %clefia_s0, i8 %clefia_s1, i8 %con128" [clefia.c:396]   --->   Operation 59 'call' 'call_ln396' <Predicate = (icmp_ln395)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.82>
ST_7 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln402 = call void @ClefiaKeySet256, i8 %rk, i8 %skey, i8 %clefia_s0, i8 %clefia_s1, i8 %con256" [clefia.c:402]   --->   Operation 60 'call' 'call_ln402' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 61 [1/1] (1.82ns)   --->   "%br_ln403 = br void %ClefiaKeySet.exit11" [clefia.c:403]   --->   Operation 61 'br' 'br_ln403' <Predicate = true> <Delay = 1.82>

State 8 <SV = 6> <Delay = 1.82>
ST_8 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln399 = call void @ClefiaKeySet192, i8 %rk, i8 %skey256, i8 %clefia_s0, i8 %clefia_s1, i8 %con192" [clefia.c:399]   --->   Operation 62 'call' 'call_ln399' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 63 [1/1] (1.82ns)   --->   "%br_ln400 = br void %ClefiaKeySet.exit11" [clefia.c:400]   --->   Operation 63 'br' 'br_ln400' <Predicate = true> <Delay = 1.82>

State 9 <SV = 6> <Delay = 1.82>
ST_9 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln396 = call void @ClefiaKeySet128, i8 %rk, i8 %skey, i8 %clefia_s0, i8 %clefia_s1, i8 %con128" [clefia.c:396]   --->   Operation 64 'call' 'call_ln396' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 65 [1/1] (1.82ns)   --->   "%br_ln397 = br void %ClefiaKeySet.exit11" [clefia.c:397]   --->   Operation 65 'br' 'br_ln397' <Predicate = true> <Delay = 1.82>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%r_1 = phi i5 18, void %if.then.i3, i5 22, void %if.then2.i6, i5 26, void %if.then5.i9, i5 0, void %if.else3.i8"   --->   Operation 66 'phi' 'r_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln478 = call void @ClefiaDecrypt.1, i8 %Clefia_dec, i8 %ct, i8 %rk, i5 %r_1, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:478]   --->   Operation 67 'call' 'call_ln478' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln478 = call void @ClefiaDecrypt.1, i8 %Clefia_dec, i8 %ct, i8 %rk, i5 %r_1, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:478]   --->   Operation 68 'call' 'call_ln478' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln479 = ret" [clefia.c:479]   --->   Operation 69 'ret' 'ret_ln479' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.3ns
The critical path consists of the following:
	s_axi read operation ('key_bitlen') on port 'key_bitlen' [29]  (1 ns)
	'icmp' operation ('icmp_ln401', clefia.c:401) [38]  (2.47 ns)
	multiplexor before 'phi' operation ('r') [50]  (1.83 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [50]  (1.83 ns)

 <State 3>: 1.36ns
The critical path consists of the following:
	'phi' operation ('r') [50]  (0 ns)
	'call' operation ('call_ln473', clefia.c:473) to 'ClefiaEncrypt.1' [51]  (1.36 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 4.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln401_1', clefia.c:401) [58]  (2.47 ns)
	multiplexor before 'phi' operation ('r') [70]  (1.83 ns)

 <State 7>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [70]  (1.83 ns)

 <State 8>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [70]  (1.83 ns)

 <State 9>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [70]  (1.83 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
