{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662555603123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662555603123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 07 16:00:02 2022 " "Processing started: Wed Sep 07 16:00:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662555603123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555603123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FM -c FM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FM -c FM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555603123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662555604472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662555604472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC1-rtl " "Found design unit 1: CIC1-rtl" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616234 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC1 " "Found entity 1: CIC1" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lpf_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lpf_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF_V2-rtl " "Found design unit 1: LPF_V2-rtl" {  } { { "Filters/LPF_V2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616234 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF_V2 " "Found entity 1: LPF_V2" {  } { { "Filters/LPF_V2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic_fifo2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic_fifo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_FIFO2-rtl " "Found design unit 1: CIC_FIFO2-rtl" {  } { { "Filters/CIC_FIFO2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616234 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_FIFO2 " "Found entity 1: CIC_FIFO2" {  } { { "Filters/CIC_FIFO2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_FIFO-rtl " "Found design unit 1: CIC_FIFO-rtl" {  } { { "Filters/CIC_FIFO.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616234 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_FIFO " "Found entity 1: CIC_FIFO" {  } { { "Filters/CIC_FIFO.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Freq_Check-bhv " "Found design unit 1: Freq_Check-bhv" {  } { { "Freq_Check.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616234 ""} { "Info" "ISGN_ENTITY_NAME" "1 Freq_Check " "Found entity 1: Freq_Check" {  } { { "Freq_Check.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverse_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reverse_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_bit-indexmaker " "Found design unit 1: reverse_bit-indexmaker" {  } { { "reverse_bit.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616234 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_bit " "Found entity 1: reverse_bit" {  } { { "reverse_bit.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pow-pow_mul " "Found design unit 1: pow-pow_mul" {  } { { "pow.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616249 ""} { "Info" "ISGN_ENTITY_NAME" "1 pow " "Found entity 1: pow" {  } { { "pow.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT-rtl " "Found design unit 1: FFT-rtl" {  } { { "FFT/synthesis/FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616249 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT/synthesis/FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "FFT/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "FFT/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616545 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616639 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616639 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616724 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616890 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_opt_off_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/hyper_opt_off_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyper_opt_pkg (fft) " "Found design unit 1: hyper_opt_pkg (fft)" {  } { { "FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555616953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555616953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617047 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555617047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617125 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555617125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617235 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617235 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617235 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617235 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617235 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555617235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617313 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555617313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617392 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555617392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555617455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FFT/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555617533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (fft) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555617659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617737 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555617737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617815 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555617815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617894 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555617894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617972 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555617972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555617972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618067 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555618067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618161 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555618161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618286 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555618286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618365 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555618365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618600 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555618600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618694 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555618694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618804 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555618804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618898 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_fp " "Found entity 1: auk_dspip_r22sdf_cma_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555618898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555618898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619008 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619086 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619181 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619290 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619416 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619494 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619573 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619667 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_FFT_Comp " "Found entity 1: FFT_FFT_Comp" {  } { { "FFT/synthesis/submodules/FFT_FFT_Comp.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/FFT_FFT_Comp.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_clk-bhv " "Found design unit 1: FFT_clk-bhv" {  } { { "FFT_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_clk " "Found entity 1: FFT_clk" {  } { { "FFT_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_Adapter-fft_time " "Found design unit 1: FFT_Adapter-fft_time" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_Adapter " "Found entity 1: FFT_Adapter" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iq_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/iq_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IQ_Filter-rtl " "Found design unit 1: IQ_Filter-rtl" {  } { { "Filters/IQ_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""} { "Info" "ISGN_ENTITY_NAME" "1 IQ_Filter " "Found entity 1: IQ_Filter" {  } { { "Filters/IQ_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC2-rtl " "Found design unit 1: CIC2-rtl" {  } { { "Filters/cic2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC2 " "Found entity 1: CIC2" {  } { { "Filters/cic2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_clk-bhv " "Found design unit 1: cic_clk-bhv" {  } { { "cic_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""} { "Info" "ISGN_ENTITY_NAME" "1 cic_clk " "Found entity 1: cic_clk" {  } { { "cic_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/fifo_decimation_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation_3/synthesis/fifo_decimation_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation_3-rtl " "Found design unit 1: fifo_decimation_3-rtl" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_3 " "Found entity 1: fifo_decimation_3" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_3_fifo_decimation_3_dual_clock_fifo " "Found entity 1: fifo_decimation_3_fifo_decimation_3_dual_clock_fifo" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619792 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls " "Found entity 2: fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619792 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_3_fifo_decimation_3 " "Found entity 3: fifo_decimation_3_fifo_decimation_3" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/hciccomp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/hciccomp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hciccomp2-rtl " "Found design unit 1: Hciccomp2-rtl" {  } { { "Filters/Hciccomp2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619808 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hciccomp2 " "Found entity 1: Hciccomp2" {  } { { "Filters/Hciccomp2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/hciccomp_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/hciccomp_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hciccomp_v1-rtl " "Found design unit 1: Hciccomp_v1-rtl" {  } { { "Filters/Hciccomp_v1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619808 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hciccomp_v1 " "Found entity 1: Hciccomp_v1" {  } { { "Filters/Hciccomp_v1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider_10-bhv " "Found design unit 1: Clock_Divider_10-bhv" {  } { { "Clock_Divider_10.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619808 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider_10 " "Found entity 1: Clock_Divider_10" {  } { { "Clock_Divider_10.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/nco_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_test/synthesis/nco_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_TEST-rtl " "Found design unit 1: NCO_TEST-rtl" {  } { { "NCO_TEST/synthesis/NCO_TEST.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619808 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_TEST " "Found entity 1: NCO_TEST" {  } { { "NCO_TEST/synthesis/NCO_TEST.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_TEST/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_TEST/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555619824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555619824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_TEST/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_TEST/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_TEST/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_TEST/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/nco_test_nco_iq.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/nco_test_nco_iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_TEST_nco_iq " "Found entity 1: NCO_TEST_nco_iq" {  } { { "NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_adder-rtl " "Found design unit 1: data_adder-rtl" {  } { { "data_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620592 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_adder " "Found entity 1: data_adder" {  } { { "data_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/nco_150.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_150/synthesis/nco_150.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_150-rtl " "Found design unit 1: NCO_150-rtl" {  } { { "NCO_150/synthesis/NCO_150.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620592 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_150 " "Found entity 1: NCO_150" {  } { { "NCO_150/synthesis/NCO_150.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_150/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_150/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_150/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_150/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_150/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_150/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555620969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555620969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_150/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_150/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/nco_150_nco_150.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/nco_150_nco_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_150_NCO_150 " "Found entity 1: NCO_150_NCO_150" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_frequency_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_frequency_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Phase_Frequency_v2-Converter " "Found design unit 1: Phase_Frequency_v2-Converter" {  } { { "Phase_Frequency_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621204 ""} { "Info" "ISGN_ENTITY_NAME" "1 Phase_Frequency_v2 " "Found entity 1: Phase_Frequency_v2" {  } { { "Phase_Frequency_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/data_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/data_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Filter-rtl " "Found design unit 1: Data_Filter-rtl" {  } { { "Filters/Data_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621204 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Filter " "Found entity 1: Data_Filter" {  } { { "Filters/Data_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/fifo_decimation_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation_2/synthesis/fifo_decimation_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation_2-rtl " "Found design unit 1: fifo_decimation_2-rtl" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621204 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_2 " "Found entity 1: fifo_decimation_2" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_2_fifo_decimation_2_dual_clock_fifo " "Found entity 1: fifo_decimation_2_fifo_decimation_2_dual_clock_fifo" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621220 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls " "Found entity 2: fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621220 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_2_fifo_decimation_2 " "Found entity 3: fifo_decimation_2_fifo_decimation_2" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-bhv " "Found design unit 1: Clock_Divider-bhv" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621220 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_v3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_v3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_v3-rtl " "Found design unit 1: cordic_v3-rtl" {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621220 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_v3 " "Found entity 1: cordic_v3" {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/fifo_decimation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation/synthesis/fifo_decimation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation-rtl " "Found design unit 1: fifo_decimation-rtl" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621220 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation " "Found entity 1: fifo_decimation" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_fifo_decimation_dual_clock_fifo " "Found entity 1: fifo_decimation_fifo_decimation_dual_clock_fifo" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621236 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_fifo_decimation_dcfifo_with_controls " "Found entity 2: fifo_decimation_fifo_decimation_dcfifo_with_controls" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621236 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_fifo_decimation " "Found entity 3: fifo_decimation_fifo_decimation" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL/synthesis/PLL.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621236 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/synthesis/PLL.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_pll_0 " "Found entity 1: PLL_pll_0" {  } { { "PLL/synthesis/submodules/PLL_pll_0.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpassfilter_fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lowpassfilter_fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LowPassFilter_FIR-rtl " "Found design unit 1: LowPassFilter_FIR-rtl" {  } { { "Filters/LowPassFilter_FIR.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621236 ""} { "Info" "ISGN_ENTITY_NAME" "1 LowPassFilter_FIR " "Found entity 1: LowPassFilter_FIR" {  } { { "Filters/LowPassFilter_FIR.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/nco_iq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_iq/synthesis/nco_iq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_IQ-rtl " "Found design unit 1: NCO_IQ-rtl" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621236 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_IQ " "Found entity 1: NCO_IQ" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_IQ/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_IQ/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_IQ/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/nco_iq_nco_iq.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/nco_iq_nco_iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_IQ_nco_iq " "Found entity 1: NCO_IQ_nco_iq" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/nco_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_data/synthesis/nco_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_Data-rtl " "Found design unit 1: NCO_Data-rtl" {  } { { "NCO_Data/synthesis/NCO_Data.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621847 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_Data " "Found entity 1: NCO_Data" {  } { { "NCO_Data/synthesis/NCO_Data.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_Data/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_Data/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_Data/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555621942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555621942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_Data/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_Data/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_Data/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_Data/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_Data/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_Data/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/nco_data_nco_data.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/nco_data_nco_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_Data_NCO_Data " "Found entity 1: NCO_Data_NCO_Data" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/nco_fm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_fm/synthesis/nco_fm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_FM-rtl " "Found design unit 1: NCO_FM-rtl" {  } { { "NCO_FM/synthesis/NCO_FM.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622459 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_FM " "Found entity 1: NCO_FM" {  } { { "NCO_FM/synthesis/NCO_FM.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_FM/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_FM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_fxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_fxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_fxx " "Found entity 1: asj_nco_fxx" {  } { { "NCO_FM/synthesis/submodules/asj_nco_fxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_FM/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_FM/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_FM/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_FM/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555622946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555622946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_FM/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_FM/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/nco_fm_nco_fm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/nco_fm_nco_fm.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_FM_NCO_FM " "Found entity 1: NCO_FM_NCO_FM" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_BDF " "Found entity 1: Project_BDF" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_data_ adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_data_ adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FM_Data_Adapter-Data " "Found design unit 1: FM_Data_Adapter-Data" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623181 ""} { "Info" "ISGN_ENTITY_NAME" "1 FM_Data_Adapter " "Found entity 1: FM_Data_Adapter" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mul_fm_iq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mul_fm_iq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mul_FM_IQ-Mul " "Found design unit 1: Mul_FM_IQ-Mul" {  } { { "output_files/Mul_FM_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623181 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mul_FM_IQ " "Found entity 1: Mul_FM_IQ" {  } { { "output_files/Mul_FM_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic-calc " "Found design unit 1: cordic-calc" {  } { { "cordic.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623181 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_mega.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_mega.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_mega-sec " "Found design unit 1: one_mega-sec" {  } { { "one_mega.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623181 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_mega " "Found entity 1: one_mega" {  } { { "one_mega.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_v2-calc " "Found design unit 1: cordic_v2-calc" {  } { { "cordic_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623181 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_v2 " "Found entity 1: cordic_v2" {  } { { "cordic_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_frequency_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_frequency_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Phase_Frequency_Converter-Converter " "Found design unit 1: Phase_Frequency_Converter-Converter" {  } { { "Phase_Frequency_Converter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623181 ""} { "Info" "ISGN_ENTITY_NAME" "1 Phase_Frequency_Converter " "Found entity 1: Phase_Frequency_Converter" {  } { { "Phase_Frequency_Converter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_arctan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_arctan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_ARCTAN-rtl " "Found design unit 1: f_ARCTAN-rtl" {  } { { "f_ARCTAN.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623196 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_ARCTAN " "Found entity 1: f_ARCTAN" {  } { { "f_ARCTAN.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_BDF " "Elaborating entity \"Project_BDF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662555623541 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "read_fifo " "Found inconsistent dimensions for element \"read_fifo\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 2936 3040 225 "read_fifo\[31..0\]" "" } { 176 3568 3688 193 "read_fifo\[16..0\]" "" } { 192 3576 3688 209 "read_fifo\[17..17\]" "" } { 208 3576 3688 225 "read_fifo\[18..18\]" "" } { 224 2954 3040 241 "read_fifo" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555623557 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "read_fifo " "Found inconsistent dimensions for element \"read_fifo\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 2936 3040 225 "read_fifo\[31..0\]" "" } { 176 3568 3688 193 "read_fifo\[16..0\]" "" } { 192 3576 3688 209 "read_fifo\[17..17\]" "" } { 208 3576 3688 225 "read_fifo\[18..18\]" "" } { 224 4202 4256 241 "read_fifo" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555623557 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "read_fifo " "Found inconsistent dimensions for element \"read_fifo\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 2936 3040 225 "read_fifo\[31..0\]" "" } { 176 3568 3688 193 "read_fifo\[16..0\]" "" } { 192 3576 3688 209 "read_fifo\[17..17\]" "" } { 208 3576 3688 225 "read_fifo\[18..18\]" "" } { 176 3912 3970 193 "read_fifo" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555623557 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "read_fifo " "Found inconsistent dimensions for element \"read_fifo\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 2936 3040 225 "read_fifo\[31..0\]" "" } { 176 3568 3688 193 "read_fifo\[16..0\]" "" } { 192 3576 3688 209 "read_fifo\[17..17\]" "" } { 208 3576 3688 225 "read_fifo\[18..18\]" "" } { 224 5432 5512 241 "read_fifo" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555623557 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "read_fifo " "Converted elements in bus name \"read_fifo\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "read_fifo\[31..0\] read_fifo31..0 " "Converted element name(s) from \"read_fifo\[31..0\]\" to \"read_fifo31..0\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 2936 3040 225 "read_fifo\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555623557 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "read_fifo\[16..0\] read_fifo16..0 " "Converted element name(s) from \"read_fifo\[16..0\]\" to \"read_fifo16..0\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 176 3568 3688 193 "read_fifo\[16..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555623557 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "read_fifo\[17\] read_fifo17 " "Converted element name(s) from \"read_fifo\[17\]\" to \"read_fifo17\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 192 3576 3688 209 "read_fifo\[17..17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555623557 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "read_fifo\[18\] read_fifo18 " "Converted element name(s) from \"read_fifo\[18\]\" to \"read_fifo18\"" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 3576 3688 225 "read_fifo\[18..18\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555623557 ""}  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 208 2936 3040 225 "read_fifo\[31..0\]" "" } { 176 3568 3688 193 "read_fifo\[16..0\]" "" } { 192 3576 3688 209 "read_fifo\[17..17\]" "" } { 208 3576 3688 225 "read_fifo\[18..18\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662555623557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_FM NCO_FM:inst " "Elaborating entity \"NCO_FM\" for hierarchy \"NCO_FM:inst\"" {  } { { "Project_BDF.bdf" "inst" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 88 600 936 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555623573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_FM_NCO_FM NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm " "Elaborating entity \"NCO_FM_NCO_FM\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\"" {  } { { "NCO_FM/synthesis/NCO_FM.vhd" "nco_fm" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555623604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_fxx NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003 " "Elaborating entity \"asj_nco_fxx\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux003" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555623667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "NCO_FM/synthesis/submodules/asj_nco_fxx.v" "acc" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555623777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "NCO_FM/synthesis/submodules/asj_nco_fxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555623792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Instantiated megafunction \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555623792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555623792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555623792 ""}  } { { "NCO_FM/synthesis/submodules/asj_nco_fxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555623792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n0h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n0h " "Found entity 1: add_sub_n0h" {  } { { "db/add_sub_n0h.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_n0h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n0h NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_n0h:auto_generated " "Elaborating entity \"add_sub_n0h\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_n0h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555623841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux000" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555623886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_FM/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555623949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_FM/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555623949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555623949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555623949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555623949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555623949 ""}  } { { "NCO_FM/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555623949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eth " "Found entity 1: add_sub_eth" {  } { { "db/add_sub_eth.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_eth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555623996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555623996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eth NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_eth:auto_generated " "Elaborating entity \"add_sub_eth\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_eth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555624012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_dxx_g:ux001\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux001" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555624043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_dxx:ux002\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux002" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555624122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_aprid_dxx NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_aprid_dxx:ux0219 " "Elaborating entity \"asj_nco_aprid_dxx\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_aprid_dxx:ux0219\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux0219" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555624216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gal NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_gal:ux009 " "Elaborating entity \"asj_gal\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_gal:ux009\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux009" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555624294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux0120" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555624373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555624498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555624514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555624514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555624514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555624514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555624514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555624514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555624514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555624514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555624514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555624514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555624514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_FM_NCO_FM_sin.hex " "Parameter \"init_file\" = \"NCO_FM_NCO_FM_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555624514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555624514 ""}  } { { "NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555624514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06g1 " "Found entity 1: altsyncram_06g1" {  } { { "db/altsyncram_06g1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_06g1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555624577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555624577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_06g1 NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_06g1:auto_generated " "Elaborating entity \"altsyncram_06g1\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_06g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555624577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555625444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555625444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_06g1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_06g1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_06g1.tdf" "mux2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_06g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555625444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_mob_rw:ux122\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux122" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555625628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "ux710isdr" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555625706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_FM/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555625801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_FM/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555625816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555625816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555625816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555625816 ""}  } { { "NCO_FM/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555625816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rki " "Found entity 1: cntr_rki" {  } { { "db/cntr_rki.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_rki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555625863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555625863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rki NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_rki:auto_generated " "Elaborating entity \"cntr_rki\" for hierarchy \"NCO_FM:inst\|NCO_FM_NCO_FM:nco_fm\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_rki:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555625863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NCO_FM:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NCO_FM:inst\|altera_reset_controller:rst_controller\"" {  } { { "NCO_FM/synthesis/NCO_FM.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555625895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_FM:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_FM:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NCO_FM/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555625910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_FM:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_FM:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NCO_FM/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555625910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM_Data_Adapter FM_Data_Adapter:inst4 " "Elaborating entity \"FM_Data_Adapter\" for hierarchy \"FM_Data_Adapter:inst4\"" {  } { { "Project_BDF.bdf" "inst4" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 96 104 368 240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555625926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_adder data_adder:inst16 " "Elaborating entity \"data_adder\" for hierarchy \"data_adder:inst16\"" {  } { { "Project_BDF.bdf" "inst16" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 152 -280 -56 264 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555625945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_150 NCO_150:inst1 " "Elaborating entity \"NCO_150\" for hierarchy \"NCO_150:inst1\"" {  } { { "Project_BDF.bdf" "inst1" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -16 -720 -384 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555625958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_150_NCO_150 NCO_150:inst1\|NCO_150_NCO_150:nco_150 " "Elaborating entity \"NCO_150_NCO_150\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\"" {  } { { "NCO_150/synthesis/NCO_150.vhd" "nco_150" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555625958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux000" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_150/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_150/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626052 ""}  } { { "NCO_150/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555626052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gth " "Found entity 1: add_sub_gth" {  } { { "db/add_sub_gth.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_gth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555626099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555626099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gth NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_gth:auto_generated " "Elaborating entity \"add_sub_gth\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_gth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_dxx_g:ux001\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux001" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_dxx:ux002\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux002" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_aprid_dxx NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_aprid_dxx:ux0219 " "Elaborating entity \"asj_nco_aprid_dxx\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_aprid_dxx:ux0219\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux0219" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gal NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_gal:ux009 " "Elaborating entity \"asj_gal\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_gal:ux009\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux009" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux0120" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_150_NCO_150_sin.hex " "Parameter \"init_file\" = \"NCO_150_NCO_150_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626537 ""}  } { { "NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555626537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvf1 " "Found entity 1: altsyncram_qvf1" {  } { { "db/altsyncram_qvf1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qvf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555626585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555626585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qvf1 NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_qvf1:auto_generated " "Elaborating entity \"altsyncram_qvf1\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_qvf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux122" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "ux710isdr" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_150/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_150/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555626804 ""}  } { { "NCO_150/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555626804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NCO_150:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NCO_150:inst1\|altera_reset_controller:rst_controller\"" {  } { { "NCO_150/synthesis/NCO_150.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_150:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_150:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NCO_150/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_150:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_150:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NCO_150/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider_10 Clock_Divider_10:inst10 " "Elaborating entity \"Clock_Divider_10\" for hierarchy \"Clock_Divider_10:inst10\"" {  } { { "Project_BDF.bdf" "inst10" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 176 -984 -824 256 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626851 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Clock_Divider_10.vhd(29) " "VHDL Process Statement warning at Clock_Divider_10.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider_10.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662555626867 "|Project_BDF|Clock_Divider_10:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_Data NCO_Data:inst12 " "Elaborating entity \"NCO_Data\" for hierarchy \"NCO_Data:inst12\"" {  } { { "Project_BDF.bdf" "inst12" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 248 -712 -376 448 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_Data_NCO_Data NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data " "Elaborating entity \"NCO_Data_NCO_Data\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\"" {  } { { "NCO_Data/synthesis/NCO_Data.vhd" "nco_data" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux000" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555626947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_Data/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_Data/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627024 ""}  } { { "NCO_Data/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555627024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_dxx_g:ux001\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux001" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_dxx:ux002\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux002" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_aprid_dxx NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_aprid_dxx:ux0219 " "Elaborating entity \"asj_nco_aprid_dxx\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_aprid_dxx:ux0219\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux0219" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gal NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_gal:ux009 " "Elaborating entity \"asj_gal\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_gal:ux009\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux009" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux0120" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_Data_NCO_Data_sin.hex " "Parameter \"init_file\" = \"NCO_Data_NCO_Data_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627573 ""}  } { { "NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555627573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2gg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2gg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2gg1 " "Found entity 1: altsyncram_2gg1" {  } { { "db/altsyncram_2gg1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_2gg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555627652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555627652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2gg1 NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_2gg1:auto_generated " "Elaborating entity \"altsyncram_2gg1\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_2gg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_mob_rw:ux122\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux122" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "ux710isdr" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_Data/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_Data/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO_Data:inst12\|NCO_Data_NCO_Data:nco_data\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555627902 ""}  } { { "NCO_Data/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555627902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NCO_Data:inst12\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NCO_Data:inst12\|altera_reset_controller:rst_controller\"" {  } { { "NCO_Data/synthesis/NCO_Data.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_Data:inst12\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_Data:inst12\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NCO_Data/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_Data:inst12\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_Data:inst12\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NCO_Data/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation fifo_decimation:inst11 " "Elaborating entity \"fifo_decimation\" for hierarchy \"fifo_decimation:inst11\"" {  } { { "Project_BDF.bdf" "inst11" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_fifo_decimation fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation " "Elaborating entity \"fifo_decimation_fifo_decimation\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\"" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "fifo_decimation" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_fifo_decimation_dcfifo_with_controls fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"fifo_decimation_fifo_decimation_dcfifo_with_controls\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "the_dcfifo_with_controls" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_fifo_decimation_dual_clock_fifo fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo " "Elaborating entity \"fifo_decimation_fifo_decimation_dual_clock_fifo\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\"" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "the_dcfifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555627980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "dual_clock_fifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628341 ""}  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555628341 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 142 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555628419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_n7u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_n7u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_n7u1 " "Found entity 1: dcfifo_n7u1" {  } { { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555628419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555628419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_n7u1 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated " "Elaborating entity \"dcfifo_n7u1\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_d9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_d9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_d9b " "Found entity 1: a_gray2bin_d9b" {  } { { "db/a_gray2bin_d9b.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_d9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555628451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555628451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_d9b fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_gray2bin_d9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_d9b\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_gray2bin_d9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_n7u1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cu6 " "Found entity 1: a_graycounter_cu6" {  } { { "db/a_graycounter_cu6.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_cu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555628529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555628529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cu6 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_graycounter_cu6:rdptr_g1p " "Elaborating entity \"a_graycounter_cu6\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_graycounter_cu6:rdptr_g1p\"" {  } { { "db/dcfifo_n7u1.tdf" "rdptr_g1p" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8cc " "Found entity 1: a_graycounter_8cc" {  } { { "db/a_graycounter_8cc.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_8cc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555628592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555628592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8cc fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_graycounter_8cc:wrptr_g1p " "Elaborating entity \"a_graycounter_8cc\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|a_graycounter_8cc:wrptr_g1p\"" {  } { { "db/dcfifo_n7u1.tdf" "wrptr_g1p" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5d1 " "Found entity 1: altsyncram_s5d1" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555628655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555628655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s5d1 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram " "Elaborating entity \"altsyncram_s5d1\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\"" {  } { { "db/dcfifo_n7u1.tdf" "fifo_ram" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_tnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555628686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555628686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\"" {  } { { "db/dcfifo_n7u1.tdf" "rs_dgwp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_ed9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555628702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555628702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_ed9:dffpipe10 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_ed9:dffpipe10\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe10" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_tnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_dd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555628733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555628733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|dffpipe_dd9:ws_brp " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|dffpipe_dd9:ws_brp\"" {  } { { "db/dcfifo_n7u1.tdf" "ws_brp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_unl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_unl " "Found entity 1: alt_synch_pipe_unl" {  } { { "db/alt_synch_pipe_unl.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_unl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555628751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555628751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_unl fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_unl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_unl\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\"" {  } { { "db/dcfifo_n7u1.tdf" "ws_dgrp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555628765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555628765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\|dffpipe_fd9:dffpipe14 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|alt_synch_pipe_unl:ws_dgrp\|dffpipe_fd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_unl.tdf" "dffpipe14" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_unl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555628827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555628827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|cmpr_uu5:rdempty_eq_comp " "Elaborating entity \"cmpr_uu5\" for hierarchy \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|cmpr_uu5:rdempty_eq_comp\"" {  } { { "db/dcfifo_n7u1.tdf" "rdempty_eq_comp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_decimation:inst11\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_decimation:inst11\|altera_reset_controller:rst_controller\"" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation:inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst15 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst15\"" {  } { { "Project_BDF.bdf" "inst15" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -360 1344 1648 -216 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_pll_0 PLL:inst15\|PLL_pll_0:pll_0 " "Elaborating entity \"PLL_pll_0\" for hierarchy \"PLL:inst15\|PLL_pll_0:pll_0\"" {  } { { "PLL/synthesis/PLL.vhd" "pll_0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "PLL/synthesis/submodules/PLL_pll_0.v" "altera_pll_i" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628906 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1662555628921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "PLL/synthesis/submodules/PLL_pll_0.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 2.941176 MHz " "Parameter \"output_clock_frequency1\" = \"2.941176 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555628951 ""}  } { { "PLL/synthesis/submodules/PLL_pll_0.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555628951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_v3 cordic_v3:inst18 " "Elaborating entity \"cordic_v3\" for hierarchy \"cordic_v3:inst18\"" {  } { { "Project_BDF.bdf" "inst18" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 152 2480 2720 264 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555628953 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_2i cordic_v3.vhd(26) " "VHDL Signal Declaration warning at cordic_v3.vhd(26): used implicit default value for signal \"ram_2i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662555628953 "|Project_BDF|cordic_v3:inst18"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_tan cordic_v3.vhd(33) " "VHDL Signal Declaration warning at cordic_v3.vhd(33): used implicit default value for signal \"ram_tan\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662555628953 "|Project_BDF|cordic_v3:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF_V2 LPF_V2:inst29 " "Elaborating entity \"LPF_V2\" for hierarchy \"LPF_V2:inst29\"" {  } { { "Project_BDF.bdf" "inst29" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 1944 2160 112 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul_FM_IQ Mul_FM_IQ:inst5 " "Elaborating entity \"Mul_FM_IQ\" for hierarchy \"Mul_FM_IQ:inst5\"" {  } { { "Project_BDF.bdf" "inst5" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 128 1560 1760 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_IQ NCO_IQ:inst2 " "Elaborating entity \"NCO_IQ\" for hierarchy \"NCO_IQ:inst2\"" {  } { { "Project_BDF.bdf" "inst2" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 88 1104 1424 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_IQ_nco_iq NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq " "Elaborating entity \"NCO_IQ_nco_iq\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\"" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "nco_iq" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux000" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629172 ""}  } { { "NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555629172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ith.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ith.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ith " "Found entity 1: add_sub_ith" {  } { { "db/add_sub_ith.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/add_sub_ith.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555629219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555629219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ith NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_ith:auto_generated " "Elaborating entity \"add_sub_ith\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_ith:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_dxx_g:ux001\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux001" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_dxx:ux002\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux002" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_aprid_dxx NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_aprid_dxx:ux0219 " "Elaborating entity \"asj_nco_aprid_dxx\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_aprid_dxx:ux0219\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux0219" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gal NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_gal:ux009 " "Elaborating entity \"asj_gal\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_gal:ux009\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux009" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux0120" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_IQ_nco_iq_sin.hex " "Parameter \"init_file\" = \"NCO_IQ_nco_iq_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555629643 ""}  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555629643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e6g1 " "Found entity 1: altsyncram_e6g1" {  } { { "db/altsyncram_e6g1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_e6g1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555629690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555629690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e6g1 NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_e6g1:auto_generated " "Elaborating entity \"altsyncram_e6g1\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_e6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555629690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555630067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555630067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_e6g1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_e6g1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_e6g1.tdf" "mux2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_e6g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555630067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux0121" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555630192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555630208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555630223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555630223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555630223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555630223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555630223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555630223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555630223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555630223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555630223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555630223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555630223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_IQ_nco_iq_cos.hex " "Parameter \"init_file\" = \"NCO_IQ_nco_iq_cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555630223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555630223 ""}  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555630223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_96g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_96g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_96g1 " "Found entity 1: altsyncram_96g1" {  } { { "db/altsyncram_96g1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_96g1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555630271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555630271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_96g1 NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_96g1:auto_generated " "Elaborating entity \"altsyncram_96g1\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_96g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555630271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_mob_rw:ux122\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux122" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555630820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "ux710isdr" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555630945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO_IQ:inst2\|NCO_IQ_nco_iq:nco_iq\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631008 ""}  } { { "NCO_IQ/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555631008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NCO_IQ:inst2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NCO_IQ:inst2\|altera_reset_controller:rst_controller\"" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_IQ:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_IQ:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NCO_IQ:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NCO_IQ:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Phase_Frequency_Converter Phase_Frequency_Converter:inst13 " "Elaborating entity \"Phase_Frequency_Converter\" for hierarchy \"Phase_Frequency_Converter:inst13\"" {  } { { "Project_BDF.bdf" "inst13" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 120 3688 3912 264 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:inst14 " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:inst14\"" {  } { { "Project_BDF.bdf" "inst14" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -104 4056 4216 -24 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631071 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Clock_Divider.vhd(29) " "VHDL Process Statement warning at Clock_Divider.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662555631071 "|Project_BDF|Clock_Divider:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_2 fifo_decimation_2:inst20 " "Elaborating entity \"fifo_decimation_2\" for hierarchy \"fifo_decimation_2:inst20\"" {  } { { "Project_BDF.bdf" "inst20" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_2_fifo_decimation_2 fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2 " "Elaborating entity \"fifo_decimation_2_fifo_decimation_2\" for hierarchy \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\"" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "fifo_decimation_2" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls\" for hierarchy \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "the_dcfifo_with_controls" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_2_fifo_decimation_2_dual_clock_fifo fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo " "Elaborating entity \"fifo_decimation_2_fifo_decimation_2_dual_clock_fifo\" for hierarchy \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\"" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "the_dcfifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "dual_clock_fifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631400 ""}  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555631400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_decimation_2:inst20\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\"" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_2:inst20\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_clk FFT_clk:inst21 " "Elaborating entity \"FFT_clk\" for hierarchy \"FFT_clk:inst21\"" {  } { { "Project_BDF.bdf" "inst21" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 6456 6616 72 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631463 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp FFT_clk.vhd(29) " "VHDL Process Statement warning at FFT_clk.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FFT_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662555631463 "|Project_BDF|FFT_clk:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_3 fifo_decimation_3:inst23 " "Elaborating entity \"fifo_decimation_3\" for hierarchy \"fifo_decimation_3:inst23\"" {  } { { "Project_BDF.bdf" "inst23" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_3_fifo_decimation_3 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3 " "Elaborating entity \"fifo_decimation_3_fifo_decimation_3\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\"" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "fifo_decimation_3" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "the_dcfifo_with_controls" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_decimation_3_fifo_decimation_3_dual_clock_fifo fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo " "Elaborating entity \"fifo_decimation_3_fifo_decimation_3_dual_clock_fifo\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\"" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "the_dcfifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "dual_clock_fifo" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662555631776 ""}  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662555631776 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 142 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555631813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_o7u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_o7u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_o7u1 " "Found entity 1: dcfifo_o7u1" {  } { { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555631813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555631813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_o7u1 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated " "Elaborating entity \"dcfifo_o7u1\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_c9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_c9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_c9b " "Found entity 1: a_gray2bin_c9b" {  } { { "db/a_gray2bin_c9b.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_gray2bin_c9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555631844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555631844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_c9b fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_gray2bin_c9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_c9b\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_gray2bin_c9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_o7u1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bu6 " "Found entity 1: a_graycounter_bu6" {  } { { "db/a_graycounter_bu6.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_bu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555631891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555631891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bu6 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_graycounter_bu6:rdptr_g1p " "Elaborating entity \"a_graycounter_bu6\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_graycounter_bu6:rdptr_g1p\"" {  } { { "db/dcfifo_o7u1.tdf" "rdptr_g1p" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7cc " "Found entity 1: a_graycounter_7cc" {  } { { "db/a_graycounter_7cc.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/a_graycounter_7cc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555631938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555631938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7cc fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_graycounter_7cc:wrptr_g1p " "Elaborating entity \"a_graycounter_7cc\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|a_graycounter_7cc:wrptr_g1p\"" {  } { { "db/dcfifo_o7u1.tdf" "wrptr_g1p" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555631938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5d1 " "Found entity 1: altsyncram_q5d1" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555632001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555632001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q5d1 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram " "Elaborating entity \"altsyncram_q5d1\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\"" {  } { { "db/dcfifo_o7u1.tdf" "fifo_ram" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555632001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_snl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555632032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555632032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_snl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\"" {  } { { "db/dcfifo_o7u1.tdf" "rs_dgwp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555632032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555632057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555632057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_id9:dffpipe10 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_id9:dffpipe10\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe10" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_snl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555632057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_cd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555632080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555632080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|dffpipe_cd9:ws_brp " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|dffpipe_cd9:ws_brp\"" {  } { { "db/dcfifo_o7u1.tdf" "ws_brp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555632080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555632095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555632095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_o7u1.tdf" "ws_dgrp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555632095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555632111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555632111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_jd9:dffpipe14 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_jd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe14" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555632111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_tu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555632158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555632158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|cmpr_tu5:rdempty_eq_comp " "Elaborating entity \"cmpr_tu5\" for hierarchy \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|cmpr_tu5:rdempty_eq_comp\"" {  } { { "db/dcfifo_o7u1.tdf" "rdempty_eq_comp" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555632173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fifo_decimation_3:inst23\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\"" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "rst_controller" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555632173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555632189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fifo_decimation_3:inst23\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555632189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_clk cic_clk:inst24 " "Elaborating entity \"cic_clk\" for hierarchy \"cic_clk:inst24\"" {  } { { "Project_BDF.bdf" "inst24" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 8 5208 5368 88 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555632204 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp cic_clk.vhd(29) " "VHDL Process Statement warning at cic_clk.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cic_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662555632204 "|Project_BDF|cic_clk:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC1 CIC1:inst32 " "Elaborating entity \"CIC1\" for hierarchy \"CIC1:inst32\"" {  } { { "Project_BDF.bdf" "inst32" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 112 4888 5104 224 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555632220 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tapsum1 CIC1.vhd(140) " "Verilog HDL or VHDL warning at CIC1.vhd(140): object \"tapsum1\" assigned a value but never read" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662555632220 "|Project_BDF|CIC1:inst32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tapsum2 CIC1.vhd(141) " "Verilog HDL or VHDL warning at CIC1.vhd(141): object \"tapsum2\" assigned a value but never read" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662555632220 "|Project_BDF|CIC1:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC2 CIC2:inst6 " "Elaborating entity \"CIC2\" for hierarchy \"CIC2:inst6\"" {  } { { "Project_BDF.bdf" "inst6" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 120 6184 6400 232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555632314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7h84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7h84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7h84 " "Found entity 1: altsyncram_7h84" {  } { { "db/altsyncram_7h84.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_7h84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555634620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555634620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_blc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555634808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555634808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555634902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555634902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s9i " "Found entity 1: cntr_s9i" {  } { { "db/cntr_s9i.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_s9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555634996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555634996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555635063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555635063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_q1j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555635122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555635122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555635232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555635232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555635279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555635279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555635364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555635364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555635420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555635420 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "FIFO3 " "Analysis and Synthesis generated SignalTap II or debug node instance \"FIFO3\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555635969 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1662555636298 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.09.07.16:00:40 Progress: Loading sldf2e8f864/alt_sld_fab_wrapper_hw.tcl " "2022.09.07.16:00:40 Progress: Loading sldf2e8f864/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555640611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555646038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555646242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555651607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555651889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555652140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555652407 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555652423 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555652423 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1662555653146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf2e8f864/alt_sld_fab.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555653413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555653413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555653491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555653491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555653498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555653498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555653554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555653554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555653648 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555653648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555653648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662555653711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555653711 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 42 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 74 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 106 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 138 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 170 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 202 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 234 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 266 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[8\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 298 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[9\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 330 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[10\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 362 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[11\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 394 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[12\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 426 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[13\] " "Synthesized away node \"fifo_decimation_3:inst23\|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3\|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_o7u1:auto_generated\|altsyncram_q5d1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_q5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_q5d1.tdf" 458 2 0 } } { "db/dcfifo_o7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_o7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 66 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 138 0 0 } } { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 206 0 0 } } { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { -8 5512 5992 360 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_3:inst23|fifo_decimation_3_fifo_decimation_3:fifo_decimation_3|fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_3_fifo_decimation_3_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_o7u1:auto_generated|altsyncram_q5d1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[17\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 586 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[18\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 618 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[19\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 650 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[20\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 682 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[21\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 714 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[22\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 746 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[23\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 778 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 810 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 842 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 874 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 906 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 938 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 970 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 1002 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 1034 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 66 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 138 0 0 } } { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 206 0 0 } } { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 4256 4736 368 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation_2:inst20|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[19\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 650 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[20\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 682 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[21\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 714 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[22\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 746 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[23\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 778 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 810 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 842 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 874 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 906 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 938 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 970 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 1002 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo_decimation:inst11\|fifo_decimation_fifo_decimation:fifo_decimation\|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_s5d1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_s5d1.tdf" 1034 2 0 } } { "db/dcfifo_n7u1.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/dcfifo_n7u1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 66 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 138 0 0 } } { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 206 0 0 } } { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 112 0 0 } } { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { { 0 3040 3488 368 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662555655028 "|Project_BDF|fifo_decimation:inst11|fifo_decimation_fifo_decimation:fifo_decimation|fifo_decimation_fifo_decimation_dcfifo_with_controls:the_dcfifo_with_controls|fifo_decimation_fifo_decimation_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_n7u1:auto_generated|altsyncram_s5d1:fifo_ram|ram_block9a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1662555655028 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1662555655028 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cordic_v3:inst18\|ram_2i " "RAM logic \"cordic_v3:inst18\|ram_2i\" is uninferred due to inappropriate RAM size" {  } { { "cordic_v3.vhd" "ram_2i" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 26 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1662555655875 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cordic_v3:inst18\|ram_tan " "RAM logic \"cordic_v3:inst18\|ram_tan\" is uninferred due to inappropriate RAM size" {  } { { "cordic_v3.vhd" "ram_tan" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1662555655875 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1662555655875 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1662555657005 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Phase_Frequency_Converter:inst13\|stage_1\[0\] Low " "Register Phase_Frequency_Converter:inst13\|stage_1\[0\] will power up to Low" {  } { { "Phase_Frequency_Converter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1662555658275 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cordic_v3:inst18\|angle\[0\] Low " "Register cordic_v3:inst18\|angle\[0\] will power up to Low" {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1662555658275 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1662555658275 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "71 " "71 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662555659294 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT 19 " "Ignored 19 assignments for entity \"FFT\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1662555659483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT_FFT_Comp 33 " "Ignored 33 assignments for entity \"FFT_FFT_Comp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1662555659483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST 19 " "Ignored 19 assignments for entity \"NCO_TEST\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1662555659483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST_nco_iq 32 " "Ignored 32 assignments for entity \"NCO_TEST_nco_iq\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1662555659483 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "FIFO3 139 143 0 0 4 " "Partially connected in-system debug instance \"FIFO3\" to 139 of its 143 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1662555664377 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662555664597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662555664597 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance PLL:inst15\|PLL_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1662555665381 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1662555665381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4931 " "Implemented 4931 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662555665804 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662555665804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4510 " "Implemented 4510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662555665804 ""} { "Info" "ICUT_CUT_TM_RAMS" "353 " "Implemented 353 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1662555665804 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1662555665804 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "59 " "Implemented 59 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1662555665804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662555665804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5091 " "Peak virtual memory: 5091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662555665898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 07 16:01:05 2022 " "Processing ended: Wed Sep 07 16:01:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662555665898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662555665898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662555665898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662555665898 ""}
