[Library]
others = $MODEL_TECH/../modelsim.ini
smartfusion = C:/Microsemi/Libero_SoC_v11.8/Designer/lib/modelsim/precompiled/vlog/smartfusion
syncad_vhdl_lib = C:\Microsemi\Libero_SoC_v11.8\Designer/lib/actel/syncad_vhdl_lib

postsynth = postsynth
MSS_BFM_LIB = ../component/Actel/SmartFusionMSS/MSS/2.5.200/mti/user_verilog/MSS_BFM_LIB
[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
