# universal-binary-counter-sv
An n-bit up-down binary counter in SystemVerilog. If mode is 1 it counts up, else it counts down.
Here's a live demonstration of this project on EDA Playground: [Click here](https://edaplayground.com/x/8Ch_)
