

================================================================
== Vitis HLS Report for 'reset'
================================================================
* Date:           Sun Jun 23 13:22:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ALU_sys_HDL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.712 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                       |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance               |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_reset_Pipeline_clear_FIFO_a_fu_28  |reset_Pipeline_clear_FIFO_a  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_reset_Pipeline_clear_FIFO_b_fu_34  |reset_Pipeline_clear_FIFO_b  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_reset_Pipeline_clear_ALU_op_fu_40  |reset_Pipeline_clear_ALU_op  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_reset_Pipeline_clear_RAM_op_fu_46  |reset_Pipeline_clear_RAM_op  |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      15|    121|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     75|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      27|    198|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------+---------+----+---+----+-----+
    |                Instance               |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------------+-----------------------------+---------+----+---+----+-----+
    |grp_reset_Pipeline_clear_ALU_op_fu_40  |reset_Pipeline_clear_ALU_op  |        0|   0|  2|  22|    0|
    |grp_reset_Pipeline_clear_FIFO_a_fu_28  |reset_Pipeline_clear_FIFO_a  |        0|   0|  2|  22|    0|
    |grp_reset_Pipeline_clear_FIFO_b_fu_34  |reset_Pipeline_clear_FIFO_b  |        0|   0|  2|  22|    0|
    |grp_reset_Pipeline_clear_RAM_op_fu_46  |reset_Pipeline_clear_RAM_op  |        0|   0|  9|  55|    0|
    +---------------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                                  |                             |        0|   0| 15| 121|    0|
    +---------------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state8_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ALU_operation_read  |   9|          2|    1|          2|
    |ap_NS_fsm           |  48|          9|    1|          9|
    |data_a_read         |   9|          2|    1|          2|
    |data_b_read         |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  75|         15|    4|         15|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                           |  8|   0|    8|          0|
    |grp_reset_Pipeline_clear_ALU_op_fu_40_ap_start_reg  |  1|   0|    1|          0|
    |grp_reset_Pipeline_clear_FIFO_a_fu_28_ap_start_reg  |  1|   0|    1|          0|
    |grp_reset_Pipeline_clear_FIFO_b_fu_34_ap_start_reg  |  1|   0|    1|          0|
    |grp_reset_Pipeline_clear_RAM_op_fu_46_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               | 12|   0|   12|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|              reset|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|              reset|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|              reset|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|              reset|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|              reset|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|              reset|  return value|
|data_a_dout                 |   in|   32|     ap_fifo|             data_a|       pointer|
|data_a_empty_n              |   in|    1|     ap_fifo|             data_a|       pointer|
|data_a_read                 |  out|    1|     ap_fifo|             data_a|       pointer|
|data_b_dout                 |   in|   32|     ap_fifo|             data_b|       pointer|
|data_b_empty_n              |   in|    1|     ap_fifo|             data_b|       pointer|
|data_b_read                 |  out|    1|     ap_fifo|             data_b|       pointer|
|ALU_operation_dout          |   in|   32|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_empty_n       |   in|    1|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_read          |  out|    1|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_MEM_address0  |  out|    7|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_ce0       |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_we0       |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_d0        |  out|   32|   ap_memory|  ALU_operation_MEM|         array|
+----------------------------+-----+-----+------------+-------------------+--------------+

