$comment
	File created using the following command:
		vcd file regfile.msim.vcd -direction
$end
$date
	Sun Sep 24 16:04:53 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module dflipflop_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " data $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$var wire 1 % q $end
$var wire 1 & q0 $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - q~output_o $end
$var wire 1 . q0~output_o $end
$var wire 1 / reset~input_o $end
$var wire 1 0 clock~input_o $end
$var wire 1 1 enable~input_o $end
$var wire 1 2 data~input_o $end
$var wire 1 3 dlatch_left|sr|nor_top~0_combout $end
$var wire 1 4 dlatch_left|sr|nor_top~1_combout $end
$var wire 1 5 dlatch_right|sr|nor_top~0_combout $end
$var wire 1 6 dlatch_right|sr|nor_top~1_combout $end
$var wire 1 7 dlatch_right|sr|nor_bot~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
0$
x%
x&
0'
1(
x)
1*
1+
1,
x-
x.
0/
00
11
12
03
04
05
x6
x7
$end
#50000
1!
10
15
17
06
1-
0.
0&
1%
#100000
1$
0!
1/
00
16
14
05
0-
07
0%
1.
1&
#120000
0"
02
13
#150000
1!
10
15
#180000
1"
12
#200000
0!
00
05
03
#250000
1!
10
15
13
#300000
0!
00
05
03
#350000
1!
10
15
13
#400000
0$
0!
0/
00
05
03
04
#420000
0"
02
13
14
#450000
1!
10
15
#500000
0!
00
05
#540000
1"
12
03
04
#550000
1!
10
15
17
06
1-
0.
0&
1%
#600000
0"
0!
02
00
13
05
14
#650000
1!
10
15
16
0-
07
0%
1.
1&
#660000
1"
12
#700000
0!
00
05
03
04
#750000
1!
10
15
17
06
1-
0.
0&
1%
#780000
0"
02
#800000
0!
00
05
13
14
#840000
1"
12
03
04
#850000
1!
10
15
#900000
0"
0!
02
00
13
05
14
#950000
1!
10
15
16
0-
07
0%
1.
1&
#960000
1"
12
#1000000
