BOARD = DE2

# Watch out - fir_tb chooses which arch to instantiate for simulation - it is NOT controlled by DESIGN_ARCH below

TB_ENTITY     = fir_tb
TB_ARCH       = main
TB_VHDL       = fir_synth_pkg.vhd fir_tb.vhd

DESIGN_ENTITY = fir
# DESIGN_ARCH   = low_pass
DESIGN_ARCH   = avg
DESIGN_VHDL   = fir_synth_pkg.vhd fir.vhd
