Assembler report for 4_full_add
Thu Oct 27 22:33:01 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: D:/Software_workspace/FPGA/4_full_add/4_full_add.sof
  6. Assembler Device Options: D:/Software_workspace/FPGA/4_full_add/4_full_add.pof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Thu Oct 27 22:33:01 2022 ;
; Revision Name         ; 4_full_add                            ;
; Top-level Entity Name ; 4_full_add                            ;
; Family                ; Stratix II                            ;
; Device                ; EP2S15F484C3                          ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                       ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; Off      ; Off           ;
; Use configuration device                                                    ; On       ; On            ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Maintain Compatibility with All Stratix II MRAM Versions                    ; Off      ; Off           ;
; Use Checkered Pattern as Uninitialized RAM Content                          ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+------------------------------------------------------+
; Assembler Generated Files                            ;
+------------------------------------------------------+
; File Name                                            ;
+------------------------------------------------------+
; D:/Software_workspace/FPGA/4_full_add/4_full_add.sof ;
; D:/Software_workspace/FPGA/4_full_add/4_full_add.pof ;
+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Assembler Device Options: D:/Software_workspace/FPGA/4_full_add/4_full_add.sof ;
+----------------+---------------------------------------------------------------+
; Option         ; Setting                                                       ;
+----------------+---------------------------------------------------------------+
; Device         ; EP2S15F484C3                                                  ;
; JTAG usercode  ; 0xFFFFFFFF                                                    ;
; Checksum       ; 0x0027850B                                                    ;
+----------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Assembler Device Options: D:/Software_workspace/FPGA/4_full_add/4_full_add.pof ;
+--------------------+-----------------------------------------------------------+
; Option             ; Setting                                                   ;
+--------------------+-----------------------------------------------------------+
; Device             ; EPC16                                                     ;
; JTAG usercode      ; 0xFFFFFFFF                                                ;
; Checksum           ; 0x1EF5CFED                                                ;
; Compression Ratio  ; 3                                                         ;
+--------------------+-----------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Thu Oct 27 22:32:59 2022
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 4_full_add -c 4_full_add
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Thu Oct 27 22:33:01 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


