--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml best_d.twx best_d.ncd -o best_d.twr best_d.pcf -ucf
best_d.ucf

Design file:              best_d.ncd
Physical constraint file: best_d.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;

 1836 paths analyzed, 119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.293ns.
--------------------------------------------------------------------------------

Paths for end point multiplier/blk00000003 (DSP48_X3Y55.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_2 (FF)
  Destination:          multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.253ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.897 - 0.902)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_2 to multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y134.BMUX   Tshcko                0.351   theta<3>
                                                       theta_2
    DSP48_X3Y55.A2       net (fanout=1)        0.264   theta<2>
    DSP48_X3Y55.CLK      Tdspdck_A_PREG_MULT   2.638   multiplier/blk00000003
                                                       multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (2.989ns logic, 0.264ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

Paths for end point multiplier/blk00000003 (DSP48_X3Y55.A0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_0 (FF)
  Destination:          multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.251ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.897 - 0.902)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_0 to multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y134.AMUX   Tshcko                0.349   theta<3>
                                                       theta_0
    DSP48_X3Y55.A0       net (fanout=1)        0.264   theta<0>
    DSP48_X3Y55.CLK      Tdspdck_A_PREG_MULT   2.638   multiplier/blk00000003
                                                       multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (2.987ns logic, 0.264ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

Paths for end point multiplier/blk00000003 (DSP48_X3Y55.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_1 (FF)
  Destination:          multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.191ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.897 - 0.902)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_1 to multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y134.AQ     Tcko                  0.283   theta<3>
                                                       theta_1
    DSP48_X3Y55.A1       net (fanout=1)        0.270   theta<1>
    DSP48_X3Y55.CLK      Tdspdck_A_PREG_MULT   2.638   multiplier/blk00000003
                                                       multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (2.921ns logic, 0.270ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point d_5 (SLICE_X48Y134.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               multiplier/blk00000003 (DSP)
  Destination:          d_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.484 - 0.500)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: multiplier/blk00000003 to d_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y55.P7       Tdspcko_P_PREG        0.134   multiplier/blk00000003
                                                       multiplier/blk00000003
    SLICE_X48Y134.A5     net (fanout=10)       0.215   p<7>
    SLICE_X48Y134.CLK    Tah         (-Th)     0.076   d_6
                                                       Mmux_GND_1_o_GND_1_o_mux_50_OUT91
                                                       d_5
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.058ns logic, 0.215ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point d_8 (SLICE_X48Y133.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               multiplier/blk00000003 (DSP)
  Destination:          d_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.485 - 0.500)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: multiplier/blk00000003 to d_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y55.P10      Tdspcko_P_PREG        0.134   multiplier/blk00000003
                                                       multiplier/blk00000003
    SLICE_X48Y133.C5     net (fanout=12)       0.291   p<10>
    SLICE_X48Y133.CLK    Tah         (-Th)     0.076   d_8
                                                       Mmux_GND_1_o_GND_1_o_mux_50_OUT121
                                                       d_8
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.058ns logic, 0.291ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point multiplier/blk00000003 (DSP48_X3Y55.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theta_3 (FF)
  Destination:          multiplier/blk00000003 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.535 - 0.452)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theta_3 to multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y134.BQ     Tcko                  0.115   theta<3>
                                                       theta_3
    DSP48_X3Y55.A3       net (fanout=1)        0.134   theta<3>
    DSP48_X3Y55.CLK      Tdspckd_A_PREG_MULT(-Th)    -0.228   multiplier/blk00000003
                                                       multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.343ns logic, 0.134ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.767ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.566ns (638.570MHz) (Tdspper_PREG)
  Physical resource: multiplier/blk00000003/CLK
  Logical resource: multiplier/blk00000003/CLK
  Location pin: DSP48_X3Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.083ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.250ns (800.000MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 2.501ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.333ns
  High pulse: 1.666ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: theta<3>/SR
  Logical resource: theta_0/SR
  Location pin: SLICE_X50Y134.SR
  Clock network: n0000_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.293|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1836 paths, 0 nets, and 390 connections

Design statistics:
   Minimum period:   3.293ns{1}   (Maximum frequency: 303.674MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 23 11:52:33 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 613 MB



