INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_009/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_009/project_1/project_1.srcs/sources_1/new/parallel_adder_4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_adder_4b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_009/project_1/project_1.srcs/sources_1/new/parallel_adder_subtractor_16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_adder_subtractor_16b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_009/project_1/project_1.srcs/sim_1/new/parallel_add_sub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_add_sub_tb
