# Using Verilog instead of .lib files for greater
# detail in report_checks across module hierarchy,
# even if we're using Element macros
source $::env(DESIGN_DIR)/load.tcl

source $::env(DESIGN_DIR)/report-checks.tcl
