/* (c) HighTec EDV-Systeme GmbH */

/* block "CCU61" of TriCore TC1724 (42 SFRs) */

#ifndef _HAVE_TRICORE_CCU61_ADDRESSES_H_
#define _HAVE_TRICORE_CCU61_ADDRESSES_H_

#define CCU61_MCFG_ADDR       0xF0003104     /* "Module Configuration Register" */
#define CCU61_ID_ADDR         0xF0003108     /* "Module Identification Register" */
#define CCU61_PISEL0_ADDR     0xF0003110     /* "Port Input Select Register 0" */
#define CCU61_PISEL2_ADDR     0xF0003114     /* "Port Input Select Register 2" */
#define CCU61_KSCFG_ADDR      0xF0003118     /* "Kernel State Configuration Register" */
#define CCU61_KSCSR_ADDR      0xF000311C     /* "Kernel State Control Sensitivity Register" */
#define CCU61_T12_ADDR        0xF0003120     /* "Timer T12 Counter Register" */
#define CCU61_T12PR_ADDR      0xF0003124     /* "Timer 12 Period Register" */
#define CCU61_T12DTC_ADDR     0xF0003128     /* "Dead-Time Control Register for Timer12" */
#define CCU61_CC60R_ADDR      0xF0003130     /* "Capture/Compare Register for Channel CC60" */
#define CCU61_CC61R_ADDR      0xF0003134     /* "Capture/Compare Register for Channel CC61" */
#define CCU61_CC62R_ADDR      0xF0003138     /* "Capture/Compare Register for Channel CC62" */
#define CCU61_CC60SR_ADDR     0xF0003140     /* "Capture/Compare Shadow Reg. for Channel CC60" */
#define CCU61_CC61SR_ADDR     0xF0003144     /* "Capture/Compare Shadow Reg. for Channel CC61" */
#define CCU61_CC62SR_ADDR     0xF0003148     /* "Capture/Compare Shadow Reg. for Channel CC62" */
#define CCU61_T13_ADDR        0xF0003150     /* "Timer T13 Counter Register" */
#define CCU61_T13PR_ADDR      0xF0003154     /* "Timer 13 Period Register" */
#define CCU61_CC63R_ADDR      0xF0003158     /* "Compare Register for T13" */
#define CCU61_CC63SR_ADDR     0xF000315C     /* "Compare Shadow Register for T13" */
#define CCU61_CMPSTAT_ADDR    0xF0003160     /* "Compare State Register" */
#define CCU61_CMPMODIF_ADDR   0xF0003164     /* "Compare State Modification Register" */
#define CCU61_T12MSEL_ADDR    0xF0003168     /* "T12 Mode Select Register" */
#define CCU61_TCTR0_ADDR      0xF0003170     /* "Timer Control Register 0" */
#define CCU61_TCTR2_ADDR      0xF0003174     /* "Timer Control Register 2" */
#define CCU61_TCTR4_ADDR      0xF0003178     /* "Timer Control Register 4" */
#define CCU61_MODCTR_ADDR     0xF0003180     /* "Modulation Control Register" */
#define CCU61_TRPCTR_ADDR     0xF0003184     /* "Trap Control Register" */
#define CCU61_PSLR_ADDR       0xF0003188     /* "Passive State Level Register" */
#define CCU61_MCMOUTS_ADDR    0xF000318C     /* "Multi-Channel Mode Output Shadow Register" */
#define CCU61_MCMOUT_ADDR     0xF0003190     /* "Multi-Channel Mode Output Register" */
#define CCU61_MCMCTR_ADDR     0xF0003194     /* "Multi-Channel Mode Control Register" */
#define CCU61_IMON_ADDR       0xF0003198     /* "Input Monitoring Register" */
#define CCU61_LI_ADDR         0xF000319C     /* "Lost Indicator Register" */
#define CCU61_IS_ADDR         0xF00031A0     /* "Interrupt Status Register" */
#define CCU61_ISS_ADDR        0xF00031A4     /* "Interrupt Status Set Register" */
#define CCU61_ISR_ADDR        0xF00031A8     /* "Interrupt Status Reset Register" */
#define CCU61_INP_ADDR        0xF00031AC     /* "Interrupt Node Pointer Register" */
#define CCU61_IEN_ADDR        0xF00031B0     /* "Interrupt Enable Register" */
#define CCU61_SRC3_ADDR       0xF00031F0     /* "CCU61 Service Request Control Register" */
#define CCU61_SRC2_ADDR       0xF00031F4     /* "CCU61 Service Request Control Register" */
#define CCU61_SRC1_ADDR       0xF00031F8     /* "CCU61 Service Request Control Register" */
#define CCU61_SRC0_ADDR       0xF00031FC     /* "CCU61 Service Request Control Register" */


#endif /* _HAVE_TRICORE_CCU61_ADDRESSES_H_ (block "CCU61") */


