$comment
	File created using the following command:
		vcd file labTest.msim.vcd -direction
$end
$date
	Wed Apr 19 16:15:28 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module labTest_vlg_vec_tst $end
$var reg 3 ! SW [2:0] $end
$var wire 1 " LEDG [0] $end
$var wire 1 # LEDR [0] $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * LEDG[0]~output_o $end
$var wire 1 + LEDR[0]~output_o $end
$var wire 1 , SW[0]~input_o $end
$var wire 1 - SW[1]~input_o $end
$var wire 1 . SW[2]~input_o $end
$var wire 1 / inst4~combout $end
$var wire 1 0 inst~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
0.
0/
00
$end
#80000
b1 !
1,
1/
1*
1"
#160000
b11 !
b10 !
0,
1-
#240000
b11 !
1,
10
1+
1#
#320000
b111 !
b101 !
b100 !
0,
0-
1.
00
0/
0*
0+
0#
0"
#400000
b101 !
1,
1/
1*
1"
#480000
b111 !
b110 !
0,
1-
0/
0*
0"
#560000
b111 !
1,
1/
1*
1"
#640000
b11 !
b1 !
b0 !
0,
0-
0.
0/
0*
0"
#1000000
