/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  reg [15:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  reg [4:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [28:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_4z[0] ^ celloutsig_1_10z[7]);
  assign celloutsig_0_9z = ~(in_data[9] ^ celloutsig_0_0z);
  assign celloutsig_0_18z = ~(celloutsig_0_10z ^ celloutsig_0_6z[0]);
  assign celloutsig_1_0z = ~(in_data[129] ^ in_data[126]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z[4] ^ in_data[90]);
  assign celloutsig_1_5z = ~(in_data[129] ^ celloutsig_1_4z[4]);
  assign celloutsig_0_8z = { in_data[41:39], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } === { in_data[29:21], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_10z = { in_data[183:177], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[178:172], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_2z = celloutsig_0_1z[2:0] % { 1'h1, in_data[13:12] };
  assign celloutsig_0_22z = { celloutsig_0_11z[3:1], celloutsig_0_9z } % { 1'h1, celloutsig_0_14z[11:10], celloutsig_0_15z };
  assign celloutsig_0_25z = { in_data[29], celloutsig_0_17z, celloutsig_0_23z } % { 1'h1, celloutsig_0_5z[1:0], celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_2z[0] ? celloutsig_0_4z : in_data[21:18];
  assign celloutsig_1_6z = { celloutsig_1_4z[6:0], celloutsig_1_1z, celloutsig_1_4z } != { in_data[165:164], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_13z = { in_data[22:9], celloutsig_0_5z } != { in_data[84:69], celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_14z[6:0], celloutsig_0_8z } != { celloutsig_0_11z[3:2], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_0z = ~^ in_data[77:68];
  assign celloutsig_0_23z = ~^ { celloutsig_0_6z[10:8], celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_1_3z = ~^ in_data[111:108];
  assign celloutsig_0_7z = ^ { celloutsig_0_1z[2:1], celloutsig_0_2z };
  assign celloutsig_0_10z = ^ { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_12z = ^ celloutsig_0_6z[11:4];
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_2z } <<< { celloutsig_0_6z[12:6], celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_1_1z = { in_data[113:112], celloutsig_1_0z } <<< in_data[118:116];
  assign celloutsig_1_4z = { in_data[112:107], celloutsig_1_3z, celloutsig_1_0z } <<< { in_data[135:130], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_3z } ^ { celloutsig_0_2z[2], celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[59:57], celloutsig_0_0z, celloutsig_0_0z } ^ in_data[26:22];
  assign celloutsig_0_11z = celloutsig_0_1z ^ { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_14z[6], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_18z } ^ celloutsig_0_22z;
  always_latch
    if (!clkin_data[96]) celloutsig_1_19z = 5'h00;
    else if (clkin_data[64]) celloutsig_1_19z = { celloutsig_1_8z[16], celloutsig_1_3z, celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_5z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_5z = celloutsig_0_4z[2:0];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_6z = { in_data[48:36], celloutsig_0_2z };
  assign { celloutsig_1_8z[16], celloutsig_1_8z[18], celloutsig_1_8z[26], celloutsig_1_8z[15], celloutsig_1_8z[25], celloutsig_1_8z[14], celloutsig_1_8z[24], celloutsig_1_8z[13], celloutsig_1_8z[28], celloutsig_1_8z[23], celloutsig_1_8z[12], celloutsig_1_8z[22], celloutsig_1_8z[11], celloutsig_1_8z[21], celloutsig_1_8z[10], celloutsig_1_8z[20], celloutsig_1_8z[9], celloutsig_1_8z[19], celloutsig_1_8z[8], celloutsig_1_8z[27], celloutsig_1_8z[17], celloutsig_1_8z[7:5] } = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z[7], celloutsig_1_4z[7:6], celloutsig_1_4z[6:5], celloutsig_1_4z[5:4], celloutsig_1_4z[4], celloutsig_1_4z[4:3], celloutsig_1_4z[3:2], celloutsig_1_4z[2:1], celloutsig_1_4z[1:0], celloutsig_1_4z[0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } ^ { in_data[138], in_data[140], in_data[148], in_data[137], in_data[147], in_data[136], in_data[146], in_data[135], in_data[150], in_data[145], in_data[134], in_data[144], in_data[133], in_data[143], in_data[132], in_data[142], in_data[131], in_data[141], in_data[130], in_data[149], in_data[139], in_data[129:128], celloutsig_1_5z };
  assign celloutsig_1_8z[4:0] = 5'h00;
  assign { out_data[128], out_data[100:96], out_data[37:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
