// Seed: 4123221912
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_4,
      id_3,
      id_2,
      id_1
  );
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input supply0 id_2,
    output uwire id_3,
    input wor id_4,
    output tri1 id_5,
    output wand id_6,
    input supply0 id_7,
    output supply1 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  always #1;
  xnor primCall (id_8, id_4, id_0, id_2, id_10, id_7);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  always id_5 = id_7;
  initial begin : LABEL_0
    disable id_9;
  end
  wor  id_10 = 1;
  wire id_11;
  wire id_12;
endmodule
