<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="/home/price/projects/cdp/xilinx/memfifo/memfifo.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="08d14e7debc24763ad6e2e9aa1cb396d"/>
    <Option Name="Part" Val="xc7a100tcsg324-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/memfifo.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/memfifo.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="1"/>
    <Option Name="WTModelSimExportSim" Val="1"/>
    <Option Name="WTQuestaExportSim" Val="1"/>
    <Option Name="WTIesExportSim" Val="1"/>
    <Option Name="WTVcsExportSim" Val="1"/>
    <Option Name="WTRivieraExportSim" Val="1"/>
    <Option Name="WTActivehdlExportSim" Val="1"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_7series_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="doc/mig_7series_v4_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/constraints/mig_7series_0_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_b.prj"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0.xml"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/mig_7series_0_mig.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/mig_7series_0.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0.veo"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/constraints/mig_7series_0.xdc"/>
      </File>
      <File Path="$PPRDIR/../../verilog/contrib/dram_fifo.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../verilog/memfifo_modular.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_a.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_7series_0.upgrade_log"/>
      <File Path="$PPRDIR/../../verilog/contrib/ezusb_gpio.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../verilog/contrib/ezusb_io.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_b.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../verilog/memfifo_contents.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="memfifo"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="dram_fifo"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_2_13a" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_2_13a">
      <File Path="$PPRDIR/../constraints/memfifo.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../constraints/usb_fpga_2_13a_mem.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_2_13a/new/debug_constraints.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_2_13a/new/debug_constraints.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_2_13a" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcsg324-1" ConstrsSet="constrs_2_13a" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_2_13a" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_2_13a" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-1" ConstrsSet="constrs_2_13a" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_2_13a" SynthRun="synth_2_13a" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
