# HG changeset patch
# Parent 5b919d6207bc4023f05398da47b9d84661dc14d9
Add VR9 Board

--- /dev/null
+++ b/board/vr9/Kconfig
@@ -0,0 +1,506 @@
+
+config DRIVER_VR9
+      bool
+	  default y
+
+config BOARD_NAME
+    string 
+	default "EASY80920"
+	depends on IFX_IMAGE_EXTRA_CHECKS
+
+config BOARD_VERSION
+    string
+	default "1.2"
+	depends on IFX_IMAGE_EXTRA_CHECKS
+
+config CHIP_NAME
+    string
+    default "XRX200"
+    depends on IFX_IMAGE_EXTRA_CHECKS
+
+config CHIP_VERSION
+    string
+    default "1" if VR9_CPU_VERSION_1
+	default "2" if VR9_CHIP_VERSION_2
+    depends on IFX_IMAGE_EXTRA_CHECKS
+
+
+menu "CPU/DDR FREQUENCY"
+
+choice 
+    prompt "PLATFORM"
+    default VRX200
+
+config GRX200
+    bool "GRX200"
+
+config VRX200
+    bool "VRX200"
+
+endchoice
+
+choice 
+    prompt "CRYSTAL CLOCK FREQUENCY"
+	default VR9_CRYSTAL_36M
+    
+config VR9_CRYSTAL_6M
+    bool "6M"
+	depends on VRX200
+
+config VR9_CRYSTAL_CPLD
+    bool "6M change to 36M via CPLD"
+    depends on VRX200
+
+config VR9_CRYSTAL_25M
+    bool "25M"
+	depends on GRX200
+
+config VR9_CRYSTAL_36M
+    bool "36M"
+	depends on VRX200
+
+endchoice
+
+choice 
+    prompt "DDR TYPE SELECTION"
+    default VR9_DDR2
+
+config VR9_DDR1
+    bool "DDR1"
+
+config VR9_DDR2
+    bool "DDR2"
+
+endchoice
+
+choice
+    prompt "CPU AND RAM CONFIGURATION"
+
+
+config VR9_CPU_125M_RAM_125M
+    bool "125M/125M"
+
+config VR9_CPU_333M_RAM_166M
+    bool "333M/166M" 
+
+config VR9_CPU_393M_RAM_196M
+    bool "393M/196M"
+   
+config VR9_CPU_500M_RAM_200M
+    bool "500M/200M"
+    depends on !VR9_CRYSTAL_6M
+
+config VR9_CPU_500M_RAM_250M
+    bool "500M/250M"
+	depends on !VR9_CRYSTAL_6M && VR9_DDR2
+
+config VR9_CPU_600M_RAM_200M
+    bool "600M/200M"
+
+config VR9_CPU_600M_RAM_300M
+    bool "600M/300M"
+	depends on VR9_DDR2
+
+endchoice
+
+config ENABLE_POWER_MANAGEMENT
+    bool "Enable power management(EXPERIMENTAL)"
+	default n
+
+config USE_DEFAULT_LOWPOWER_SETTING
+    bool "USE DEFAULT LOWPOWER SETTING"
+    default y
+    depends on ENABLE_POWER_MANAGEMENT
+
+
+config LOWPOWER_CONTROL
+    hex 'LOWPOWER_CONTROL'
+    default "0x14"
+    depends on !USE_DEFAULT_LOWPOWER_SETTING
+    depends on ENABLE_POWER_MANAGEMENT
+
+config LOWPOWER_AUTO_ENABLE
+    hex 'LOWERPOWER_AUTO_ENABLE'
+    default "0x14"
+    depends on !USE_DEFAULT_LOWPOWER_SETTING
+    depends on ENABLE_POWER_MANAGEMENT
+
+config LOWPOWER_POWER_DOWN_CNT
+    hex 'LOWPOWER_POWER_DOWN_CNT'
+    default "0x40"
+    depends on !USE_DEFAULT_LOWPOWER_SETTING
+	depends on ENABLE_POWER_MANAGEMENT
+
+config LOWPOWER_SELF_REFRESH_CNT
+    hex 'LOWPOWER_SELF_REFRESH_CNT'
+    default "0x80"
+    depends on !USE_DEFAULT_LOWPOWER_SETTING
+    depends on ENABLE_POWER_MANAGEMENT
+
+endmenu
+
+
+menu "SWITCH OPTIONS"
+
+config VR9_SW_PORT_0
+    bool "USE PORT 0"
+
+choice
+   prompt "INTERFACE"
+   depends on VR9_SW_PORT_0
+   default VR9_SW_PORT0_RGMII_MAC
+
+config VR9_SW_PORT0_MII_PHY
+   bool "MII PHY"
+
+config VR9_SW_PORT0_MII_MAC
+   bool "MII MAC"
+
+config VR9_SW_PORT0_RMII_PHY
+   bool "RMII PHY"
+
+config VR9_SW_PORT0_RMII_MAC
+   bool "RMII MAC"
+
+config VR9_SW_PORT0_RGMII_MAC
+   bool "RGMII MAC"
+
+endchoice  
+
+config VR9_SW_PORT0_MIIMODE
+   int
+   depends on VR9_SW_PORT_0
+   default 0 if VR9_SW_PORT0_MII_PHY
+   default 1 if VR9_SW_PORT0_MII_MAC
+   default 2 if VR9_SW_PORT0_RMII_PHY
+   default 3 if VR9_SW_PORT0_RMII_MAC
+   default 4 if VR9_SW_PORT0_RGMII_MAC
+
+   
+choice
+   prompt "xMII CLOCK RATE"
+   depends on VR9_SW_PORT_0
+   default VR9_SW_PORT0_MIIRATE_AUTO
+	
+config VR9_SW_PORT0_MIIRATE_M2P5
+	 bool "2.5MHz"
+	 depends on !VR9_SW_PORT0_RMII_MAC && !VR9_SW_PORT0_RMII_PHY
+	
+config VR9_SW_PORT0_MIIRATE_M25
+    bool "25MHz"
+    depends on !VR9_SW_PORT0_RMII_MAC && !VR9_SW_PORT0_RMII_PHY
+
+config VR9_SW_PORT0_MIIRATE_M125
+    bool "125MHz"
+    depends on !VR9_SW_PORT0_RMII_MAC && !VR9_SW_PORT0_RMII_PHY
+
+config VR9_SW_PORT0_MIIRATE_M50	
+	  bool "50MHz"
+	  
+config VR9_SW_PORT0_MIIRATE_AUTO
+    bool "AUTO"
+    depends on !VR9_SW_PORT0_RMII_MAC && !VR9_SW_PORT0_RMII_PHY
+		
+endchoice
+
+config VR9_SW_PORT0_MIIRATE
+    int 
+	depends on VR9_SW_PORT_0
+	default 0 if VR9_SW_PORT0_MIIRATE_M2P5
+	default 1 if VR9_SW_PORT0_MIIRATE_M25
+	default 2 if VR9_SW_PORT0_MIIRATE_M125
+	default 3 if VR9_SW_PORT0_MIIRATE_M50
+	default 4 if VR9_SW_PORT0_MIIRATE_AUTO
+
+choice 
+    prompt "RMII REF CLOCK DIRECTIOM"
+	  default VR9_SW_PORT0_RMII_CLK_IN
+	  depends on VR9_SW_PORT0_RMII_PHY || VR9_SW_PORT0_RMII_MAC
+
+config VR9_SW_PORT0_RMII_CLK_IN
+    bool "IN"
+
+config VR9_SW_PORT0_RMII_CLK_OUT
+    bool "OUT"
+	
+endchoice
+
+
+config VR9_SW_PORT_1
+    bool "USE PORT 1"
+    
+choice
+   prompt "INTERFACE"
+   depends on VR9_SW_PORT_1
+   default VR9_SW_PORT1_RGMII_MAC
+
+config VR9_SW_PORT1_MII_PHY
+   bool "MII PHY"
+
+config VR9_SW_PORT1_MII_MAC
+   bool "MII MAC"
+
+config VR9_SW_PORT1_RMII_PHY
+   bool "RMII PHY"
+
+config VR9_SW_PORT1_RMII_MAC
+   bool "RMII MAC"
+
+config VR9_SW_PORT1_RGMII_MAC
+   bool "RGMII MAC"
+endchoice  
+
+config VR9_SW_PORT1_MIIMODE
+   int
+   depends on VR9_SW_PORT_1
+   default 0 if VR9_SW_PORT1_MII_PHY
+   default 1 if VR9_SW_PORT1_MII_MAC
+   default 2 if VR9_SW_PORT1_RMII_PHY
+   default 3 if VR9_SW_PORT1_RMII_MAC
+   default 4 if VR9_SW_PORT1_RGMII_MAC
+								   
+   
+choice
+   prompt "xMII CLOCK RATE"
+   depends on VR9_SW_PORT_1
+   default VR9_SW_PORT1_MIIRATE_AUTO
+	
+config VR9_SW_PORT1_MIIRATE_M2P5
+	bool "2.5MHz"
+	depends on !VR9_SW_PORT1_RMII_MAC && !VR9_SW_PORT1_RMII_PHY
+	
+config VR9_SW_PORT1_MIIRATE_M25
+    bool "25MHz"
+    depends on !VR9_SW_PORT1_RMII_MAC && !VR9_SW_PORT1_RMII_PHY
+
+config VR9_SW_PORT1_MIIRATE_M125
+    bool "125MHz"
+    depends on !VR9_SW_PORT1_RMII_MAC && !VR9_SW_PORT1_RMII_PHY
+
+config VR9_SW_PORT1_MIIRATE_M50	
+	  bool "50MHz"
+
+config VR9_SW_PORT1_MIIRATE_AUTO
+    bool "AUTO"
+		depends on !VR9_SW_PORT1_RMII_MAC && !VR9_SW_PORT1_RMII_PHY
+		
+endchoice
+
+config VR9_SW_PORT1_MIIRATE
+    int 
+	depends on VR9_SW_PORT_1
+	default 0 if VR9_SW_PORT1_MIIRATE_M2P5
+	default 1 if VR9_SW_PORT1_MIIRATE_M25
+	default 2 if VR9_SW_PORT1_MIIRATE_M125
+	default 3 if VR9_SW_PORT1_MIIRATE_M50
+	default 4 if VR9_SW_PORT1_MIIRATE_AUTO
+
+choice 
+    prompt "RMII REF CLOCK DIRECTIOM"
+	  default VR9_SW_PORT1_RMII_CLK_IN
+	  depends on VR9_SW_PORT1_RMII_MAC || VR9_SW_PORT1_RMII_PHY
+
+config VR9_SW_PORT1_RMII_CLK_IN
+    bool "IN"
+
+config VR9_SW_PORT1_RMII_CLK_OUT
+    bool "OUT"
+	
+endchoice
+
+config VR9_SW_PORT_2
+    bool "USE PORT 2"
+    default y
+
+choice
+   prompt "INTERFACE FOR PORT 2 AND PORT4"
+   depends on VR9_SW_PORT_2
+   default VR9_SW_PORT2_GMII
+
+config VR9_SW_PORT2_GMII
+   bool "GMII"
+
+config VR9_SW_PORT2_MII
+   bool "MII"
+
+endchoice  
+
+choice
+   prompt "GPHY_LED_MODE"
+   depends on VR9_SW_PORT_2
+   default GPHY_LED_SHIFT_REG
+
+config GPHY_LED_SHIFT_REG   
+   bool "SHIFT REGISTER"
+
+config GPHY_LED_GPIO
+   bool "GPIO"
+   
+endchoice
+
+config  VR9_SW_PORT2_MIIRATE
+   int
+   depends on VR9_SW_PORT_2
+   default 4 
+					 
+config VR9_SW_PORT2_MIIMODE
+    int
+	depends on VR9_SW_PORT_2
+	default 1 
+								
+
+config VR9_SW_PORT_3
+    bool "USE PORT 3"
+	default y
+    depends on VR9_SW_PORT2_MII
+    
+choice
+   prompt "INTERFACE"
+   depends on VR9_SW_PORT_3
+   default VR9_SW_PORT3_MII
+
+config VR9_SW_PORT3_MII
+   bool "MII"
+
+endchoice    
+    
+config VR9_SW_PORT3_MIIRATE
+   int
+   depends on VR9_SW_PORT_3
+   default 4 
+					 
+config VR9_SW_PORT3_MIIMODE
+    int
+	depends on VR9_SW_PORT_3
+    default 1 if VR9_SW_PORT3_MII
+
+config VR9_SW_PORT_4
+    bool "USE PORT 4"
+	default y
+	depends on VR9_SW_PORT_2
+
+config VR9_SW_PORT4_GMII
+   bool  
+   default y
+   depends on VR9_SW_PORT2_GMII
+
+config VR9_SW_PORT4_MII
+   bool
+   default y
+   depends on VR9_SW_PORT2_MII
+
+
+config VR9_SW_PORT4_MIIRATE
+   int
+   depends on VR9_SW_PORT_4
+   default 4
+					 
+config VR9_SW_PORT4_MIIMODE
+    int
+	depends on VR9_SW_PORT_4
+	default 1 
+	
+
+config VR9_SW_PORT_5a
+    bool "USE PORT 5a"
+	default y
+    depends on !VR9_SW_PORT_5b
+
+choice
+   prompt "INTERFACE"
+   depends on VR9_SW_PORT_5a
+   default VR9_SW_PORT5a_RGMII
+
+config VR9_SW_PORT5a_RGMII
+   bool "RGMII"
+endchoice
+
+config VR9_SW_PORT5a_MIIMODE
+   int
+   depends on VR9_SW_PORT_5a
+   default 4
+
+config VR9_SW_PORT5a_MIIRATE
+    int
+	depends on VR9_SW_PORT_5a
+	default 4 if VR9_SW_PORT5a_RGMII
+			
+
+config VR9_SW_PORT_5b
+    bool "USE PORT 5b"
+	default y
+    depends on VR9_SW_PORT2_MII
+    
+choice
+   prompt "INTERFACE"
+   depends on VR9_SW_PORT_5b
+   default VR9_SW_PORT5b_MII
+
+config VR9_SW_PORT5b_MII
+   bool "MII"
+
+endchoice       
+
+config VR9_SW_PORT5b_MIIMODE
+   int
+   depends on VR9_SW_PORT_5b
+   default 1 
+
+config VR9_SW_PORT5b_MIIRATE
+    int
+	depends on VR9_SW_PORT_5b
+	default 4
+
+config VR9_GPHY_FW_EMBEDDED
+    bool "gphy firmware embedded"
+	default y
+
+config VR9_GPHY_FW_ADDR
+    hex 
+	default "0xb0010000" if ( BOOT_FROM_NOR )
+	default "0xa0110000" if ( BOOT_FROM_SPI )
+	default "0xa0120000" if ( BOOT_FROM_NAND )
+	depends on VR9_SW_PORT_2 || VR9_SW_PORT_3 || VR9_SW_PORT_4 || VR9_SW_PORT_5b
+    depends on VR9_GPHY_FW_EMBEDDED
+
+config VR9_EXTERN_GPHY_FW_ADDR
+    hex "gphy firmware address"
+	default "0xb0010000"
+	depends on !VR9_GPHY_FW_EMBEDDED
+
+config VR9_GPHY_DEBUG
+    bool "DEBUG GPHY"
+	default y
+    depends on !NAND_FLASH
+	
+endmenu
+
+config TUNE_DDR
+    bool "DDR tuning support"
+	default y
+
+config DDR_TUNING_TEXT_BASE
+    hex 
+    default "0x9e220000"
+    depends on TUNE_DDR
+
+config ENABLE_DCDC
+	bool "ENABLE_DCDC"
+	default y
+
+config POWER_DOWN_REGULATOR
+    bool "POWER DOWN 2.5V REGULATOR"
+	default y
+
+config CHECK_PLL2_LOCK
+    bool "CHECK PLL2 LOCK"
+	default n
+
+config ON_VENUS
+    bool "ON VENUS"
+	default n
+	
+config ON_PALLADIUM
+    bool "ON PALLADIUM"
+	default n
+	
--- /dev/null
+++ b/board/vr9/Makefile
@@ -0,0 +1,55 @@
+#
+# (C) Copyright 2003-2006
+# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
+#
+# See file CREDITS for list of people who contributed to this
+# project.
+#
+# This program is free software; you can redistribute it and/or
+# modify it under the terms of the GNU General Public License as
+# published by the Free Software Foundation; either version 2 of
+# the License, or (at your option) any later version.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License
+# along with this program; if not, write to the Free Software
+# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+# MA 02111-1307 USA
+#
+
+include $(TOPDIR)/config.mk
+
+LIB	= $(obj)lib$(BOARD).a
+
+COBJS	= $(BOARD).o 
+SOBJS	= lowlevel_init.o
+
+SRCS	:= $(SOBJS:.o=.S) $(COBJS:.o=.c)
+OBJS	:= $(addprefix $(obj),$(COBJS))
+SOBJS	:= $(addprefix $(obj),$(SOBJS))
+
+$(LIB):	$(obj).depend $(OBJS) $(SOBJS)
+	$(AR) $(ARFLAGS) $@ $(OBJS) $(SOBJS)
+
+
+sfddr: start_sfddr.o sfddr_board.o tune_ddr.o lowlevel_init.o
+sf_preload: start_sfpreload.o sfpreload.o
+
+tune_ddr.c:
+	@rm -f $@
+	@ln -s $(TOPDIR)/lib_bootstrap/tune_ddr.c $@ 
+
+	
+	
+#########################################################################
+
+# defines $(obj).depend target
+include $(SRCTREE)/rules.mk
+
+sinclude $(obj).depend
+
+#########################################################################
--- /dev/null
+++ b/board/vr9/Makefile.lq
@@ -0,0 +1,123 @@
+ifdef CONFIG_VR9_GPHY_FW_EMBEDDED
+    GPHY_FIRMWARE = $(TOPDIR)/board/$(BOARD)/gphy_firmware.img
+else
+    GPHY_FIRMWARE = $(TOPDIR)/dummy
+endif
+
+
+ALL +=bootstrap.bin u-boot.lzimg u-boot.lq
+
+
+LDSCRIPT_BOOTSTRAP := $(TOPDIR)/board/$(BOARD)/bootstrap.lds
+ifdef CONFIG_BOOT_FROM_NOR
+OBJS_BOOTSTRAP  = $(TOPDIR)/$(CPUDIR)/$(BOARD)/start_bootstrap.o
+OBJS_BOOTSTRAP  += $(TOPDIR)/board/$(BOARD)/lowlevel_init.o
+else 
+OBJS_BOOTSTRAP  = $(TOPDIR)/$(CPUDIR)/$(BOARD)/start_uncomp.o
+endif
+
+
+
+OBJS_BOOTSTRAP  += $(TOPDIR)/lib/string.o
+OBJS_BOOTSTRAP  += $(CPUDIR)/$(BOARD)/lib$(CPU).a
+LIBS_BOOTSTRAP  = $(TOPDIR)/lib_bootstrap/libbootstrap.a
+LIBS_BOOTSTRAP += $(TOPDIR)/lib/crc32.o
+LIBS_BOOTSTRAP += $(TOPDIR)/drivers/serial/lq_asc.o
+LIBS_BOOTSTRAP += $(TOPDIR)/$(CPUDIR)/$(BOARD)/clock.o
+#LIBS_BOOTSTRAP += $(TOPDIR)/$(CPUDIR)/$(BOARD)/asc.o
+LIBS_BOOTSTRAP += $(TOPDIR)/arch/mips/lib/time.o
+
+
+BOOTSTRAP_LDFLAGS = -Bstatic -T $(LDSCRIPT_BOOTSTRAP) -Ttext $(CONFIG_BOOTSTRAP_TEXT_BASE) 
+
+ifdef CONFIG_BOOT_FROM_NOR
+$(obj)u-boot.lq: $(obj)System.map $(obj)bootstrap.bin $(obj)u-boot.lzimg
+		@touch dummy
+		@cat $(obj)bootstrap.bin > $(obj)u-boot.lq
+		@cat $(obj)u-boot.lzimg >> $(obj)u-boot.lq
+		@scripts_platform/pad2align.sh -n 65536 u-boot.lq 
+		@cat $(GPHY_FIRMWARE) >>u-boot.lq
+endif
+
+ifdef CONFIG_BOOT_FROM_NAND
+$(obj)u-boot.lq: $(obj)System.map $(obj)bootstrap.bin $(obj)u-boot.lzimg
+		@touch dummy
+		@$(TOPDIR)/scripts_platform/pad2align.sh -n 10240 bootstrap.bin
+		@cat $(obj)bootstrap.bin > $(obj)u-boot.lq
+		@cat $(obj)u-boot.lzimg >> $(obj)u-boot.lq
+		@$(TOPDIR)/scripts_platform/pad2align.sh -n 65536 u-boot.lq
+		@cat $(GPHY_FIRMWARE) >>u-boot.lq
+endif
+
+ifdef CONFIG_BOOT_FROM_SPI
+$(obj)u-boot.lq: $(obj)System.map $(obj)bootstrap.bin $(obj)u-boot.lzimg sfddr.bin sfpreload.bin
+		@touch dummy
+		@scripts_platform/mk_sf.pl dummy sfpreload.bin 0xbe220000 u-boot.lq
+		@scripts_platform/pad2align.sh -n 1280 u-boot.lq
+		@cat sfddr.bin >>u-boot.lq
+		@scripts_platform/pad2align.sh -n 20480 u-boot.lq
+		@cat u-boot.lzimg >> u-boot.lq
+		@scripts_platform/pad2align.sh -n 65536 u-boot.lq
+		@cat $(GPHY_FIRMWARE) >>u-boot.lq
+endif
+						
+LDFLAGS_SFDDR = -Bstatic -T $(TOPDIR)/board/$(BOARD)/bootstrap.lds -Ttext 0xbe220500 $(PLATFORM_LDFLAGS)
+OBJS_SFDDR = $(TOPDIR)/board/$(BOARD)/start_sfddr.o 
+OBJS_SFDDR +=$(TOPDIR)/board/$(BOARD)/sfddr_board.o 
+OBJS_SFDDR +=$(TOPDIR)/board/$(BOARD)/tune_ddr.o 
+OBJS_SFDDR +=$(TOPDIR)/board/$(BOARD)/lowlevel_init.o
+LIBS_SFDDR = $(TOPDIR)/lib/string.o
+LIBS_SFDDR += $(TOPDIR)/lib/crc32.o
+LIBS_SFDDR += $(TOPDIR)/$(CPUDIR)/$(BOARD)/clock.o
+LIBS_SFDDR += $(TOPDIR)/drivers/serial/lq_asc.o
+LIBS_SFDDR += $(TOPDIR)/arch/mips/lib/time.o
+LIBS_SFDDR += $(TOPDIR)/lib_bootstrap/LzmaDecode.o
+LIBS_SFDDR += $(TOPDIR)/lib_bootstrap/LzmaWrapper.o
+
+
+sfddr.bin:    $(obj)sfddr
+		$(OBJCOPY) ${OBJCFLAGS} -O binary $< $@
+
+sfddr:  depend $(SUBDIRS) $(OBJS_SFDDR) $(LIBS_SFDDR) bootstrap
+		$(LD) $(LDFLAGS_SFDDR) $(OBJS_SFDDR) $(LIBS_SFDDR) \
+	     -Map sfddr.map -o sfddr
+
+$(OBJS_SFDDR):
+		rm -f $(OBJS_SFDDR)
+		$(MAKE) -C `dirname $@` sfddr
+				
+
+u-boot.lzimg: $(obj)u-boot.bin System.map
+		lzma e $(obj)u-boot.bin $(obj)u-boot.lzma
+		scripts_platform/pad2align.sh -n 16 u-boot.lzma
+		$(TOPDIR)/tools/mkimage -A mips -T firmware -C lzma \
+		-a 0x$(shell grep "T _start" $(TOPDIR)/System.map | awk '{ printf "%s", $$1 }') \
+		-e 0x$(shell grep "T _start" $(TOPDIR)/System.map | awk '{ printf "%s", $$1 }') \
+		-n 'u-boot image' -d $(obj)u-boot.lzma $@
+
+
+LDFLAGS_SFPRELOAD = -Bstatic -T $(TOPDIR)/board/$(BOARD)/sfpreload.lds -Ttext 0xbe220000
+OBJS_SFPRELOAD =  $(TOPDIR)/board/$(BOARD)/start_sfpreload.o
+OBJS_SFPRELOAD += $(TOPDIR)/board/$(BOARD)/sfpreload.o
+
+
+$(OBJS_SFPRELOAD):
+		@$(MAKE) -C `dirname $@` sf_preload
+
+sfpreload.bin: sfpreload
+		@$(OBJCOPY) -O binary $< $@
+
+sfpreload:  $(OBJS_SFPRELOAD)
+		@$(LD) $(LDFLAGS_SFPRELOAD) $(OBJS_SFPRELOAD) -o sfpreload
+
+
+bootstrap.bin:    $(obj)bootstrap
+		$(OBJCOPY) ${OBJCFLAGS} -O binary $< $@
+		
+bootstrap: $(OBJS_BOOTSTRAP) $(LIBS_BOOTSTRAP)  $(LDSCRIPT_BOOTSTRAP)
+		$(LD) $(BOOTSTRAP_LDFLAGS) $$UNDEF_SYM $(OBJS_BOOTSTRAP) $(LIBS_BOOTSTRAP) \
+		-Map bootstrap.map -o bootstrap
+		
+$(LIBS_BOOTSTRAP):
+		$(MAKE) -C `dirname $@` all
+		
--- /dev/null
+++ b/board/vr9/bootstrap.lds
@@ -0,0 +1,72 @@
+/*
+ * (C) Copyright 2003
+ * Wolfgang Denk Engineering, <wd@denx.de>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+/*
+OUTPUT_FORMAT("elf32-bigmips", "elf32-bigmips", "elf32-bigmips")
+*/
+OUTPUT_FORMAT("elf32-tradbigmips", "elf32-tradbigmips", "elf32-tradbigmips")
+OUTPUT_ARCH(mips)
+ENTRY(_start)
+SECTIONS
+{
+        . = 0x00000000;
+
+        . = ALIGN(4);
+	.text       :
+	{
+	  *(.text)
+	}
+
+        . = ALIGN(4);
+        .rodata  : { *(.rodata) }
+
+        . = ALIGN(4);
+        .data  : { *(.data) }
+
+	. = ALIGN(4);
+	.sdata  : { *(.sdata) }
+
+	_gp = ALIGN(16);
+
+	. = ALIGN(16);
+	__got_start = .;
+	.got  : { *(.got) }
+	__got_end = .;
+
+	.sdata  : { *(.sdata) }
+
+	. = .;
+        __u_boot_cmd_start = .;
+        .u_boot_cmd : { *(.u_boot_cmd) }
+        __u_boot_cmd_end = .;
+
+    . = ALIGN(4);
+	uboot_end_data = .;
+	got_size = (__got_end - __got_start);
+	num_got_entries = (__got_end - __got_start) >> 2;
+
+  . = ALIGN(4);
+	.sbss  : { *(.sbss) }
+        .bss  : { *(.bss) }
+	uboot_end = .;
+}
--- /dev/null
+++ b/board/vr9/config.mk
@@ -0,0 +1,27 @@
+#
+# (C) Copyright 2003
+# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
+#
+# See file CREDITS for list of people who contributed to this
+# project.
+#
+# This program is free software; you can redistribute it and/or
+# modify it under the terms of the GNU General Public License as
+# published by the Free Software Foundation; either version 2 of
+# the License, or (at your option) any later version.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License
+# along with this program; if not, write to the Free Software
+# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+# MA 02111-1307 USA
+#
+
+-include $(TOPDIR)/.config
+
+TEXT_BASE = $(CONFIG_RAM_TEXT_BASE)
+
--- /dev/null
+++ b/board/vr9/ddr1/xrx200_ddr1_167M_lp_settings.h
@@ -0,0 +1,64 @@
+/* Settings for VR9 DDR2 SDRAM controller */		
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000101
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x100
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000001
+#define	MC_CCR09_VALUE	0x0
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x3000301
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x202
+#define	MC_CCR14_VALUE	0x5060A0F
+#define	MC_CCR15_VALUE	0x2000F
+#define	MC_CCR16_VALUE	0x30000
+#define	MC_CCR17_VALUE	0x60102
+#define	MC_CCR18_VALUE	0x3020002
+#define	MC_CCR19_VALUE	0x16010102
+#define	MC_CCR20_VALUE	0x5000014
+#define	MC_CCR21_VALUE	0x30A0200
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0x8020000
+#define	MC_CCR24_VALUE	0xD03
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x320000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x510
+#define	MC_CCR31_VALUE	0x10000C0
+#define	MC_CCR32_VALUE	0x120040
+#define	MC_CCR33_VALUE	0x430080
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0xF2D93
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0x8235
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x212004
+#define	MC_CCR40_VALUE	0x212304
+#define	MC_CCR41_VALUE	0x210004
+#define	MC_CCR42_VALUE	0x210004
+#define	MC_CCR43_VALUE	0x666304
+#define	MC_CCR44_VALUE	0x666304
+#define	MC_CCR45_VALUE	0x660004
+#define	MC_CCR46_VALUE	0x660004
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF3014B26
+#define	MC_CCR54_VALUE	0xF3014B26
+#define	MC_CCR55_VALUE	0xF3014B26
+#define	MC_CCR56_VALUE	0xF3014B26
+#define	MC_CCR57_VALUE	0x7800301
+#define	MC_CCR58_VALUE	0x7800301
+#define	MC_CCR59_VALUE	0x7800301
+#define	MC_CCR60_VALUE	0x7800301
+#define	MC_CCR61_VALUE	0x4
--- /dev/null
+++ b/board/vr9/ddr1/xrx200_ddr1_167M_settings.h
@@ -0,0 +1,64 @@
+/* Settings for VR9 DDR2 SDRAM controller */		
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000101
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x100
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000001
+#define	MC_CCR09_VALUE	0x0
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x3000301
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x202
+#define	MC_CCR14_VALUE	0x5060A0F
+#define	MC_CCR15_VALUE	0x2000F
+#define	MC_CCR16_VALUE	0x30000
+#define	MC_CCR17_VALUE	0x60102
+#define	MC_CCR18_VALUE	0x3020002
+#define	MC_CCR19_VALUE	0x10102
+#define	MC_CCR20_VALUE	0x5000000
+#define	MC_CCR21_VALUE	0x30A0200
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0x8020000
+#define	MC_CCR24_VALUE	0xD03
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x320000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x510
+#define	MC_CCR31_VALUE	0x0
+#define	MC_CCR32_VALUE	0x0
+#define	MC_CCR33_VALUE	0x430000
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0xF2D93
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0x8235
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x212004
+#define	MC_CCR40_VALUE	0x212304
+#define	MC_CCR41_VALUE	0x210004
+#define	MC_CCR42_VALUE	0x210004
+#define	MC_CCR43_VALUE	0x666304
+#define	MC_CCR44_VALUE	0x666304
+#define	MC_CCR45_VALUE	0x660004
+#define	MC_CCR46_VALUE	0x660004
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF3014B26
+#define	MC_CCR54_VALUE	0xF3014B26
+#define	MC_CCR55_VALUE	0xF3014B26
+#define	MC_CCR56_VALUE	0xF3014B26
+#define	MC_CCR57_VALUE	0x7800301
+#define	MC_CCR58_VALUE	0x7800301
+#define	MC_CCR59_VALUE	0x7800301
+#define	MC_CCR60_VALUE	0x7800301
+#define	MC_CCR61_VALUE	0x4
--- /dev/null
+++ b/board/vr9/ddr1/xrx200_ddr1_200M_lp_settings.h
@@ -0,0 +1,64 @@
+/* Settings for VR9 DDR2 SDRAM controller */		
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000101
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x100
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000001
+#define	MC_CCR09_VALUE	0x0
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x3000301
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x202
+#define	MC_CCR14_VALUE	0x5060A0F
+#define	MC_CCR15_VALUE	0x2000F
+#define	MC_CCR16_VALUE	0x30000
+#define	MC_CCR17_VALUE	0x60102
+#define	MC_CCR18_VALUE	0x4020002
+#define	MC_CCR19_VALUE	0x16010102
+#define	MC_CCR20_VALUE	0x7000014
+#define	MC_CCR21_VALUE	0x40D0200
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0xA020000
+#define	MC_CCR24_VALUE	0x1004
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x320000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x613
+#define	MC_CCR31_VALUE	0x10000C0
+#define	MC_CCR32_VALUE	0x120040
+#define	MC_CCR33_VALUE	0x510080
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0x1236B1
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0x9C41
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x212004
+#define	MC_CCR40_VALUE	0x212304
+#define	MC_CCR41_VALUE	0x210004
+#define	MC_CCR42_VALUE	0x210004
+#define	MC_CCR43_VALUE	0x666304
+#define	MC_CCR44_VALUE	0x666304
+#define	MC_CCR45_VALUE	0x660004
+#define	MC_CCR46_VALUE	0x660004
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF3014B26
+#define	MC_CCR54_VALUE	0xF3014B26
+#define	MC_CCR55_VALUE	0xF3014B26
+#define	MC_CCR56_VALUE	0xF3014B26
+#define	MC_CCR57_VALUE	0x7800301
+#define	MC_CCR58_VALUE	0x7800301
+#define	MC_CCR59_VALUE	0x7800301
+#define	MC_CCR60_VALUE	0x7800301
+#define	MC_CCR61_VALUE	0x4
--- /dev/null
+++ b/board/vr9/ddr1/xrx200_ddr1_200M_settings.h
@@ -0,0 +1,64 @@
+/* Settings for VR9 DDR2 SDRAM controller */		
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000101
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x100
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000001
+#define	MC_CCR09_VALUE	0x0
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x3000301
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x202
+#define	MC_CCR14_VALUE	0x5060A0F
+#define	MC_CCR15_VALUE	0x2000F
+#define	MC_CCR16_VALUE	0x30000
+#define	MC_CCR17_VALUE	0x60102
+#define	MC_CCR18_VALUE	0x4020002
+#define	MC_CCR19_VALUE	0x10102
+#define	MC_CCR20_VALUE	0x7000000
+#define	MC_CCR21_VALUE	0x40D0200
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0xA020000
+#define	MC_CCR24_VALUE	0x1004
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x320000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x613
+#define	MC_CCR31_VALUE	0x0
+#define	MC_CCR32_VALUE	0x0
+#define	MC_CCR33_VALUE	0x510000
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0x1236B1
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0x9C41
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x212004
+#define	MC_CCR40_VALUE	0x212304
+#define	MC_CCR41_VALUE	0x210004
+#define	MC_CCR42_VALUE	0x210004
+#define	MC_CCR43_VALUE	0x666304
+#define	MC_CCR44_VALUE	0x666304
+#define	MC_CCR45_VALUE	0x660004
+#define	MC_CCR46_VALUE	0x660004
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF3014B26
+#define	MC_CCR54_VALUE	0xF3014B26
+#define	MC_CCR55_VALUE	0xF3014B26
+#define	MC_CCR56_VALUE	0xF3014B26
+#define	MC_CCR57_VALUE	0x7800301
+#define	MC_CCR58_VALUE	0x7800301
+#define	MC_CCR59_VALUE	0x7800301
+#define	MC_CCR60_VALUE	0x7800301
+#define	MC_CCR61_VALUE	0x4
--- /dev/null
+++ b/board/vr9/ddr2/xrx200_ddr1_167M_lp_settings.h
@@ -0,0 +1,64 @@
+/* Settings for VR9 DDR2 SDRAM controller */		
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000101
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x100
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000001
+#define	MC_CCR09_VALUE	0x0
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x3000301
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x202
+#define	MC_CCR14_VALUE	0x5060A0F
+#define	MC_CCR15_VALUE	0x2000F
+#define	MC_CCR16_VALUE	0x30000
+#define	MC_CCR17_VALUE	0x60102
+#define	MC_CCR18_VALUE	0x3020002
+#define	MC_CCR19_VALUE	0x16010102
+#define	MC_CCR20_VALUE	0x6000014 
+#define	MC_CCR21_VALUE	0x30B0200
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0x8020000
+#define	MC_CCR24_VALUE	0xD03
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x320000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x512
+#define	MC_CCR31_VALUE	0x10000C0
+#define	MC_CCR32_VALUE	0x120040
+#define	MC_CCR33_VALUE	0x430080
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0xF2DAB
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0x8279
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x212004
+#define	MC_CCR40_VALUE	0x212304
+#define	MC_CCR41_VALUE	0x210004
+#define	MC_CCR42_VALUE	0x210004
+#define	MC_CCR43_VALUE	0x666304
+#define	MC_CCR44_VALUE	0x666304
+#define	MC_CCR45_VALUE	0x660004
+#define	MC_CCR46_VALUE	0x660004
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF3014B26
+#define	MC_CCR54_VALUE	0xF3014B26
+#define	MC_CCR55_VALUE	0xF3014B26
+#define	MC_CCR56_VALUE	0xF3014B26
+#define	MC_CCR57_VALUE	0x7C00301
+#define	MC_CCR58_VALUE	0x7C00301
+#define	MC_CCR59_VALUE	0x7C00301
+#define	MC_CCR60_VALUE	0x7C00301
+#define	MC_CCR61_VALUE	0x4
--- /dev/null
+++ b/board/vr9/ddr2/xrx200_ddr2_167M_lp_settings.h
@@ -0,0 +1,64 @@
+/* Settings for VR9 DDR2 SDRAM controller */		
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000101
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x100
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000101
+#define	MC_CCR09_VALUE	0x0
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x2000401
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x202
+#define	MC_CCR14_VALUE	0x7080A0F
+#define	MC_CCR15_VALUE	0x2040F
+#define	MC_CCR16_VALUE	0x40000
+#define	MC_CCR17_VALUE	0x60102
+#define	MC_CCR18_VALUE	0x3020002
+#define	MC_CCR19_VALUE	0x16030302
+#define	MC_CCR20_VALUE	0x5000714
+#define	MC_CCR21_VALUE	0x30A0207
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0x8020000
+#define	MC_CCR24_VALUE	0x4401203
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x4420000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x510
+#define	MC_CCR31_VALUE	0x10000C0
+#define	MC_CCR32_VALUE	0x120040
+#define	MC_CCR33_VALUE	0x430080
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0x142D93
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0x8235
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x1F1F04
+#define	MC_CCR40_VALUE	0x1F2704
+#define	MC_CCR41_VALUE	0x1F1C66
+#define	MC_CCR42_VALUE	0x1F1C66
+#define	MC_CCR43_VALUE	0x666504
+#define	MC_CCR44_VALUE	0x666504
+#define	MC_CCR45_VALUE	0x665F1B
+#define	MC_CCR46_VALUE	0x665F1B
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF3014B26
+#define	MC_CCR54_VALUE	0xF3014B26
+#define	MC_CCR55_VALUE	0xF3014B26
+#define	MC_CCR56_VALUE	0xF3014B26
+#define	MC_CCR57_VALUE	0x7800301
+#define	MC_CCR58_VALUE	0x7800301
+#define	MC_CCR59_VALUE	0x7800301
+#define	MC_CCR60_VALUE	0x7800301
+#define	MC_CCR61_VALUE	0x4
--- /dev/null
+++ b/board/vr9/ddr2/xrx200_ddr2_167M_settings.h
@@ -0,0 +1,64 @@
+/* Settings for VR9 DDR2 SDRAM controller */		
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000101
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x100
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000101
+#define	MC_CCR09_VALUE	0x0
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x2000401
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x202
+#define	MC_CCR14_VALUE	0x7080A0F
+#define	MC_CCR15_VALUE	0x2040F
+#define	MC_CCR16_VALUE	0x40000
+#define	MC_CCR17_VALUE	0x60102
+#define	MC_CCR18_VALUE	0x3020002
+#define	MC_CCR19_VALUE	0x30302
+#define	MC_CCR20_VALUE	0x5000700
+#define	MC_CCR21_VALUE	0x30A0207
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0x8020000
+#define	MC_CCR24_VALUE	0x4401203
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x4420000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x510
+#define	MC_CCR31_VALUE	0x0
+#define	MC_CCR32_VALUE	0x0
+#define	MC_CCR33_VALUE	0x430000
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0x142D93
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0x8235
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x1F1F04
+#define	MC_CCR40_VALUE	0x1F2704
+#define	MC_CCR41_VALUE	0x1F1C66
+#define	MC_CCR42_VALUE	0x1F1C66
+#define	MC_CCR43_VALUE	0x666504
+#define	MC_CCR44_VALUE	0x666504
+#define	MC_CCR45_VALUE	0x665F1B
+#define	MC_CCR46_VALUE	0x665F1B
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF3014B26
+#define	MC_CCR54_VALUE	0xF3014B26
+#define	MC_CCR55_VALUE	0xF3014B26
+#define	MC_CCR56_VALUE	0xF3014B26
+#define	MC_CCR57_VALUE	0x7800301
+#define	MC_CCR58_VALUE	0x7800301
+#define	MC_CCR59_VALUE	0x7800301
+#define	MC_CCR60_VALUE	0x7800301
+#define	MC_CCR61_VALUE	0x4
--- /dev/null
+++ b/board/vr9/ddr2/xrx200_ddr2_200M_lp_settings.h
@@ -0,0 +1,64 @@
+/* Settings for VR9 DDR2 SDRAM controller */		
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000101
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x100
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000101
+#define	MC_CCR09_VALUE	0x0
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x2000401
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x202
+#define	MC_CCR14_VALUE	0x7080A0F
+#define	MC_CCR15_VALUE	0x2040F
+#define	MC_CCR16_VALUE	0x40000
+#define	MC_CCR17_VALUE	0x60102
+#define	MC_CCR18_VALUE	0x4020002
+#define	MC_CCR19_VALUE	0x16030302
+#define	MC_CCR20_VALUE	0x7000714
+#define	MC_CCR21_VALUE	0x40C0208
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0xA020000
+#define	MC_CCR24_VALUE	0x4401604
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x6420000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x613
+#define	MC_CCR31_VALUE	0x10000C0
+#define	MC_CCR32_VALUE	0x120040
+#define	MC_CCR33_VALUE	0x510080
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0x1836B1
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0x9C41
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x1A1F04
+#define	MC_CCR40_VALUE	0x1A2704
+#define	MC_CCR41_VALUE	0x1A1C57
+#define	MC_CCR42_VALUE	0x1A1C57
+#define	MC_CCR43_VALUE	0x566504
+#define	MC_CCR44_VALUE	0x566504
+#define	MC_CCR45_VALUE	0x565F17
+#define	MC_CCR46_VALUE	0x565F17
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF3014B27
+#define	MC_CCR54_VALUE	0xF3014B27
+#define	MC_CCR55_VALUE	0xF3014B27
+#define	MC_CCR56_VALUE	0xF3014B27
+#define	MC_CCR57_VALUE	0x7800301
+#define	MC_CCR58_VALUE	0x7800301
+#define	MC_CCR59_VALUE	0x7800301
+#define	MC_CCR60_VALUE	0x7800301
+#define	MC_CCR61_VALUE	0x4
--- /dev/null
+++ b/board/vr9/ddr2/xrx200_ddr2_200M_settings.h
@@ -0,0 +1,64 @@
+/* Settings for VR9 DDR2 SDRAM controller */		
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000101
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x100
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000101
+#define	MC_CCR09_VALUE	0x0
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x2000401
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x202
+#define	MC_CCR14_VALUE	0x7080A0F
+#define	MC_CCR15_VALUE	0x2040F
+#define	MC_CCR16_VALUE	0x40000
+#define	MC_CCR17_VALUE	0x60102
+#define	MC_CCR18_VALUE	0x4020002
+#define	MC_CCR19_VALUE	0x30302
+#define	MC_CCR20_VALUE	0x7000700
+#define	MC_CCR21_VALUE	0x40C0208
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0xA020000
+#define	MC_CCR24_VALUE	0x4401604
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x6420000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x613
+#define	MC_CCR31_VALUE	0x0
+#define	MC_CCR32_VALUE	0x0
+#define	MC_CCR33_VALUE	0x510000
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0x1836B1
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0x9C41
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x1A1F04
+#define	MC_CCR40_VALUE	0x1A2704
+#define	MC_CCR41_VALUE	0x1A1C57
+#define	MC_CCR42_VALUE	0x1A1C57
+#define	MC_CCR43_VALUE	0x566504
+#define	MC_CCR44_VALUE	0x566504
+#define	MC_CCR45_VALUE	0x565F17
+#define	MC_CCR46_VALUE	0x565F17
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF3014B27
+#define	MC_CCR54_VALUE	0xF3014B27
+#define	MC_CCR55_VALUE	0xF3014B27
+#define	MC_CCR56_VALUE	0xF3014B27
+#define	MC_CCR57_VALUE	0x7800301
+#define	MC_CCR58_VALUE	0x7800301
+#define	MC_CCR59_VALUE	0x7800301
+#define	MC_CCR60_VALUE	0x7800301
+#define	MC_CCR61_VALUE	0x4
--- /dev/null
+++ b/board/vr9/ddr2/xrx200_ddr2_250M_lp_settings.h
@@ -0,0 +1,64 @@
+/* Settings for VR9 DDR2 SDRAM controller */		
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000101
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x100
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000101
+#define	MC_CCR09_VALUE	0x0
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x2000401
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x202
+#define	MC_CCR14_VALUE	0x7080A0F
+#define	MC_CCR15_VALUE	0x2040F
+#define	MC_CCR16_VALUE	0x40000
+#define	MC_CCR17_VALUE	0x70102
+#define	MC_CCR18_VALUE	0x4020002
+#define	MC_CCR19_VALUE	0x16030302
+#define	MC_CCR20_VALUE	0x8000714
+#define	MC_CCR21_VALUE	0x40F020A
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0xC020000
+#define	MC_CCR24_VALUE	0x4401B04
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x6420000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x798
+#define	MC_CCR31_VALUE	0x10000C0
+#define	MC_CCR32_VALUE	0x120040
+#define	MC_CCR33_VALUE	0x650080
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0x1D445D
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0xC351
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x141F04
+#define	MC_CCR40_VALUE	0x142704
+#define	MC_CCR41_VALUE	0x141b42
+#define	MC_CCR42_VALUE	0x141b42
+#define	MC_CCR43_VALUE	0x566504
+#define	MC_CCR44_VALUE	0x566504
+#define	MC_CCR45_VALUE	0x565F17
+#define	MC_CCR46_VALUE	0x565F17
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF3014B27
+#define	MC_CCR54_VALUE	0xF3014B27
+#define	MC_CCR55_VALUE	0xF3014B27
+#define	MC_CCR56_VALUE	0xF3014B27
+#define	MC_CCR57_VALUE	0x7800301
+#define	MC_CCR58_VALUE	0x7800301
+#define	MC_CCR59_VALUE	0x7800301
+#define	MC_CCR60_VALUE	0x7800301
+#define	MC_CCR61_VALUE	0x4
--- /dev/null
+++ b/board/vr9/ddr2/xrx200_ddr2_250M_settings.h
@@ -0,0 +1,64 @@
+/* Settings for VR9 DDR2 SDRAM controller */		
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000101
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x100
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000101
+#define	MC_CCR09_VALUE	0x0
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x2000401
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x202
+#define	MC_CCR14_VALUE	0x7080A0F
+#define	MC_CCR15_VALUE	0x2040F
+#define	MC_CCR16_VALUE	0x40000
+#define	MC_CCR17_VALUE	0x70102
+#define	MC_CCR18_VALUE	0x4020002
+#define	MC_CCR19_VALUE	0x30302
+#define	MC_CCR20_VALUE	0x8000700
+#define	MC_CCR21_VALUE	0x40F020A
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0xC020000
+#define	MC_CCR24_VALUE	0x4401B04
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x6420000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x798
+#define	MC_CCR31_VALUE	0x0
+#define	MC_CCR32_VALUE	0x0
+#define	MC_CCR33_VALUE	0x650000
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0x1D445D
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0xC351
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x141F04
+#define	MC_CCR40_VALUE	0x142704
+#define	MC_CCR41_VALUE	0x141b42
+#define	MC_CCR42_VALUE	0x141b42
+#define	MC_CCR43_VALUE	0x566504
+#define	MC_CCR44_VALUE	0x566504
+#define	MC_CCR45_VALUE	0x565F17
+#define	MC_CCR46_VALUE	0x565F17
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF3014B27
+#define	MC_CCR54_VALUE	0xF3014B27
+#define	MC_CCR55_VALUE	0xF3014B27
+#define	MC_CCR56_VALUE	0xF3014B27
+#define	MC_CCR57_VALUE	0x7800301
+#define	MC_CCR58_VALUE	0x7800301
+#define	MC_CCR59_VALUE	0x7800301
+#define	MC_CCR60_VALUE	0x7800301
+#define	MC_CCR61_VALUE	0x4
--- /dev/null
+++ b/board/vr9/ddr2/xrx200_ddr2_300M_lp_settings.h
@@ -0,0 +1,64 @@
+/* Settings for VR9 DDR2 SDRAM controller */		
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000101
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x100
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000101
+#define	MC_CCR09_VALUE	0x0
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x2000401
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x303
+#define	MC_CCR14_VALUE	0x7080A0F
+#define	MC_CCR15_VALUE	0x2040F
+#define	MC_CCR16_VALUE	0x40000
+#define	MC_CCR17_VALUE	0x70102
+#define	MC_CCR18_VALUE	0x5020002
+#define	MC_CCR19_VALUE	0x16030303
+#define	MC_CCR20_VALUE	0xA000714
+#define	MC_CCR21_VALUE	0x512020C
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0xE020000
+#define	MC_CCR24_VALUE	0x4402005
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x8420000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x91C
+#define	MC_CCR31_VALUE	0x10000C0
+#define	MC_CCR32_VALUE	0x120040
+#define	MC_CCR33_VALUE	0x790080
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0x235209
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0xEA61
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x141F04
+#define	MC_CCR40_VALUE	0x142704
+#define	MC_CCR41_VALUE	0x141b42
+#define	MC_CCR42_VALUE	0x141b42
+#define	MC_CCR43_VALUE	0x566504
+#define	MC_CCR44_VALUE	0x566504
+#define	MC_CCR45_VALUE	0x565F17
+#define	MC_CCR46_VALUE	0x565F17
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF4013B27
+#define	MC_CCR54_VALUE	0xF4013B27
+#define	MC_CCR55_VALUE	0xF4013B27
+#define	MC_CCR56_VALUE	0xF4013B27
+#define	MC_CCR57_VALUE	0x7800301
+#define	MC_CCR58_VALUE	0x7800301
+#define	MC_CCR59_VALUE	0x7800301
+#define	MC_CCR60_VALUE	0x7800301
+#define	MC_CCR61_VALUE	0x5
--- /dev/null
+++ b/board/vr9/ddr2/xrx200_ddr2_300M_settings.h
@@ -0,0 +1,64 @@
+/* Settings for VR9 DDR2 SDRAM controller */		
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000101
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x100
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000101
+#define	MC_CCR09_VALUE	0x0
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x2000401
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x303
+#define	MC_CCR14_VALUE	0x7080A0F
+#define	MC_CCR15_VALUE	0x2040F
+#define	MC_CCR16_VALUE	0x40000
+#define	MC_CCR17_VALUE	0x70102
+#define	MC_CCR18_VALUE	0x5020002
+#define	MC_CCR19_VALUE	0x30303
+#define	MC_CCR20_VALUE	0xA000700
+#define	MC_CCR21_VALUE	0x512020C
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0xE020000
+#define	MC_CCR24_VALUE	0x4402005
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x8420000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x91C
+#define	MC_CCR31_VALUE	0x0
+#define	MC_CCR32_VALUE	0x0
+#define	MC_CCR33_VALUE	0x790000
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0x235209
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0xEA61
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x141F04
+#define	MC_CCR40_VALUE	0x142704
+#define	MC_CCR41_VALUE	0x141b42
+#define	MC_CCR42_VALUE	0x141b42
+#define	MC_CCR43_VALUE	0x566504
+#define	MC_CCR44_VALUE	0x566504
+#define	MC_CCR45_VALUE	0x565F17
+#define	MC_CCR46_VALUE	0x565F17
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF4013B27
+#define	MC_CCR54_VALUE	0xF4013B27
+#define	MC_CCR55_VALUE	0xF4013B27
+#define	MC_CCR56_VALUE	0xF4013B27
+#define	MC_CCR57_VALUE	0x7800301
+#define	MC_CCR58_VALUE	0x7800301
+#define	MC_CCR59_VALUE	0x7800301
+#define	MC_CCR60_VALUE	0x7800301
+#define	MC_CCR61_VALUE	0x5
--- /dev/null
+++ b/board/vr9/dsl_address_define.h
@@ -0,0 +1,4700 @@
+//-----------------------------------------------------------------------------
+//
+// DSL DFE Address Definition
+//
+// Change log:
+// Updated to 03-march-2009 release from AWARE
+// 23-04-09: gck : Updated to 17-April-2009 release from AWARE
+// 15-06-09: gck : Updated to 12-June-2009 release from AWARE
+//        delta(masks): D_XDMA0_SA_E, D_XDMA1_SA_E, 
+//                      ZT_ILV_PARAMS0, ZT_ILV_PARAMS1
+//                      ZR_ILV_PARAMS0, ZR_ILV_PARAMS1
+//        new         : Z_PRAM_STATUS, qt_fdqasph(memory def)                     
+//                 
+//-----------------------------------------------------------------------------
+
+#ifndef __DSL_DFE_ADDRESS_DEFINE__
+#define __DSL_DFE_ADDRESS_DEFINE__
+
+#define MEI_OFFSET 0xBE116000 // This is for the MEI Interface
+#define DSL_OFFSET 0xBE800000 // This is for the FPI SLAVE to AWARE DFE
+#define MEIAD(a) ((a)+MEI_OFFSET)
+#define FPIAD(a) ((((a)&0x300000)>>1)+((a)&0xFFFFF)+DSL_OFFSET)
+
+/* AEC Global Address Constants */
+#define aec_global_base       (0x20D000)
+#define AEC_GLOBAL(r)         (int)(aec_global_base+(r))
+#define aec_global_size       (0x0100)
+
+#define AEC_PROG_DLY_CTRL                        AEC_GLOBAL(0x00)
+#define AEC_PROG_DLY_CTRL_WMASK                  (0x000000f3)
+#define AEC_PROG_DLY_CTRL_MASK                   (0x000000f3)
+#define AEC_PROG_DLY_CTRL_DEFAULT                (0x00000001)
+#define AEC_PROG_DLY_CTRL_FMASK                  (0x000000f3)
+#define AEC_PROG_FIR_CTRL                        AEC_GLOBAL(0x04)
+#define AEC_PROG_FIR_CTRL_WMASK                  (0x00003f13)
+#define AEC_PROG_FIR_CTRL_MASK                   (0x00003f13)
+#define AEC_PROG_FIR_CTRL_DEFAULT                (0x00000001)
+#define AEC_PROG_FIR_CTRL_FMASK                  (0x00003f13)
+#define AEC_HP_CTRL                              AEC_GLOBAL(0x08)
+#define AEC_HP_CTRL_WMASK                        (0x00000f13)
+#define AEC_HP_CTRL_MASK                         (0x00000f13)
+#define AEC_HP_CTRL_DEFAULT                      (0x00000601)
+#define AEC_HP_CTRL_FMASK                        (0x00000f13)
+#define AEC_STATUS                               AEC_GLOBAL(0x0C)
+#define AEC_STATUS_WMASK                         (0x00010101)
+#define AEC_STATUS_MASK                          (0x00010101)
+#define AEC_STATUS_DEFAULT                       (0x00000000)
+#define AEC_STATUS_FMASK                         (0x00010101)
+#define AEC_PROG_FIR_COEFF_3_0                   AEC_GLOBAL(0x10)
+#define AEC_PROG_FIR_COEFF_3_0_WMASK             (0xffffffff)
+#define AEC_PROG_FIR_COEFF_3_0_MASK              (0xffffffff)
+#define AEC_PROG_FIR_COEFF_3_0_DEFAULT           (0x00000000)
+#define AEC_PROG_FIR_COEFF_3_0_FMASK             (0xffffffff)
+#define AEC_PROG_FIR_COEFF_7_4                   AEC_GLOBAL(0x14)
+#define AEC_PROG_FIR_COEFF_7_4_WMASK             (0xffffffff)
+#define AEC_PROG_FIR_COEFF_7_4_MASK              (0xffffffff)
+#define AEC_PROG_FIR_COEFF_7_4_DEFAULT           (0x00000000)
+#define AEC_PROG_FIR_COEFF_7_4_FMASK             (0xffffffff)
+#define AEC_PROG_FIR_COEFF_B_8                   AEC_GLOBAL(0x18)
+#define AEC_PROG_FIR_COEFF_B_8_WMASK             (0xffffffff)
+#define AEC_PROG_FIR_COEFF_B_8_MASK              (0xffffffff)
+#define AEC_PROG_FIR_COEFF_B_8_DEFAULT           (0x00000000)
+#define AEC_PROG_FIR_COEFF_B_8_FMASK             (0xffffffff)
+#define AEC_PROG_FIR_COEFF_F_C                   AEC_GLOBAL(0x1C)
+#define AEC_PROG_FIR_COEFF_F_C_WMASK             (0xffffffff)
+#define AEC_PROG_FIR_COEFF_F_C_MASK              (0xffffffff)
+#define AEC_PROG_FIR_COEFF_F_C_DEFAULT           (0x00000000)
+#define AEC_PROG_FIR_COEFF_F_C_FMASK             (0xffffffff)
+#define AEC_AFIR_CTRL                            AEC_GLOBAL(0x000024)
+#define AEC_AFIR_CTRL_WMASK                      (0x000000ff)
+#define AEC_AFIR_CTRL_MASK                       (0x000000ff)
+#define AEC_AFIR_CTRL_DEFAULT                    (0x00000000)
+#define AEC_AFIR_CTRL_FMASK                      (0x000000ff)
+#define AEC_AFIR_CFG                             AEC_GLOBAL(0x000028)
+#define AEC_AFIR_CFG_WMASK                       (0x000001ff)
+#define AEC_AFIR_CFG_MASK                        (0x000001ff)
+#define AEC_AFIR_CFG_DEFAULT                     (0x00000080)
+#define AEC_AFIR_CFG_FMASK                       (0x000001ff)
+#define AEC_AFIR_CFRD                            AEC_GLOBAL(0x00002C)
+#define AEC_AFIR_CFRD_WMASK                      (0x0000ffff)
+#define AEC_AFIR_CFRD_MASK                       (0x0000ffff)
+#define AEC_AFIR_CFRD_DEFAULT                    (0x00000000)
+#define AEC_AFIR_CFRD_FMASK                      (0x0000ffff)
+#define AEC_AFIR_CFWR                            AEC_GLOBAL(0x000030)
+#define AEC_AFIR_CFWR_WMASK                      (0x0000ffff)
+#define AEC_AFIR_CFWR_MASK                       (0x0000ffff)
+#define AEC_AFIR_CFWR_DEFAULT                    (0x00000000)
+#define AEC_AFIR_CFWR_FMASK                      (0x0000ffff)
+#define AEC_AFIR_CFADDR                          AEC_GLOBAL(0x000034)
+#define AEC_AFIR_CFADDR_WMASK                    (0x000000ff)
+#define AEC_AFIR_CFADDR_MASK                     (0x000000ff)
+#define AEC_AFIR_CFADDR_DEFAULT                  (0x00000000)
+#define AEC_AFIR_CFADDR_FMASK                    (0x000000ff)
+#define AEC_AFIR_MDLLCTL                         AEC_GLOBAL(0x000038)
+#define AEC_AFIR_MDLLCTL_WMASK                   (0x0000000f)
+#define AEC_AFIR_MDLLCTL_MASK                    (0x0000000f)
+#define AEC_AFIR_MDLLCTL_DEFAULT                 (0x00000007)
+#define AEC_AFIR_MDLLCTL_FMASK                   (0x0000000f)
+#define AEC_AFIR_MDLLSTAT                        AEC_GLOBAL(0x00003C)
+#define AEC_AFIR_MDLLSTAT_WMASK                  (0x00000001)
+#define AEC_AFIR_MDLLSTAT_MASK                   (0x00000001)
+#define AEC_AFIR_MDLLSTAT_DEFAULT                (0x00000000)
+#define AEC_AFIR_MDLLSTAT_FMASK                  (0x00000001)
+#define AEC_AFIR_CTRL2                           AEC_GLOBAL(0x000040)
+#define AEC_AFIR_CTRL2_WMASK                     (0x00000003)
+#define AEC_AFIR_CTRL2_MASK                      (0x00000003)
+#define AEC_AFIR_CTRL2_DEFAULT                   (0x00000000)
+#define AEC_AFIR_CTRL2_FMASK                     (0x00000003)
+#define AEC_AFIR_CNT_UPDATE                      AEC_GLOBAL(0x000044)
+#define AEC_AFIR_CNT_UPDATE_WMASK                (0x000000ff)
+#define AEC_AFIR_CNT_UPDATE_MASK                 (0x000000ff)
+#define AEC_AFIR_CNT_UPDATE_DEFAULT              (0x00000000)
+#define AEC_AFIR_CNT_UPDATE_FMASK                (0x000000ff)
+#define AEC_AFIR_CNT_LEAKY                       AEC_GLOBAL(0x000048)
+#define AEC_AFIR_CNT_LEAKY_WMASK                 (0x0000ffff)
+#define AEC_AFIR_CNT_LEAKY_MASK                  (0x0000ffff)
+#define AEC_AFIR_CNT_LEAKY_DEFAULT               (0x00000000)
+#define AEC_AFIR_CNT_LEAKY_FMASK                 (0x0000ffff)
+#define AEC_AFIR_CNT_STOP                        AEC_GLOBAL(0x00004C)
+#define AEC_AFIR_CNT_STOP_WMASK                  (0x0000ffff)
+#define AEC_AFIR_CNT_STOP_MASK                   (0x0000ffff)
+#define AEC_AFIR_CNT_STOP_DEFAULT                (0x00000000)
+#define AEC_AFIR_CNT_STOP_FMASK                  (0x0000ffff)
+
+
+/* DREG Global Address Constants */
+#define dreg_global_base       (0x20D400)
+#define DREG_GLOBAL(r)         (int)(dreg_global_base+(r))
+#define dreg_global_size       (0x0400)
+
+#define DREG_AT_CFG0                             DREG_GLOBAL(0x0080)
+#define DREG_AT_CFG0_WMASK                       (0x0007ffff)
+#define DREG_AT_CFG0_MASK                        (0x0007ffff)
+#define DREG_AT_CFG0_DEFAULT                     (0x00000000)
+#define DREG_AT_CFG0_FMASK                       (0x0007ffff)
+#define DREG_AT_CFG1                             DREG_GLOBAL(0x0084)
+#define DREG_AT_CFG1_WMASK                       (0x0007ffff)
+#define DREG_AT_CFG1_MASK                        (0x0007ffff)
+#define DREG_AT_CFG1_DEFAULT                     (0x00000000)
+#define DREG_AT_CFG1_FMASK                       (0x0007ffff)
+#define DREG_AT_CELL0                            DREG_GLOBAL(0x0090)
+#define DREG_AT_CELL0_WMASK                      (0xffffffff)
+#define DREG_AT_CELL0_MASK                       (0xffffffff)
+#define DREG_AT_CELL0_DEFAULT                    (0x00000000)
+#define DREG_AT_CELL0_FMASK                      (0xffffffff)
+#define DREG_AT_CELL1                            DREG_GLOBAL(0x0094)
+#define DREG_AT_CELL1_WMASK                      (0xffffffff)
+#define DREG_AT_CELL1_MASK                       (0xffffffff)
+#define DREG_AT_CELL1_DEFAULT                    (0x00000000)
+#define DREG_AT_CELL1_FMASK                      (0xffffffff)
+#define DREG_AT_IDLE_CNT0                        DREG_GLOBAL(0x0098)
+#define DREG_AT_IDLE_CNT0_WMASK                  (0xffffffff)
+#define DREG_AT_IDLE_CNT0_MASK                   (0xffffffff)
+#define DREG_AT_IDLE_CNT0_DEFAULT                (0x00000000)
+#define DREG_AT_IDLE_CNT0_FMASK                  (0xffffffff)
+#define DREG_AT_IDLE_CNT1                        DREG_GLOBAL(0x009c)
+#define DREG_AT_IDLE_CNT1_WMASK                  (0xffffffff)
+#define DREG_AT_IDLE_CNT1_MASK                   (0xffffffff)
+#define DREG_AT_IDLE_CNT1_DEFAULT                (0x00000000)
+#define DREG_AT_IDLE_CNT1_FMASK                  (0xffffffff)
+#define DREG_AT_IDLE0                            DREG_GLOBAL(0x00a0)
+#define DREG_AT_IDLE0_WMASK                      (0x000000ff)
+#define DREG_AT_IDLE0_MASK                       (0x000000ff)
+#define DREG_AT_IDLE0_DEFAULT                    (0x0000006A)
+#define DREG_AT_IDLE0_FMASK                      (0x000000ff)
+#define DREG_AT_IDLE1                            DREG_GLOBAL(0x00a4)
+#define DREG_AT_IDLE1_WMASK                      (0x000000ff)
+#define DREG_AT_IDLE1_MASK                       (0x000000ff)
+#define DREG_AT_IDLE1_DEFAULT                    (0x0000006A)
+#define DREG_AT_IDLE1_FMASK                      (0x000000ff)
+#define DREG_AR_CFG0                             DREG_GLOBAL(0x0180)
+#define DREG_AR_CFG0_WMASK                       (0x0007ffff)
+#define DREG_AR_CFG0_MASK                        (0x0007ffff)
+#define DREG_AR_CFG0_DEFAULT                     (0x00000000)
+#define DREG_AR_CFG0_FMASK                       (0x0007ffff)
+#define DREG_AR_CFG1                             DREG_GLOBAL(0x0184)
+#define DREG_AR_CFG1_WMASK                       (0x0007ffff)
+#define DREG_AR_CFG1_MASK                        (0x0007ffff)
+#define DREG_AR_CFG1_DEFAULT                     (0x00000000)
+#define DREG_AR_CFG1_FMASK                       (0x0007ffff)
+#define DREG_AR_STAT0                            DREG_GLOBAL(0x0198)
+#define DREG_AR_STAT0_WMASK                      (0x0000003f)
+#define DREG_AR_STAT0_MASK                       (0x0000003f)
+#define DREG_AR_STAT0_DEFAULT                    (0x00000000)
+#define DREG_AR_STAT0_FMASK                      (0x0000003f)
+#define DREG_AR_STAT1                            DREG_GLOBAL(0x019c)
+#define DREG_AR_STAT1_WMASK                      (0x0000003f)
+#define DREG_AR_STAT1_MASK                       (0x0000003f)
+#define DREG_AR_STAT1_DEFAULT                    (0x00000000)
+#define DREG_AR_STAT1_FMASK                      (0x0000003f)
+#define DREG_AR_CELL0                            DREG_GLOBAL(0x01a0)
+#define DREG_AR_CELL0_WMASK                      (0xffffffff)
+#define DREG_AR_CELL0_MASK                       (0xffffffff)
+#define DREG_AR_CELL0_DEFAULT                    (0x00000000)
+#define DREG_AR_CELL0_FMASK                      (0xffffffff)
+#define DREG_AR_CELL1                            DREG_GLOBAL(0x01a4)
+#define DREG_AR_CELL1_WMASK                      (0xffffffff)
+#define DREG_AR_CELL1_MASK                       (0xffffffff)
+#define DREG_AR_CELL1_DEFAULT                    (0x00000000)
+#define DREG_AR_CELL1_FMASK                      (0xffffffff)
+#define DREG_AR_IDLE_CNT0                        DREG_GLOBAL(0x01a8)
+#define DREG_AR_IDLE_CNT0_WMASK                  (0xffffffff)
+#define DREG_AR_IDLE_CNT0_MASK                   (0xffffffff)
+#define DREG_AR_IDLE_CNT0_DEFAULT                (0x00000000)
+#define DREG_AR_IDLE_CNT0_FMASK                  (0xffffffff)
+#define DREG_AR_IDLE_CNT1                        DREG_GLOBAL(0x01ac)
+#define DREG_AR_IDLE_CNT1_WMASK                  (0xffffffff)
+#define DREG_AR_IDLE_CNT1_MASK                   (0xffffffff)
+#define DREG_AR_IDLE_CNT1_DEFAULT                (0x00000000)
+#define DREG_AR_IDLE_CNT1_FMASK                  (0xffffffff)
+#define DREG_AR_AIIDLE_CNT0                      DREG_GLOBAL(0x01b0)
+#define DREG_AR_AIIDLE_CNT0_WMASK                (0xffffffff)
+#define DREG_AR_AIIDLE_CNT0_MASK                 (0xffffffff)
+#define DREG_AR_AIIDLE_CNT0_DEFAULT              (0x00000000)
+#define DREG_AR_AIIDLE_CNT0_FMASK                (0xffffffff)
+#define DREG_AR_AIIDLE_CNT1                      DREG_GLOBAL(0x01b4)
+#define DREG_AR_AIIDLE_CNT1_WMASK                (0xffffffff)
+#define DREG_AR_AIIDLE_CNT1_MASK                 (0xffffffff)
+#define DREG_AR_AIIDLE_CNT1_DEFAULT              (0x00000000)
+#define DREG_AR_AIIDLE_CNT1_FMASK                (0xffffffff)
+#define DREG_AR_BE_CNT0                          DREG_GLOBAL(0x01b8)
+#define DREG_AR_BE_CNT0_WMASK                    (0xffffffff)
+#define DREG_AR_BE_CNT0_MASK                     (0xffffffff)
+#define DREG_AR_BE_CNT0_DEFAULT                  (0x00000000)
+#define DREG_AR_BE_CNT0_FMASK                    (0xffffffff)
+#define DREG_AR_BE_CNT1                          DREG_GLOBAL(0x01bc)
+#define DREG_AR_BE_CNT1_WMASK                    (0xffffffff)
+#define DREG_AR_BE_CNT1_MASK                     (0xffffffff)
+#define DREG_AR_BE_CNT1_DEFAULT                  (0x00000000)
+#define DREG_AR_BE_CNT1_FMASK                    (0xffffffff)
+#define DREG_AR_HEC_CNT0                         DREG_GLOBAL(0x01c0)
+#define DREG_AR_HEC_CNT0_WMASK                   (0xffffffff)
+#define DREG_AR_HEC_CNT0_MASK                    (0xffffffff)
+#define DREG_AR_HEC_CNT0_DEFAULT                 (0x00000000)
+#define DREG_AR_HEC_CNT0_FMASK                   (0xffffffff)
+#define DREG_AR_HEC_CNT1                         DREG_GLOBAL(0x01c4)
+#define DREG_AR_HEC_CNT1_WMASK                   (0xffffffff)
+#define DREG_AR_HEC_CNT1_MASK                    (0xffffffff)
+#define DREG_AR_HEC_CNT1_DEFAULT                 (0x00000000)
+#define DREG_AR_HEC_CNT1_FMASK                   (0xffffffff)
+#define DREG_AR_CD_CNT0                          DREG_GLOBAL(0x01c8)
+#define DREG_AR_CD_CNT0_WMASK                    (0xffffffff)
+#define DREG_AR_CD_CNT0_MASK                     (0xffffffff)
+#define DREG_AR_CD_CNT0_DEFAULT                  (0x00000000)
+#define DREG_AR_CD_CNT0_FMASK                    (0xffffffff)
+#define DREG_AR_CD_CNT1                          DREG_GLOBAL(0x01cc)
+#define DREG_AR_CD_CNT1_WMASK                    (0xffffffff)
+#define DREG_AR_CD_CNT1_MASK                     (0xffffffff)
+#define DREG_AR_CD_CNT1_DEFAULT                  (0x00000000)
+#define DREG_AR_CD_CNT1_FMASK                    (0xffffffff)
+#define DREG_AR_IDLE0                            DREG_GLOBAL(0x01d0)
+#define DREG_AR_IDLE0_WMASK                      (0x000000ff)
+#define DREG_AR_IDLE0_MASK                       (0x000000ff)
+#define DREG_AR_IDLE0_DEFAULT                    (0x0000006A)
+#define DREG_AR_IDLE0_FMASK                      (0x000000ff)
+#define DREG_AR_IDLE1                            DREG_GLOBAL(0x01d4)
+#define DREG_AR_IDLE1_WMASK                      (0x000000ff)
+#define DREG_AR_IDLE1_MASK                       (0x000000ff)
+#define DREG_AR_IDLE1_DEFAULT                    (0x0000006A)
+#define DREG_AR_IDLE1_FMASK                      (0x000000ff)
+#define DREG_AR_DELIN0                           DREG_GLOBAL(0x01d8)
+#define DREG_AR_DELIN0_WMASK                     (0x000000ff)
+#define DREG_AR_DELIN0_MASK                      (0x000000ff)
+#define DREG_AR_DELIN0_DEFAULT                   (0x00000011)
+#define DREG_AR_DELIN0_FMASK                     (0x000000ff)
+#define DREG_AR_DELIN1                           DREG_GLOBAL(0x01dc)
+#define DREG_AR_DELIN1_WMASK                     (0x000000ff)
+#define DREG_AR_DELIN1_MASK                      (0x000000ff)
+#define DREG_AR_DELIN1_DEFAULT                   (0x00000011)
+#define DREG_AR_DELIN1_FMASK                     (0x000000ff)
+#define DREG_AR_OVDROP_CNT0                      DREG_GLOBAL(0x0260)
+#define DREG_AR_OVDROP_CNT0_WMASK                (0xffffffff)
+#define DREG_AR_OVDROP_CNT0_MASK                 (0xffffffff)
+#define DREG_AR_OVDROP_CNT0_DEFAULT              (0x00000000)
+#define DREG_AR_OVDROP_CNT0_FMASK                (0xffffffff)
+#define DREG_AR_OVDROP_CNT1                      DREG_GLOBAL(0x0264)
+#define DREG_AR_OVDROP_CNT1_WMASK                (0xffffffff)
+#define DREG_AR_OVDROP_CNT1_MASK                 (0xffffffff)
+#define DREG_AR_OVDROP_CNT1_DEFAULT              (0x00000000)
+#define DREG_AR_OVDROP_CNT1_FMASK                (0xffffffff)
+#define DREG_AR_CERRN_CNT0                       DREG_GLOBAL(0x0280)
+#define DREG_AR_CERRN_CNT0_WMASK                 (0xffffffff)
+#define DREG_AR_CERRN_CNT0_MASK                  (0xffffffff)
+#define DREG_AR_CERRN_CNT0_DEFAULT               (0x00000000)
+#define DREG_AR_CERRN_CNT0_FMASK                 (0xffffffff)
+#define DREG_AR_CERRN_CNT1                       DREG_GLOBAL(0x0284)
+#define DREG_AR_CERRN_CNT1_WMASK                 (0xffffffff)
+#define DREG_AR_CERRN_CNT1_MASK                  (0xffffffff)
+#define DREG_AR_CERRN_CNT1_DEFAULT               (0x00000000)
+#define DREG_AR_CERRN_CNT1_FMASK                 (0xffffffff)
+#define DREG_AR_CERRNP_CNT0                      DREG_GLOBAL(0x0288)
+#define DREG_AR_CERRNP_CNT0_WMASK                (0xffffffff)
+#define DREG_AR_CERRNP_CNT0_MASK                 (0xffffffff)
+#define DREG_AR_CERRNP_CNT0_DEFAULT              (0x00000000)
+#define DREG_AR_CERRNP_CNT0_FMASK                (0xffffffff)
+#define DREG_AR_CERRNP_CNT1                      DREG_GLOBAL(0x028c)
+#define DREG_AR_CERRNP_CNT1_WMASK                (0xffffffff)
+#define DREG_AR_CERRNP_CNT1_MASK                 (0xffffffff)
+#define DREG_AR_CERRNP_CNT1_DEFAULT              (0x00000000)
+#define DREG_AR_CERRNP_CNT1_FMASK                (0xffffffff)
+#define DREG_AR_CVN_CNT0                         DREG_GLOBAL(0x0290)
+#define DREG_AR_CVN_CNT0_WMASK                   (0xffffffff)
+#define DREG_AR_CVN_CNT0_MASK                    (0xffffffff)
+#define DREG_AR_CVN_CNT0_DEFAULT                 (0x00000000)
+#define DREG_AR_CVN_CNT0_FMASK                   (0xffffffff)
+#define DREG_AR_CVN_CNT1                         DREG_GLOBAL(0x0294)
+#define DREG_AR_CVN_CNT1_WMASK                   (0xffffffff)
+#define DREG_AR_CVN_CNT1_MASK                    (0xffffffff)
+#define DREG_AR_CVN_CNT1_DEFAULT                 (0x00000000)
+#define DREG_AR_CVN_CNT1_FMASK                   (0xffffffff)
+#define DREG_AR_CVNP_CNT0                        DREG_GLOBAL(0x0298)
+#define DREG_AR_CVNP_CNT0_WMASK                  (0xffffffff)
+#define DREG_AR_CVNP_CNT0_MASK                   (0xffffffff)
+#define DREG_AR_CVNP_CNT0_DEFAULT                (0x00000000)
+#define DREG_AR_CVNP_CNT0_FMASK                  (0xffffffff)
+#define DREG_AR_CVNP_CNT1                        DREG_GLOBAL(0x029c)
+#define DREG_AR_CVNP_CNT1_WMASK                  (0xffffffff)
+#define DREG_AR_CVNP_CNT1_MASK                   (0xffffffff)
+#define DREG_AR_CVNP_CNT1_DEFAULT                (0x00000000)
+#define DREG_AR_CVNP_CNT1_FMASK                  (0xffffffff)
+#define DREG_B0_LADR                             DREG_GLOBAL(0x02a0)
+#define DREG_B0_LADR_WMASK                       (0x00001fff)
+#define DREG_B0_LADR_MASK                        (0x00001fff)
+#define DREG_B0_LADR_DEFAULT                     (0x00000000)
+#define DREG_B0_LADR_FMASK                       (0x00001fff)
+#define DREG_B1_LADR                             DREG_GLOBAL(0x02a4)
+#define DREG_B1_LADR_WMASK                       (0x00001fff)
+#define DREG_B1_LADR_MASK                        (0x00001fff)
+#define DREG_B1_LADR_DEFAULT                     (0x00000000)
+#define DREG_B1_LADR_FMASK                       (0x00001fff)
+#define DREG_MISC_RAM0                           DREG_GLOBAL(0x0300)
+#define DREG_MISC_RAM0_WMASK                     (0xffffffff)
+#define DREG_MISC_RAM0_MASK                      (0xffffffff)
+#define DREG_MISC_RAM0_DEFAULT                   (0x00000000)
+#define DREG_MISC_RAM0_FMASK                     (0xffffffff)
+#define DREG_MISCRAM1                            DREG_GLOBAL(0x0304)
+#define DREG_MISCRAM1_WMASK                      (0xffffffff)
+#define DREG_MISCRAM1_MASK                       (0xffffffff)
+#define DREG_MISCRAM1_DEFAULT                    (0x00000000)
+#define DREG_MISCRAM1_FMASK                      (0xffffffff)
+#define DREG_MISCRAM2                            DREG_GLOBAL(0x0308)
+#define DREG_MISCRAM2_WMASK                      (0xffffffff)
+#define DREG_MISCRAM2_MASK                       (0xffffffff)
+#define DREG_MISCRAM2_DEFAULT                    (0x00000000)
+#define DREG_MISCRAM2_FMASK                      (0xffffffff)
+#define DREG_MISCRAM3                            DREG_GLOBAL(0x030c)
+#define DREG_MISCRAM3_WMASK                      (0xffffffff)
+#define DREG_MISCRAM3_MASK                       (0xffffffff)
+#define DREG_MISCRAM3_DEFAULT                    (0x00000000)
+#define DREG_MISCRAM3_FMASK                      (0xffffffff)
+#define DREG_MISCRAM4                            DREG_GLOBAL(0x0310)
+#define DREG_MISCRAM4_WMASK                      (0xffffffff)
+#define DREG_MISCRAM4_MASK                       (0xffffffff)
+#define DREG_MISCRAM4_DEFAULT                    (0x00000000)
+#define DREG_MISCRAM4_FMASK                      (0xffffffff)
+#define DREG_MISCRAM5                            DREG_GLOBAL(0x0314)
+#define DREG_MISCRAM5_WMASK                      (0xffffffff)
+#define DREG_MISCRAM5_MASK                       (0xffffffff)
+#define DREG_MISCRAM5_DEFAULT                    (0x00000000)
+#define DREG_MISCRAM5_FMASK                      (0xffffffff)
+#define DREG_MISCRAM6                            DREG_GLOBAL(0x0318)
+#define DREG_MISCRAM6_WMASK                      (0xffffffff)
+#define DREG_MISCRAM6_MASK                       (0xffffffff)
+#define DREG_MISCRAM6_DEFAULT                    (0x00000000)
+#define DREG_MISCRAM6_FMASK                      (0xffffffff)
+#define DREG_MISCRAM7                            DREG_GLOBAL(0x031c)
+#define DREG_MISCRAM7_WMASK                      (0xffffffff)
+#define DREG_MISCRAM7_MASK                       (0xffffffff)
+#define DREG_MISCRAM7_DEFAULT                    (0x00000000)
+#define DREG_MISCRAM7_FMASK                      (0xffffffff)
+#define DREG_MISCRAM8                            DREG_GLOBAL(0x0320)
+#define DREG_MISCRAM8_WMASK                      (0xffffffff)
+#define DREG_MISCRAM8_MASK                       (0xffffffff)
+#define DREG_MISCRAM8_DEFAULT                    (0x00000000)
+#define DREG_MISCRAM8_FMASK                      (0xffffffff)
+#define DREG_MISCRAM9                            DREG_GLOBAL(0x0324)
+#define DREG_MISCRAM9_WMASK                      (0xffffffff)
+#define DREG_MISCRAM9_MASK                       (0xffffffff)
+#define DREG_MISCRAM9_DEFAULT                    (0x00000000)
+#define DREG_MISCRAM9_FMASK                      (0xffffffff)
+#define DREG_MISCRAM10                           DREG_GLOBAL(0x0328)
+#define DREG_MISCRAM10_WMASK                     (0xffffffff)
+#define DREG_MISCRAM10_MASK                      (0xffffffff)
+#define DREG_MISCRAM10_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM10_FMASK                     (0xffffffff)
+#define DREG_MISCRAM11                           DREG_GLOBAL(0x032c)
+#define DREG_MISCRAM11_WMASK                     (0xffffffff)
+#define DREG_MISCRAM11_MASK                      (0xffffffff)
+#define DREG_MISCRAM11_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM11_FMASK                     (0xffffffff)
+#define DREG_MISCRAM12                           DREG_GLOBAL(0x0330)
+#define DREG_MISCRAM12_WMASK                     (0xffffffff)
+#define DREG_MISCRAM12_MASK                      (0xffffffff)
+#define DREG_MISCRAM12_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM12_FMASK                     (0xffffffff)
+#define DREG_MISCRAM13                           DREG_GLOBAL(0x0334)
+#define DREG_MISCRAM13_WMASK                     (0xffffffff)
+#define DREG_MISCRAM13_MASK                      (0xffffffff)
+#define DREG_MISCRAM13_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM13_FMASK                     (0xffffffff)
+#define DREG_MISCRAM14                           DREG_GLOBAL(0x0338)
+#define DREG_MISCRAM14_WMASK                     (0xffffffff)
+#define DREG_MISCRAM14_MASK                      (0xffffffff)
+#define DREG_MISCRAM14_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM14_FMASK                     (0xffffffff)
+#define DREG_MISCRAM15                           DREG_GLOBAL(0x033c)
+#define DREG_MISCRAM15_WMASK                     (0xffffffff)
+#define DREG_MISCRAM15_MASK                      (0xffffffff)
+#define DREG_MISCRAM15_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM15_FMASK                     (0xffffffff)
+#define DREG_MISC_RAM16                          DREG_GLOBAL(0x0340)
+#define DREG_MISC_RAM16_WMASK                    (0xffffffff)
+#define DREG_MISC_RAM16_MASK                     (0xffffffff)
+#define DREG_MISC_RAM16_DEFAULT                  (0x00000000)
+#define DREG_MISC_RAM16_FMASK                    (0xffffffff)
+#define DREG_MISCRAM17                           DREG_GLOBAL(0x0344)
+#define DREG_MISCRAM17_WMASK                     (0xffffffff)
+#define DREG_MISCRAM17_MASK                      (0xffffffff)
+#define DREG_MISCRAM17_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM17_FMASK                     (0xffffffff)
+#define DREG_MISCRAM18                           DREG_GLOBAL(0x0348)
+#define DREG_MISCRAM18_WMASK                     (0xffffffff)
+#define DREG_MISCRAM18_MASK                      (0xffffffff)
+#define DREG_MISCRAM18_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM18_FMASK                     (0xffffffff)
+#define DREG_MISCRAM19                           DREG_GLOBAL(0x034c)
+#define DREG_MISCRAM19_WMASK                     (0xffffffff)
+#define DREG_MISCRAM19_MASK                      (0xffffffff)
+#define DREG_MISCRAM19_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM19_FMASK                     (0xffffffff)
+#define DREG_MISCRAM20                           DREG_GLOBAL(0x0350)
+#define DREG_MISCRAM20_WMASK                     (0xffffffff)
+#define DREG_MISCRAM20_MASK                      (0xffffffff)
+#define DREG_MISCRAM20_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM20_FMASK                     (0xffffffff)
+#define DREG_MISCRAM21                           DREG_GLOBAL(0x0354)
+#define DREG_MISCRAM21_WMASK                     (0xffffffff)
+#define DREG_MISCRAM21_MASK                      (0xffffffff)
+#define DREG_MISCRAM21_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM21_FMASK                     (0xffffffff)
+#define DREG_MISCRAM22                           DREG_GLOBAL(0x0358)
+#define DREG_MISCRAM22_WMASK                     (0xffffffff)
+#define DREG_MISCRAM22_MASK                      (0xffffffff)
+#define DREG_MISCRAM22_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM22_FMASK                     (0xffffffff)
+#define DREG_MISCRAM23                           DREG_GLOBAL(0x035c)
+#define DREG_MISCRAM23_WMASK                     (0xffffffff)
+#define DREG_MISCRAM23_MASK                      (0xffffffff)
+#define DREG_MISCRAM23_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM23_FMASK                     (0xffffffff)
+#define DREG_MISCRAM24                           DREG_GLOBAL(0x0360)
+#define DREG_MISCRAM24_WMASK                     (0xffffffff)
+#define DREG_MISCRAM24_MASK                      (0xffffffff)
+#define DREG_MISCRAM24_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM24_FMASK                     (0xffffffff)
+#define DREG_MISCRAM25                           DREG_GLOBAL(0x0364)
+#define DREG_MISCRAM25_WMASK                     (0xffffffff)
+#define DREG_MISCRAM25_MASK                      (0xffffffff)
+#define DREG_MISCRAM25_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM25_FMASK                     (0xffffffff)
+#define DREG_MISCRAM26                           DREG_GLOBAL(0x0368)
+#define DREG_MISCRAM26_WMASK                     (0xffffffff)
+#define DREG_MISCRAM26_MASK                      (0xffffffff)
+#define DREG_MISCRAM26_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM26_FMASK                     (0xffffffff)
+#define DREG_MISCRAM27                           DREG_GLOBAL(0x036c)
+#define DREG_MISCRAM27_WMASK                     (0xffffffff)
+#define DREG_MISCRAM27_MASK                      (0xffffffff)
+#define DREG_MISCRAM27_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM27_FMASK                     (0xffffffff)
+#define DREG_MISCRAM28                           DREG_GLOBAL(0x0370)
+#define DREG_MISCRAM28_WMASK                     (0xffffffff)
+#define DREG_MISCRAM28_MASK                      (0xffffffff)
+#define DREG_MISCRAM28_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM28_FMASK                     (0xffffffff)
+#define DREG_MISCRAM29                           DREG_GLOBAL(0x0374)
+#define DREG_MISCRAM29_WMASK                     (0xffffffff)
+#define DREG_MISCRAM29_MASK                      (0xffffffff)
+#define DREG_MISCRAM29_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM29_FMASK                     (0xffffffff)
+#define DREG_MISCRAM30                           DREG_GLOBAL(0x0378)
+#define DREG_MISCRAM30_WMASK                     (0xffffffff)
+#define DREG_MISCRAM30_MASK                      (0xffffffff)
+#define DREG_MISCRAM30_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM30_FMASK                     (0xffffffff)
+#define DREG_MISCRAM31                           DREG_GLOBAL(0x037c)
+#define DREG_MISCRAM31_WMASK                     (0xffffffff)
+#define DREG_MISCRAM31_MASK                      (0xffffffff)
+#define DREG_MISCRAM31_DEFAULT                   (0x00000000)
+#define DREG_MISCRAM31_FMASK                     (0xffffffff)
+#define DREG_MB0_P2D_ISRS                        DREG_GLOBAL(0x0380)
+#define DREG_MB0_P2D_ISRS_WMASK                  (0x000000ff)
+#define DREG_MB0_P2D_ISRS_MASK                   (0x000000ff)
+#define DREG_MB0_P2D_ISRS_DEFAULT                (0x00000000)
+#define DREG_MB0_P2D_ISRS_FMASK                  (0x000000ff)
+#define DREG_MB0_P2D_ISRC                        DREG_GLOBAL(0x0384)
+#define DREG_MB0_P2D_ISRC_WMASK                  (0x000000ff)
+#define DREG_MB0_P2D_ISRC_MASK                   (0x000000ff)
+#define DREG_MB0_P2D_ISRC_DEFAULT                (0x00000000)
+#define DREG_MB0_P2D_ISRC_FMASK                  (0x000000ff)
+#define DREG_MB0_P2D_ISR                         DREG_GLOBAL(0x0388)
+#define DREG_MB0_P2D_ISR_WMASK                   (0x000000ff)
+#define DREG_MB0_P2D_ISR_MASK                    (0x000000ff)
+#define DREG_MB0_P2D_ISR_DEFAULT                 (0x00000000)
+#define DREG_MB0_P2D_ISR_FMASK                   (0x000000ff)
+#define DREG_MB0_P2D_IER                         DREG_GLOBAL(0x038c)
+#define DREG_MB0_P2D_IER_WMASK                   (0x000000ff)
+#define DREG_MB0_P2D_IER_MASK                    (0x000000ff)
+#define DREG_MB0_P2D_IER_DEFAULT                 (0x00000000)
+#define DREG_MB0_P2D_IER_FMASK                   (0x000000ff)
+#define DREG_MB1_P2D_ISRS                        DREG_GLOBAL(0x03c0)
+#define DREG_MB1_P2D_ISRS_WMASK                  (0x000000ff)
+#define DREG_MB1_P2D_ISRS_MASK                   (0x000000ff)
+#define DREG_MB1_P2D_ISRS_DEFAULT                (0x00000000)
+#define DREG_MB1_P2D_ISRS_FMASK                  (0x000000ff)
+#define DREG_MB1_P2D_ISRC                        DREG_GLOBAL(0x03c4)
+#define DREG_MB1_P2D_ISRC_WMASK                  (0x000000ff)
+#define DREG_MB1_P2D_ISRC_MASK                   (0x000000ff)
+#define DREG_MB1_P2D_ISRC_DEFAULT                (0x00000000)
+#define DREG_MB1_P2D_ISRC_FMASK                  (0x000000ff)
+#define DREG_MB1_P2D_ISR                         DREG_GLOBAL(0x03c8)
+#define DREG_MB1_P2D_ISR_WMASK                   (0x000000ff)
+#define DREG_MB1_P2D_ISR_MASK                    (0x000000ff)
+#define DREG_MB1_P2D_ISR_DEFAULT                 (0x00000000)
+#define DREG_MB1_P2D_ISR_FMASK                   (0x000000ff)
+#define DREG_MB1_P2D_IER                         DREG_GLOBAL(0x03cc)
+#define DREG_MB1_P2D_IER_WMASK                   (0x000000ff)
+#define DREG_MB1_P2D_IER_MASK                    (0x000000ff)
+#define DREG_MB1_P2D_IER_DEFAULT                 (0x00000000)
+#define DREG_MB1_P2D_IER_FMASK                   (0x000000ff)
+#define DREG_MB2_D2P_ISRS                        DREG_GLOBAL(0x0390)
+#define DREG_MB2_D2P_ISRS_WMASK                  (0x000000ff)
+#define DREG_MB2_D2P_ISRS_MASK                   (0x000000ff)
+#define DREG_MB2_D2P_ISRS_DEFAULT                (0x00000000)
+#define DREG_MB2_D2P_ISRS_FMASK                  (0x000000ff)
+#define DREG_MB2_D2P_ISRC                        DREG_GLOBAL(0x0394)
+#define DREG_MB2_D2P_ISRC_WMASK                  (0x000000ff)
+#define DREG_MB2_D2P_ISRC_MASK                   (0x000000ff)
+#define DREG_MB2_D2P_ISRC_DEFAULT                (0x00000000)
+#define DREG_MB2_D2P_ISRC_FMASK                  (0x000000ff)
+#define DREG_MB2_D2P_ISR                         DREG_GLOBAL(0x0398)
+#define DREG_MB2_D2P_ISR_WMASK                   (0x000000ff)
+#define DREG_MB2_D2P_ISR_MASK                    (0x000000ff)
+#define DREG_MB2_D2P_ISR_DEFAULT                 (0x00000000)
+#define DREG_MB2_D2P_ISR_FMASK                   (0x000000ff)
+#define DREG_MB2_D2P_IER                         DREG_GLOBAL(0x039c)
+#define DREG_MB2_D2P_IER_WMASK                   (0x000000ff)
+#define DREG_MB2_D2P_IER_MASK                    (0x000000ff)
+#define DREG_MB2_D2P_IER_DEFAULT                 (0x00000000)
+#define DREG_MB2_D2P_IER_FMASK                   (0x000000ff)
+#define DREG_MB3_D2P_ISRS                        DREG_GLOBAL(0x03d0)
+#define DREG_MB3_D2P_ISRS_WMASK                  (0x000000ff)
+#define DREG_MB3_D2P_ISRS_MASK                   (0x000000ff)
+#define DREG_MB3_D2P_ISRS_DEFAULT                (0x00000000)
+#define DREG_MB3_D2P_ISRS_FMASK                  (0x000000ff)
+#define DREG_MB3_D2P_ISRC                        DREG_GLOBAL(0x03d4)
+#define DREG_MB3_D2P_ISRC_WMASK                  (0x000000ff)
+#define DREG_MB3_D2P_ISRC_MASK                   (0x000000ff)
+#define DREG_MB3_D2P_ISRC_DEFAULT                (0x00000000)
+#define DREG_MB3_D2P_ISRC_FMASK                  (0x000000ff)
+#define DREG_MB3_D2P_ISR                         DREG_GLOBAL(0x03d8)
+#define DREG_MB3_D2P_ISR_WMASK                   (0x000000ff)
+#define DREG_MB3_D2P_ISR_MASK                    (0x000000ff)
+#define DREG_MB3_D2P_ISR_DEFAULT                 (0x00000000)
+#define DREG_MB3_D2P_ISR_FMASK                   (0x000000ff)
+#define DREG_MB3_D2P_IER                         DREG_GLOBAL(0x03dc)
+#define DREG_MB3_D2P_IER_WMASK                   (0x000000ff)
+#define DREG_MB3_D2P_IER_MASK                    (0x000000ff)
+#define DREG_MB3_D2P_IER_DEFAULT                 (0x00000000)
+#define DREG_MB3_D2P_IER_FMASK                   (0x000000ff)
+#define DREG_BIN_SEM0                            DREG_GLOBAL(0x03a0)
+#define DREG_BIN_SEM0_WMASK                      (0x00000001)
+#define DREG_BIN_SEM0_MASK                       (0x00000001)
+#define DREG_BIN_SEM0_DEFAULT                    (0x00000000)
+#define DREG_BIN_SEM0_FMASK                      (0x00000001)
+#define DREG_BIN_SEM1                            DREG_GLOBAL(0x03e0)
+#define DREG_BIN_SEM1_WMASK                      (0x00000001)
+#define DREG_BIN_SEM1_MASK                       (0x00000001)
+#define DREG_BIN_SEM1_DEFAULT                    (0x00000000)
+#define DREG_BIN_SEM1_FMASK                      (0x00000001)
+
+/* GLPTOP Global Address Constants */
+#define glptop_global_base       (0x20CE00)
+#define GLPTOP_GLOBAL(r)         (int)(glptop_global_base+(r))
+#define glptop_global_size       (0x0040)
+
+#define GLP_TOP_CFG                              GLPTOP_GLOBAL(0x00)
+#define GLP_TOP_CFG_WMASK                        (0x88331111)
+#define GLP_TOP_CFG_MASK                         (0x88331111)
+#define GLP_TOP_CFG_DEFAULT                      (0x00330000)
+#define GLP_TOP_CFG_FMASK                        (0x88331111)
+#define GLP_TOP_STATUS                           GLPTOP_GLOBAL(0x04)
+#define GLP_TOP_STATUS_WMASK                     (0x00001111)
+#define GLP_TOP_STATUS_MASK                      (0x00001111)
+#define GLP_TOP_STATUS_DEFAULT                   (0x00001010)
+#define GLP_TOP_STATUS_FMASK                     (0x00001111)
+#define GLP_TX0FIFO_CFG                          GLPTOP_GLOBAL(0x10)
+#define GLP_TX0FIFO_CFG_WMASK                    (0x901f000f)
+#define GLP_TX0FIFO_CFG_MASK                     (0x901f000f)
+#define GLP_TX0FIFO_CFG_DEFAULT                  (0x00080000)
+#define GLP_TX0FIFO_CFG_FMASK                    (0x901f000f)
+#define GLP_RX0FIFO_CFG                          GLPTOP_GLOBAL(0x18)
+#define GLP_RX0FIFO_CFG_WMASK                    (0x901f000f)
+#define GLP_RX0FIFO_CFG_MASK                     (0x901f000f)
+#define GLP_RX0FIFO_CFG_DEFAULT                  (0x00080000)
+#define GLP_RX0FIFO_CFG_FMASK                    (0x901f000f)
+#define GLP_TX1FIFO_CFG                          GLPTOP_GLOBAL(0x20)
+#define GLP_TX1FIFO_CFG_WMASK                    (0x901f000f)
+#define GLP_TX1FIFO_CFG_MASK                     (0x901f000f)
+#define GLP_TX1FIFO_CFG_DEFAULT                  (0x00080000)
+#define GLP_TX1FIFO_CFG_FMASK                    (0x901f000f)
+#define GLP_RX1FIFO_CFG                          GLPTOP_GLOBAL(0x28)
+#define GLP_RX1FIFO_CFG_WMASK                    (0x901f000f)
+#define GLP_RX1FIFO_CFG_MASK                     (0x901f000f)
+#define GLP_RX1FIFO_CFG_DEFAULT                  (0x00080000)
+#define GLP_RX1FIFO_CFG_FMASK                    (0x901f000f)
+#define GLP_MISC                                 GLPTOP_GLOBAL(0x3C)
+#define GLP_MISC_WMASK                           (0x000000ff)
+#define GLP_MISC_MASK                            (0x000000ff)
+#define GLP_MISC_DEFAULT                         (0x00000000)
+#define GLP_MISC_FMASK                           (0x000000ff)
+
+/* ERRC Global Address Constants */
+#define errc_global_base       (0x20CE40)
+#define ERRC_GLOBAL(r)         (int)(errc_global_base+(r))
+#define errc_global_size       (0x0080)
+
+#define ERRC_RX1_CTRL                            ERRC_GLOBAL(0x000000)
+#define ERRC_RX1_CTRL_WMASK                      (0x00000013)
+#define ERRC_RX1_CTRL_MASK                       (0x00000013)
+#define ERRC_RX1_CTRL_DEFAULT                    (0x0002)
+#define ERRC_RX1_CTRL_FMASK                      (0x00000013)
+#define ERRC_RX1_ERRD_CTRL                       ERRC_GLOBAL(0x000004)
+#define ERRC_RX1_ERRD_CTRL_WMASK                 (0x00000311)
+#define ERRC_RX1_ERRD_CTRL_MASK                  (0x00000311)
+#define ERRC_RX1_ERRD_CTRL_DEFAULT               (0x0001)
+#define ERRC_RX1_ERRD_CTRL_FMASK                 (0x00000311)
+#define ERRC_RX1_STAT                            ERRC_GLOBAL(0x000008)
+#define ERRC_RX1_STAT_WMASK                      (0x00000001)
+#define ERRC_RX1_STAT_MASK                       (0x00000001)
+#define ERRC_RX1_STAT_DEFAULT                    (0x0000)
+#define ERRC_RX1_STAT_FMASK                      (0x00000001)
+#define ERRC_RX1_SAT_CNT                         ERRC_GLOBAL(0x00000C)
+#define ERRC_RX1_SAT_CNT_WMASK                   (0x0000ffff)
+#define ERRC_RX1_SAT_CNT_MASK                    (0x0000ffff)
+#define ERRC_RX1_SAT_CNT_DEFAULT                 (0x0000)
+#define ERRC_RX1_SAT_CNT_FMASK                   (0x0000ffff)
+#define ERRC_RX1_ERR_CNT                         ERRC_GLOBAL(0x000010)
+#define ERRC_RX1_ERR_CNT_WMASK                   (0x0000ffff)
+#define ERRC_RX1_ERR_CNT_MASK                    (0x0000ffff)
+#define ERRC_RX1_ERR_CNT_DEFAULT                 (0x0000)
+#define ERRC_RX1_ERR_CNT_FMASK                   (0x0000ffff)
+#define ERRC_RX2_CTRL                            ERRC_GLOBAL(0x000040)
+#define ERRC_RX2_CTRL_WMASK                      (0x00000013)
+#define ERRC_RX2_CTRL_MASK                       (0x00000013)
+#define ERRC_RX2_CTRL_DEFAULT                    (0x0002)
+#define ERRC_RX2_CTRL_FMASK                      (0x00000013)
+#define ERRC_RX2_ERRD_CTRL                       ERRC_GLOBAL(0x000044)
+#define ERRC_RX2_ERRD_CTRL_WMASK                 (0x00000311)
+#define ERRC_RX2_ERRD_CTRL_MASK                  (0x00000311)
+#define ERRC_RX2_ERRD_CTRL_DEFAULT               (0x0001)
+#define ERRC_RX2_ERRD_CTRL_FMASK                 (0x00000311)
+#define ERRC_RX2_STAT                            ERRC_GLOBAL(0x000048)
+#define ERRC_RX2_STAT_WMASK                      (0x00000001)
+#define ERRC_RX2_STAT_MASK                       (0x00000001)
+#define ERRC_RX2_STAT_DEFAULT                    (0x0000)
+#define ERRC_RX2_STAT_FMASK                      (0x00000001)
+#define ERRC_RX2_SAT_CNT                         ERRC_GLOBAL(0x00004C)
+#define ERRC_RX2_SAT_CNT_WMASK                   (0x0000ffff)
+#define ERRC_RX2_SAT_CNT_MASK                    (0x0000ffff)
+#define ERRC_RX2_SAT_CNT_DEFAULT                 (0x0000)
+#define ERRC_RX2_SAT_CNT_FMASK                   (0x0000ffff)
+#define ERRC_RX2_ERR_CNT                         ERRC_GLOBAL(0x000050)
+#define ERRC_RX2_ERR_CNT_WMASK                   (0x0000ffff)
+#define ERRC_RX2_ERR_CNT_MASK                    (0x0000ffff)
+#define ERRC_RX2_ERR_CNT_DEFAULT                 (0x0000)
+#define ERRC_RX2_ERR_CNT_FMASK                   (0x0000ffff)
+
+/* GLPM Global Address Constants */
+#define glpm_global_base       (0x20CC00)
+#define GLPM_GLOBAL(r)         (int)(glpm_global_base+(r))
+#define glpm_global_size       (0x0200)
+
+#define GLPM_GLP_FR_CTRL_0                       GLPM_GLOBAL(0x000000)
+#define GLPM_GLP_FR_CTRL_0_WMASK                 (0x00007f7f)
+#define GLPM_GLP_FR_CTRL_0_MASK                  (0x00007f7f)
+#define GLPM_GLP_FR_CTRL_0_DEFAULT               (0x0000)
+#define GLPM_GLP_FR_CTRL_0_FMASK                 (0x00007f7f)
+#define GLPM_GLP_FR_CTRL_1                       GLPM_GLOBAL(0x000004)
+#define GLPM_GLP_FR_CTRL_1_WMASK                 (0x00007f7f)
+#define GLPM_GLP_FR_CTRL_1_MASK                  (0x00007f7f)
+#define GLPM_GLP_FR_CTRL_1_DEFAULT               (0x0000)
+#define GLPM_GLP_FR_CTRL_1_FMASK                 (0x00007f7f)
+#define GLPM_GLP_FR_STATUS_0                     GLPM_GLOBAL(0x000008)
+#define GLPM_GLP_FR_STATUS_0_WMASK               (0x00007fff)
+#define GLPM_GLP_FR_STATUS_0_MASK                (0x00007fff)
+#define GLPM_GLP_FR_STATUS_0_DEFAULT             (0x0000)
+#define GLPM_GLP_FR_STATUS_0_FMASK               (0x00007fff)
+#define GLPM_GLP_FR_STATUS_1                     GLPM_GLOBAL(0x00000C)
+#define GLPM_GLP_FR_STATUS_1_WMASK               (0x00007fff)
+#define GLPM_GLP_FR_STATUS_1_MASK                (0x00007fff)
+#define GLPM_GLP_FR_STATUS_1_DEFAULT             (0x0000)
+#define GLPM_GLP_FR_STATUS_1_FMASK               (0x00007fff)
+#define GLPM_GLP_FR_WD_AL_0                      GLPM_GLOBAL(0x000010)
+#define GLPM_GLP_FR_WD_AL_0_WMASK                (0x0000007f)
+#define GLPM_GLP_FR_WD_AL_0_MASK                 (0x0000007f)
+#define GLPM_GLP_FR_WD_AL_0_DEFAULT              (0x0025)
+#define GLPM_GLP_FR_WD_AL_0_FMASK                (0x0000007f)
+#define GLPM_GLP_FR_WD_AL_1                      GLPM_GLOBAL(0x000014)
+#define GLPM_GLP_FR_WD_AL_1_WMASK                (0x0000007f)
+#define GLPM_GLP_FR_WD_AL_1_MASK                 (0x0000007f)
+#define GLPM_GLP_FR_WD_AL_1_DEFAULT              (0x0025)
+#define GLPM_GLP_FR_WD_AL_1_FMASK                (0x0000007f)
+#define GLPM_GLP_FR_MISC_0                       GLPM_GLOBAL(0x000018)
+#define GLPM_GLP_FR_MISC_0_WMASK                 (0x00003fff)
+#define GLPM_GLP_FR_MISC_0_MASK                  (0x00003fff)
+#define GLPM_GLP_FR_MISC_0_DEFAULT               (0x0407)
+#define GLPM_GLP_FR_MISC_0_FMASK                 (0x00003fff)
+#define GLPM_GLP_FR_MISC_1                       GLPM_GLOBAL(0x00001C)
+#define GLPM_GLP_FR_MISC_1_WMASK                 (0x00003fff)
+#define GLPM_GLP_FR_MISC_1_MASK                  (0x00003fff)
+#define GLPM_GLP_FR_MISC_1_DEFAULT               (0x0407)
+#define GLPM_GLP_FR_MISC_1_FMASK                 (0x00003fff)
+#define GLPM_GLP_FR_BITLOCK_0                    GLPM_GLOBAL(0x000020)
+#define GLPM_GLP_FR_BITLOCK_0_WMASK              (0x000000ff)
+#define GLPM_GLP_FR_BITLOCK_0_MASK               (0x000000ff)
+#define GLPM_GLP_FR_BITLOCK_0_DEFAULT            (0x000A)
+#define GLPM_GLP_FR_BITLOCK_0_FMASK              (0x000000ff)
+#define GLPM_GLP_FR_BITLOCK_1                    GLPM_GLOBAL(0x000024)
+#define GLPM_GLP_FR_BITLOCK_1_WMASK              (0x000000ff)
+#define GLPM_GLP_FR_BITLOCK_1_MASK               (0x000000ff)
+#define GLPM_GLP_FR_BITLOCK_1_DEFAULT            (0x000A)
+#define GLPM_GLP_FR_BITLOCK_1_FMASK              (0x000000ff)
+#define GLPM_GLP_FR_WDG_CFG_0                    GLPM_GLOBAL(0x000028)
+#define GLPM_GLP_FR_WDG_CFG_0_WMASK              (0x0000ffff)
+#define GLPM_GLP_FR_WDG_CFG_0_MASK               (0x0000ffff)
+#define GLPM_GLP_FR_WDG_CFG_0_DEFAULT            (0xFFFF)
+#define GLPM_GLP_FR_WDG_CFG_0_FMASK              (0x0000ffff)
+#define GLPM_GLP_FR_WDG_CFG_1                    GLPM_GLOBAL(0x00002C)
+#define GLPM_GLP_FR_WDG_CFG_1_WMASK              (0x0000ffff)
+#define GLPM_GLP_FR_WDG_CFG_1_MASK               (0x0000ffff)
+#define GLPM_GLP_FR_WDG_CFG_1_DEFAULT            (0xFFFF)
+#define GLPM_GLP_FR_WDG_CFG_1_FMASK              (0x0000ffff)
+#define GLPM_GLP_FR_ERR_LIM_0                    GLPM_GLOBAL(0x000030)
+#define GLPM_GLP_FR_ERR_LIM_0_WMASK              (0x0000ffff)
+#define GLPM_GLP_FR_ERR_LIM_0_MASK               (0x0000ffff)
+#define GLPM_GLP_FR_ERR_LIM_0_DEFAULT            (0x0A64)
+#define GLPM_GLP_FR_ERR_LIM_0_FMASK              (0x0000ffff)
+#define GLPM_GLP_FR_ERR_LIM_1                    GLPM_GLOBAL(0x000034)
+#define GLPM_GLP_FR_ERR_LIM_1_WMASK              (0x0000ffff)
+#define GLPM_GLP_FR_ERR_LIM_1_MASK               (0x0000ffff)
+#define GLPM_GLP_FR_ERR_LIM_1_DEFAULT            (0x0A64)
+#define GLPM_GLP_FR_ERR_LIM_1_FMASK              (0x0000ffff)
+#define GLPM_GLP_FR_UNIQ_WD_0                    GLPM_GLOBAL(0x000038)
+#define GLPM_GLP_FR_UNIQ_WD_0_WMASK              (0x0000ffff)
+#define GLPM_GLP_FR_UNIQ_WD_0_MASK               (0x0000ffff)
+#define GLPM_GLP_FR_UNIQ_WD_0_DEFAULT            (0x6E78)
+#define GLPM_GLP_FR_UNIQ_WD_0_FMASK              (0x0000ffff)
+#define GLPM_GLP_FR_UNIQ_WD_1                    GLPM_GLOBAL(0x00003C)
+#define GLPM_GLP_FR_UNIQ_WD_1_WMASK              (0x0000ffff)
+#define GLPM_GLP_FR_UNIQ_WD_1_MASK               (0x0000ffff)
+#define GLPM_GLP_FR_UNIQ_WD_1_DEFAULT            (0x6E78)
+#define GLPM_GLP_FR_UNIQ_WD_1_FMASK              (0x0000ffff)
+#define GLPM_GLP_FR_RX_UNIQ_WD_0                 GLPM_GLOBAL(0x000040)
+#define GLPM_GLP_FR_RX_UNIQ_WD_0_WMASK           (0x0000ffff)
+#define GLPM_GLP_FR_RX_UNIQ_WD_0_MASK            (0x0000ffff)
+#define GLPM_GLP_FR_RX_UNIQ_WD_0_DEFAULT         (0x0000)
+#define GLPM_GLP_FR_RX_UNIQ_WD_0_FMASK           (0x0000ffff)
+#define GLPM_GLP_FR_RX_UNIQ_WD_1                 GLPM_GLOBAL(0x000044)
+#define GLPM_GLP_FR_RX_UNIQ_WD_1_WMASK           (0x0000ffff)
+#define GLPM_GLP_FR_RX_UNIQ_WD_1_MASK            (0x0000ffff)
+#define GLPM_GLP_FR_RX_UNIQ_WD_1_DEFAULT         (0x0000)
+#define GLPM_GLP_FR_RX_UNIQ_WD_1_FMASK           (0x0000ffff)
+#define GLPM_GLP_FR_ERR_0                        GLPM_GLOBAL(0x000048)
+#define GLPM_GLP_FR_ERR_0_WMASK                  (0x0000ffff)
+#define GLPM_GLP_FR_ERR_0_MASK                   (0x0000ffff)
+#define GLPM_GLP_FR_ERR_0_DEFAULT                (0x0000)
+#define GLPM_GLP_FR_ERR_0_FMASK                  (0x0000ffff)
+#define GLPM_GLP_FR_ERR_1                        GLPM_GLOBAL(0x00004C)
+#define GLPM_GLP_FR_ERR_1_WMASK                  (0x0000ffff)
+#define GLPM_GLP_FR_ERR_1_MASK                   (0x0000ffff)
+#define GLPM_GLP_FR_ERR_1_DEFAULT                (0x0000)
+#define GLPM_GLP_FR_ERR_1_FMASK                  (0x0000ffff)
+#define GLPM_GLP_BIST_CTRL                       GLPM_GLOBAL(0x000050)
+#define GLPM_GLP_BIST_CTRL_WMASK                 (0x0000007f)
+#define GLPM_GLP_BIST_CTRL_MASK                  (0x0000007f)
+#define GLPM_GLP_BIST_CTRL_DEFAULT               (0x0000)
+#define GLPM_GLP_BIST_CTRL_FMASK                 (0x0000007f)
+#define GLPM_GLP_BIST_PHLOCK                     GLPM_GLOBAL(0x000054)
+#define GLPM_GLP_BIST_PHLOCK_WMASK               (0x000003ff)
+#define GLPM_GLP_BIST_PHLOCK_MASK                (0x000003ff)
+#define GLPM_GLP_BIST_PHLOCK_DEFAULT             (0x03E8)
+#define GLPM_GLP_BIST_PHLOCK_FMASK               (0x000003ff)
+#define GLPM_GLP_BIST_END                        GLPM_GLOBAL(0x000058)
+#define GLPM_GLP_BIST_END_WMASK                  (0x000003ff)
+#define GLPM_GLP_BIST_END_MASK                   (0x000003ff)
+#define GLPM_GLP_BIST_END_DEFAULT                (0x03E8)
+#define GLPM_GLP_BIST_END_FMASK                  (0x000003ff)
+#define GLPM_GLP_BERT_TERM                       GLPM_GLOBAL(0x00005C)
+#define GLPM_GLP_BERT_TERM_WMASK                 (0x000003ff)
+#define GLPM_GLP_BERT_TERM_MASK                  (0x000003ff)
+#define GLPM_GLP_BERT_TERM_DEFAULT               (0x0000)
+#define GLPM_GLP_BERT_TERM_FMASK                 (0x000003ff)
+#define GLPM_GLP_BERT_ERR                        GLPM_GLOBAL(0x000060)
+#define GLPM_GLP_BERT_ERR_WMASK                  (0x000003ff)
+#define GLPM_GLP_BERT_ERR_MASK                   (0x000003ff)
+#define GLPM_GLP_BERT_ERR_DEFAULT                (0x0000)
+#define GLPM_GLP_BERT_ERR_FMASK                  (0x000003ff)
+#define GLPM_GLP_BERT_CTRL                       GLPM_GLOBAL(0x000064)
+#define GLPM_GLP_BERT_CTRL_WMASK                 (0x000007ff)
+#define GLPM_GLP_BERT_CTRL_MASK                  (0x000007ff)
+#define GLPM_GLP_BERT_CTRL_DEFAULT               (0x0180)
+#define GLPM_GLP_BERT_CTRL_FMASK                 (0x000007ff)
+#define GLPM_GLP_GLP_CTRL                        GLPM_GLOBAL(0x000068)
+#define GLPM_GLP_GLP_CTRL_WMASK                  (0x0000007f)
+#define GLPM_GLP_GLP_CTRL_MASK                   (0x0000007f)
+#define GLPM_GLP_GLP_CTRL_DEFAULT                (0x0008)
+#define GLPM_GLP_GLP_CTRL_FMASK                  (0x0000007f)
+#define GLPM_GLP_GLP_MISC                        GLPM_GLOBAL(0x00006C)
+#define GLPM_GLP_GLP_MISC_WMASK                  (0x0000ffff)
+#define GLPM_GLP_GLP_MISC_MASK                   (0x0000ffff)
+#define GLPM_GLP_GLP_MISC_DEFAULT                (0xC0C0)
+#define GLPM_GLP_GLP_MISC_FMASK                  (0x0000ffff)
+#define GLPM_PMA_STARTUP_CTRL                    GLPM_GLOBAL(0x000080)
+#define GLPM_PMA_STARTUP_CTRL_WMASK              (0x000007ff)
+#define GLPM_PMA_STARTUP_CTRL_MASK               (0x000007ff)
+#define GLPM_PMA_STARTUP_CTRL_DEFAULT            (0x0400)
+#define GLPM_PMA_STARTUP_CTRL_FMASK              (0x000007ff)
+#define GLPM_PMA_STATE                           GLPM_GLOBAL(0x000084)
+#define GLPM_PMA_STATE_WMASK                     (0x00000007)
+#define GLPM_PMA_STATE_MASK                      (0x00000007)
+#define GLPM_PMA_STATE_DEFAULT                   (0x0000)
+#define GLPM_PMA_STATE_FMASK                     (0x00000007)
+#define GLPM_PLL_CTRL1                           GLPM_GLOBAL(0x000088)
+#define GLPM_PLL_CTRL1_WMASK                     (0x0000ffff)
+#define GLPM_PLL_CTRL1_MASK                      (0x0000ffff)
+#define GLPM_PLL_CTRL1_DEFAULT                   (0x8E39)
+#define GLPM_PLL_CTRL1_FMASK                     (0x0000ffff)
+#define GLPM_PLL_CTRL2                           GLPM_GLOBAL(0x00008C)
+#define GLPM_PLL_CTRL2_WMASK                     (0x0000ffff)
+#define GLPM_PLL_CTRL2_MASK                      (0x0000ffff)
+#define GLPM_PLL_CTRL2_DEFAULT                   (0x0383)
+#define GLPM_PLL_CTRL2_FMASK                     (0x0000ffff)
+#define GLPM_PLL_CTRL3                           GLPM_GLOBAL(0x000090)
+#define GLPM_PLL_CTRL3_WMASK                     (0x00003fff)
+#define GLPM_PLL_CTRL3_MASK                      (0x00003fff)
+#define GLPM_PLL_CTRL3_DEFAULT                   (0x0000)
+#define GLPM_PLL_CTRL3_FMASK                     (0x00003fff)
+#define GLPM_PLL_CTRL4                           GLPM_GLOBAL(0x000094)
+#define GLPM_PLL_CTRL4_WMASK                     (0x0000ffff)
+#define GLPM_PLL_CTRL4_MASK                      (0x0000ffff)
+#define GLPM_PLL_CTRL4_DEFAULT                   (0x0000)
+#define GLPM_PLL_CTRL4_FMASK                     (0x0000ffff)
+#define GLPM_PLL_CTRL5                           GLPM_GLOBAL(0x000098)
+#define GLPM_PLL_CTRL5_WMASK                     (0x0000ffff)
+#define GLPM_PLL_CTRL5_MASK                      (0x0000ffff)
+#define GLPM_PLL_CTRL5_DEFAULT                   (0x0000)
+#define GLPM_PLL_CTRL5_FMASK                     (0x0000ffff)
+#define GLPM_PLL_CTRL6                           GLPM_GLOBAL(0x00009C)
+#define GLPM_PLL_CTRL6_WMASK                     (0x0000ffff)
+#define GLPM_PLL_CTRL6_MASK                      (0x0000ffff)
+#define GLPM_PLL_CTRL6_DEFAULT                   (0x0000)
+#define GLPM_PLL_CTRL6_FMASK                     (0x0000ffff)
+#define GLPM_PLL_CTRL7                           GLPM_GLOBAL(0x0000A0)
+#define GLPM_PLL_CTRL7_WMASK                     (0x0000ffff)
+#define GLPM_PLL_CTRL7_MASK                      (0x0000ffff)
+#define GLPM_PLL_CTRL7_DEFAULT                   (0x0000)
+#define GLPM_PLL_CTRL7_FMASK                     (0x0000ffff)
+#define GLPM_PLL_A_CTRL1                         GLPM_GLOBAL(0x0000A4)
+#define GLPM_PLL_A_CTRL1_WMASK                   (0x0000ffff)
+#define GLPM_PLL_A_CTRL1_MASK                    (0x0000ffff)
+#define GLPM_PLL_A_CTRL1_DEFAULT                 (0x1000)
+#define GLPM_PLL_A_CTRL1_FMASK                   (0x0000ffff)
+#define GLPM_PLL_A_CTRL2                         GLPM_GLOBAL(0x0000A8)
+#define GLPM_PLL_A_CTRL2_WMASK                   (0x00007fff)
+#define GLPM_PLL_A_CTRL2_MASK                    (0x00007fff)
+#define GLPM_PLL_A_CTRL2_DEFAULT                 (0x1800)
+#define GLPM_PLL_A_CTRL2_FMASK                   (0x00007fff)
+#define GLPM_PLL_A_CTRL3                         GLPM_GLOBAL(0x0000AC)
+#define GLPM_PLL_A_CTRL3_WMASK                   (0x0000ffff)
+#define GLPM_PLL_A_CTRL3_MASK                    (0x0000ffff)
+#define GLPM_PLL_A_CTRL3_DEFAULT                 (0x0100)
+#define GLPM_PLL_A_CTRL3_FMASK                   (0x0000ffff)
+#define GLPM_PLL_STATUS                          GLPM_GLOBAL(0x0000B0)
+#define GLPM_PLL_STATUS_WMASK                    (0x00000073)
+#define GLPM_PLL_STATUS_MASK                     (0x00000073)
+#define GLPM_PLL_STATUS_DEFAULT                  (0x0000)
+#define GLPM_PLL_STATUS_FMASK                    (0x00000073)
+#define GLPM_TX1_CTRL1                           GLPM_GLOBAL(0x0000C0)
+#define GLPM_TX1_CTRL1_WMASK                     (0x00003f1f)
+#define GLPM_TX1_CTRL1_MASK                      (0x00003f1f)
+#define GLPM_TX1_CTRL1_DEFAULT                   (0x0009)
+#define GLPM_TX1_CTRL1_FMASK                     (0x00003f1f)
+#define GLPM_TX1_CTRL2                           GLPM_GLOBAL(0x0000C4)
+#define GLPM_TX1_CTRL2_WMASK                     (0x00003fff)
+#define GLPM_TX1_CTRL2_MASK                      (0x00003fff)
+#define GLPM_TX1_CTRL2_DEFAULT                   (0x2096)
+#define GLPM_TX1_CTRL2_FMASK                     (0x00003fff)
+#define GLPM_TX1_CTRL3                           GLPM_GLOBAL(0x0000C8)
+#define GLPM_TX1_CTRL3_WMASK                     (0x0000ffff)
+#define GLPM_TX1_CTRL3_MASK                      (0x0000ffff)
+#define GLPM_TX1_CTRL3_DEFAULT                   (0xFFFF)
+#define GLPM_TX1_CTRL3_FMASK                     (0x0000ffff)
+#define GLPM_TX1_A_CTRL1                         GLPM_GLOBAL(0x0000CC)
+#define GLPM_TX1_A_CTRL1_WMASK                   (0x0000ff1f)
+#define GLPM_TX1_A_CTRL1_MASK                    (0x0000ff1f)
+#define GLPM_TX1_A_CTRL1_DEFAULT                 (0x0010)
+#define GLPM_TX1_A_CTRL1_FMASK                   (0x0000ff1f)
+#define GLPM_TX1_A_CTRL2                         GLPM_GLOBAL(0x0000D0)
+#define GLPM_TX1_A_CTRL2_WMASK                   (0x0000ffff)
+#define GLPM_TX1_A_CTRL2_MASK                    (0x0000ffff)
+#define GLPM_TX1_A_CTRL2_DEFAULT                 (0x408F)
+#define GLPM_TX1_A_CTRL2_FMASK                   (0x0000ffff)
+#define GLPM_TX1_MOD1                            GLPM_GLOBAL(0x0000D4)
+#define GLPM_TX1_MOD1_WMASK                      (0x00003fff)
+#define GLPM_TX1_MOD1_MASK                       (0x00003fff)
+#define GLPM_TX1_MOD1_DEFAULT                    (0x0000)
+#define GLPM_TX1_MOD1_FMASK                      (0x00003fff)
+#define GLPM_TX1_MOD2                            GLPM_GLOBAL(0x0000D8)
+#define GLPM_TX1_MOD2_WMASK                      (0x0000ffff)
+#define GLPM_TX1_MOD2_MASK                       (0x0000ffff)
+#define GLPM_TX1_MOD2_DEFAULT                    (0x0000)
+#define GLPM_TX1_MOD2_FMASK                      (0x0000ffff)
+#define GLPM_TX1_MOD3                            GLPM_GLOBAL(0x0000DC)
+#define GLPM_TX1_MOD3_WMASK                      (0x000007ff)
+#define GLPM_TX1_MOD3_MASK                       (0x000007ff)
+#define GLPM_TX1_MOD3_DEFAULT                    (0x0180)
+#define GLPM_TX1_MOD3_FMASK                      (0x000007ff)
+#define GLPM_TX2_CTRL1                           GLPM_GLOBAL(0x0000E0)
+#define GLPM_TX2_CTRL1_WMASK                     (0x00003f1f)
+#define GLPM_TX2_CTRL1_MASK                      (0x00003f1f)
+#define GLPM_TX2_CTRL1_DEFAULT                   (0x0009)
+#define GLPM_TX2_CTRL1_FMASK                     (0x00003f1f)
+#define GLPM_TX2_CTRL2                           GLPM_GLOBAL(0x0000E4)
+#define GLPM_TX2_CTRL2_WMASK                     (0x00003fff)
+#define GLPM_TX2_CTRL2_MASK                      (0x00003fff)
+#define GLPM_TX2_CTRL2_DEFAULT                   (0x2096)
+#define GLPM_TX2_CTRL2_FMASK                     (0x00003fff)
+#define GLPM_TX2_CTRL3                           GLPM_GLOBAL(0x0000E8)
+#define GLPM_TX2_CTRL3_WMASK                     (0x0000ffff)
+#define GLPM_TX2_CTRL3_MASK                      (0x0000ffff)
+#define GLPM_TX2_CTRL3_DEFAULT                   (0xFFFF)
+#define GLPM_TX2_CTRL3_FMASK                     (0x0000ffff)
+#define GLPM_TX2_A_CTRL1                         GLPM_GLOBAL(0x0000EC)
+#define GLPM_TX2_A_CTRL1_WMASK                   (0x0000ff1f)
+#define GLPM_TX2_A_CTRL1_MASK                    (0x0000ff1f)
+#define GLPM_TX2_A_CTRL1_DEFAULT                 (0x0010)
+#define GLPM_TX2_A_CTRL1_FMASK                   (0x0000ff1f)
+#define GLPM_TX2_A_CTRL2                         GLPM_GLOBAL(0x0000F0)
+#define GLPM_TX2_A_CTRL2_WMASK                   (0x0000ffff)
+#define GLPM_TX2_A_CTRL2_MASK                    (0x0000ffff)
+#define GLPM_TX2_A_CTRL2_DEFAULT                 (0x408F)
+#define GLPM_TX2_A_CTRL2_FMASK                   (0x0000ffff)
+#define GLPM_TX2_MOD1                            GLPM_GLOBAL(0x0000F4)
+#define GLPM_TX2_MOD1_WMASK                      (0x00003fff)
+#define GLPM_TX2_MOD1_MASK                       (0x00003fff)
+#define GLPM_TX2_MOD1_DEFAULT                    (0x0000)
+#define GLPM_TX2_MOD1_FMASK                      (0x00003fff)
+#define GLPM_TX2_MOD2                            GLPM_GLOBAL(0x0000F8)
+#define GLPM_TX2_MOD2_WMASK                      (0x0000ffff)
+#define GLPM_TX2_MOD2_MASK                       (0x0000ffff)
+#define GLPM_TX2_MOD2_DEFAULT                    (0x0000)
+#define GLPM_TX2_MOD2_FMASK                      (0x0000ffff)
+#define GLPM_TX2_MOD3                            GLPM_GLOBAL(0x0000FC)
+#define GLPM_TX2_MOD3_WMASK                      (0x000007ff)
+#define GLPM_TX2_MOD3_MASK                       (0x000007ff)
+#define GLPM_TX2_MOD3_DEFAULT                    (0x0180)
+#define GLPM_TX2_MOD3_FMASK                      (0x000007ff)
+#define GLPM_TX3_CTRL1                           GLPM_GLOBAL(0x000100)
+#define GLPM_TX3_CTRL1_WMASK                     (0x00003f1f)
+#define GLPM_TX3_CTRL1_MASK                      (0x00003f1f)
+#define GLPM_TX3_CTRL1_DEFAULT                   (0x0009)
+#define GLPM_TX3_CTRL1_FMASK                     (0x00003f1f)
+#define GLPM_TX3_CTRL2                           GLPM_GLOBAL(0x000104)
+#define GLPM_TX3_CTRL2_WMASK                     (0x00003fff)
+#define GLPM_TX3_CTRL2_MASK                      (0x00003fff)
+#define GLPM_TX3_CTRL2_DEFAULT                   (0x2096)
+#define GLPM_TX3_CTRL2_FMASK                     (0x00003fff)
+#define GLPM_TX3_CTRL3                           GLPM_GLOBAL(0x000108)
+#define GLPM_TX3_CTRL3_WMASK                     (0x0000ffff)
+#define GLPM_TX3_CTRL3_MASK                      (0x0000ffff)
+#define GLPM_TX3_CTRL3_DEFAULT                   (0xFFFF)
+#define GLPM_TX3_CTRL3_FMASK                     (0x0000ffff)
+#define GLPM_TX3_A_CTRL1                         GLPM_GLOBAL(0x00010C)
+#define GLPM_TX3_A_CTRL1_WMASK                   (0x0000ff1f)
+#define GLPM_TX3_A_CTRL1_MASK                    (0x0000ff1f)
+#define GLPM_TX3_A_CTRL1_DEFAULT                 (0x0010)
+#define GLPM_TX3_A_CTRL1_FMASK                   (0x0000ff1f)
+#define GLPM_TX3_A_CTRL2                         GLPM_GLOBAL(0x000110)
+#define GLPM_TX3_A_CTRL2_WMASK                   (0x0000ffff)
+#define GLPM_TX3_A_CTRL2_MASK                    (0x0000ffff)
+#define GLPM_TX3_A_CTRL2_DEFAULT                 (0x408F)
+#define GLPM_TX3_A_CTRL2_FMASK                   (0x0000ffff)
+#define GLPM_TX3_MOD1                            GLPM_GLOBAL(0x000114)
+#define GLPM_TX3_MOD1_WMASK                      (0x00003fff)
+#define GLPM_TX3_MOD1_MASK                       (0x00003fff)
+#define GLPM_TX3_MOD1_DEFAULT                    (0x0000)
+#define GLPM_TX3_MOD1_FMASK                      (0x00003fff)
+#define GLPM_TX3_MOD2                            GLPM_GLOBAL(0x000118)
+#define GLPM_TX3_MOD2_WMASK                      (0x0000ffff)
+#define GLPM_TX3_MOD2_MASK                       (0x0000ffff)
+#define GLPM_TX3_MOD2_DEFAULT                    (0x0000)
+#define GLPM_TX3_MOD2_FMASK                      (0x0000ffff)
+#define GLPM_TX3_MOD3                            GLPM_GLOBAL(0x00011C)
+#define GLPM_TX3_MOD3_WMASK                      (0x000007ff)
+#define GLPM_TX3_MOD3_MASK                       (0x000007ff)
+#define GLPM_TX3_MOD3_DEFAULT                    (0x0180)
+#define GLPM_TX3_MOD3_FMASK                      (0x000007ff)
+#define GLPM_TX4_CTRL1                           GLPM_GLOBAL(0x000120)
+#define GLPM_TX4_CTRL1_WMASK                     (0x00003f1f)
+#define GLPM_TX4_CTRL1_MASK                      (0x00003f1f)
+#define GLPM_TX4_CTRL1_DEFAULT                   (0x0009)
+#define GLPM_TX4_CTRL1_FMASK                     (0x00003f1f)
+#define GLPM_TX4_CTRL2                           GLPM_GLOBAL(0x000124)
+#define GLPM_TX4_CTRL2_WMASK                     (0x00003fff)
+#define GLPM_TX4_CTRL2_MASK                      (0x00003fff)
+#define GLPM_TX4_CTRL2_DEFAULT                   (0x2096)
+#define GLPM_TX4_CTRL2_FMASK                     (0x00003fff)
+#define GLPM_TX4_CTRL3                           GLPM_GLOBAL(0x000128)
+#define GLPM_TX4_CTRL3_WMASK                     (0x0000ffff)
+#define GLPM_TX4_CTRL3_MASK                      (0x0000ffff)
+#define GLPM_TX4_CTRL3_DEFAULT                   (0xFFFF)
+#define GLPM_TX4_CTRL3_FMASK                     (0x0000ffff)
+#define GLPM_TX4_A_CTRL1                         GLPM_GLOBAL(0x00012C)
+#define GLPM_TX4_A_CTRL1_WMASK                   (0x0000ff1f)
+#define GLPM_TX4_A_CTRL1_MASK                    (0x0000ff1f)
+#define GLPM_TX4_A_CTRL1_DEFAULT                 (0x0010)
+#define GLPM_TX4_A_CTRL1_FMASK                   (0x0000ff1f)
+#define GLPM_TX4_A_CTRL2                         GLPM_GLOBAL(0x000130)
+#define GLPM_TX4_A_CTRL2_WMASK                   (0x0000ffff)
+#define GLPM_TX4_A_CTRL2_MASK                    (0x0000ffff)
+#define GLPM_TX4_A_CTRL2_DEFAULT                 (0x408F)
+#define GLPM_TX4_A_CTRL2_FMASK                   (0x0000ffff)
+#define GLPM_TX4_MOD1                            GLPM_GLOBAL(0x000134)
+#define GLPM_TX4_MOD1_WMASK                      (0x00003fff)
+#define GLPM_TX4_MOD1_MASK                       (0x00003fff)
+#define GLPM_TX4_MOD1_DEFAULT                    (0x0000)
+#define GLPM_TX4_MOD1_FMASK                      (0x00003fff)
+#define GLPM_TX4_MOD2                            GLPM_GLOBAL(0x000138)
+#define GLPM_TX4_MOD2_WMASK                      (0x0000ffff)
+#define GLPM_TX4_MOD2_MASK                       (0x0000ffff)
+#define GLPM_TX4_MOD2_DEFAULT                    (0x0000)
+#define GLPM_TX4_MOD2_FMASK                      (0x0000ffff)
+#define GLPM_TX4_MOD3                            GLPM_GLOBAL(0x00013C)
+#define GLPM_TX4_MOD3_WMASK                      (0x000007ff)
+#define GLPM_TX4_MOD3_MASK                       (0x000007ff)
+#define GLPM_TX4_MOD3_DEFAULT                    (0x0180)
+#define GLPM_TX4_MOD3_FMASK                      (0x000007ff)
+#define GLPM_RX1_CTRL1                           GLPM_GLOBAL(0x000140)
+#define GLPM_RX1_CTRL1_WMASK                     (0x00003fff)
+#define GLPM_RX1_CTRL1_MASK                      (0x00003fff)
+#define GLPM_RX1_CTRL1_DEFAULT                   (0x0005)
+#define GLPM_RX1_CTRL1_FMASK                     (0x00003fff)
+#define GLPM_RX1_CTRL2                           GLPM_GLOBAL(0x000144)
+#define GLPM_RX1_CTRL2_WMASK                     (0x00003fff)
+#define GLPM_RX1_CTRL2_MASK                      (0x00003fff)
+#define GLPM_RX1_CTRL2_DEFAULT                   (0x2000)
+#define GLPM_RX1_CTRL2_FMASK                     (0x00003fff)
+#define GLPM_RX1_CDR                             GLPM_GLOBAL(0x000148)
+#define GLPM_RX1_CDR_WMASK                       (0x00000377)
+#define GLPM_RX1_CDR_MASK                        (0x00000377)
+#define GLPM_RX1_CDR_DEFAULT                     (0x0144)
+#define GLPM_RX1_CDR_FMASK                       (0x00000377)
+#define GLPM_RX1_EI                              GLPM_GLOBAL(0x00014C)
+#define GLPM_RX1_EI_WMASK                        (0x0000ffff)
+#define GLPM_RX1_EI_MASK                         (0x0000ffff)
+#define GLPM_RX1_EI_DEFAULT                      (0xFFFF)
+#define GLPM_RX1_EI_FMASK                        (0x0000ffff)
+#define GLPM_RX1_CAL                             GLPM_GLOBAL(0x000150)
+#define GLPM_RX1_CAL_WMASK                       (0x000003ff)
+#define GLPM_RX1_CAL_MASK                        (0x000003ff)
+#define GLPM_RX1_CAL_DEFAULT                     (0x00FF)
+#define GLPM_RX1_CAL_FMASK                       (0x000003ff)
+#define GLPM_RX1_A_CTRL                          GLPM_GLOBAL(0x000154)
+#define GLPM_RX1_A_CTRL_WMASK                    (0x00007fff)
+#define GLPM_RX1_A_CTRL_MASK                     (0x00007fff)
+#define GLPM_RX1_A_CTRL_DEFAULT                  (0x6800)
+#define GLPM_RX1_A_CTRL_FMASK                    (0x00007fff)
+#define GLPM_RX1_TEST_CTRL                       GLPM_GLOBAL(0x000158)
+#define GLPM_RX1_TEST_CTRL_WMASK                 (0x00000003)
+#define GLPM_RX1_TEST_CTRL_MASK                  (0x00000003)
+#define GLPM_RX1_TEST_CTRL_DEFAULT               (0x0002)
+#define GLPM_RX1_TEST_CTRL_FMASK                 (0x00000003)
+#define GLPM_RX2_CTRL1                           GLPM_GLOBAL(0x000160)
+#define GLPM_RX2_CTRL1_WMASK                     (0x00003fff)
+#define GLPM_RX2_CTRL1_MASK                      (0x00003fff)
+#define GLPM_RX2_CTRL1_DEFAULT                   (0x0005)
+#define GLPM_RX2_CTRL1_FMASK                     (0x00003fff)
+#define GLPM_RX2_CTRL2                           GLPM_GLOBAL(0x000164)
+#define GLPM_RX2_CTRL2_WMASK                     (0x00003fff)
+#define GLPM_RX2_CTRL2_MASK                      (0x00003fff)
+#define GLPM_RX2_CTRL2_DEFAULT                   (0x2000)
+#define GLPM_RX2_CTRL2_FMASK                     (0x00003fff)
+#define GLPM_RX2_CDR                             GLPM_GLOBAL(0x000168)
+#define GLPM_RX2_CDR_WMASK                       (0x00000377)
+#define GLPM_RX2_CDR_MASK                        (0x00000377)
+#define GLPM_RX2_CDR_DEFAULT                     (0x0144)
+#define GLPM_RX2_CDR_FMASK                       (0x00000377)
+#define GLPM_RX2_EI                              GLPM_GLOBAL(0x00016C)
+#define GLPM_RX2_EI_WMASK                        (0x0000ffff)
+#define GLPM_RX2_EI_MASK                         (0x0000ffff)
+#define GLPM_RX2_EI_DEFAULT                      (0xFFFF)
+#define GLPM_RX2_EI_FMASK                        (0x0000ffff)
+#define GLPM_RX2_CAL                             GLPM_GLOBAL(0x000170)
+#define GLPM_RX2_CAL_WMASK                       (0x000003ff)
+#define GLPM_RX2_CAL_MASK                        (0x000003ff)
+#define GLPM_RX2_CAL_DEFAULT                     (0x00FF)
+#define GLPM_RX2_CAL_FMASK                       (0x000003ff)
+#define GLPM_RX2_A_CTRL                          GLPM_GLOBAL(0x000174)
+#define GLPM_RX2_A_CTRL_WMASK                    (0x00007fff)
+#define GLPM_RX2_A_CTRL_MASK                     (0x00007fff)
+#define GLPM_RX2_A_CTRL_DEFAULT                  (0x6800)
+#define GLPM_RX2_A_CTRL_FMASK                    (0x00007fff)
+#define GLPM_RX2_TEST_CTRL                       GLPM_GLOBAL(0x000178)
+#define GLPM_RX2_TEST_CTRL_WMASK                 (0x00000003)
+#define GLPM_RX2_TEST_CTRL_MASK                  (0x00000003)
+#define GLPM_RX2_TEST_CTRL_DEFAULT               (0x0002)
+#define GLPM_RX2_TEST_CTRL_FMASK                 (0x00000003)
+
+/* Cri Memory Address Constants */ 
+
+/* Cri Global Address Constants */ 
+#define cri_global_base        (0x20C400)
+#define CRI_GLOBAL(r)          (int)(cri_global_base + (r))
+#define cri_global_size        (0x0200)
+
+#define CRI_CCR                CRI_GLOBAL(0x0000)
+#define CRI_CCR_WMASK          (0x001F)
+#define CRI_CCR_MASK           (0x001F)
+#define CRI_CCR_DEFAULT        (0x0000)
+#define CRI_CCR_FMASK          (0x001F)
+#define CRI_RST                CRI_GLOBAL(0x0004)
+#define CRI_RST_WMASK          (0x007F)
+#define CRI_RST_MASK           (0x007F)
+#define CRI_RST_DEFAULT        (0x0000)
+#define CRI_RST_FMASK          (0x007F)
+#define CRI_PORT_MODE          CRI_GLOBAL(0x0008)
+#define CRI_PORT_MODE_WMASK    (0x1555)
+#define CRI_PORT_MODE_MASK     (0x1555)
+#define CRI_PORT_MODE_DEFAULT  (0x0000)
+#define CRI_PORT_MODE_FMASK    (0x1555)
+#define CRI_TSC_CTRL           CRI_GLOBAL(0x000C)
+#define CRI_TSC_CTRL_WMASK     (0xFFFFFFF)
+#define CRI_TSC_CTRL_MASK      (0x8FFFFFFF)
+#define CRI_TSC_CTRL_DEFAULT   (0x1FFFE0)
+#define CRI_TSC_CTRL_FMASK     (0xFFFFFFF)
+#define CRI_TSC_STATUS         CRI_GLOBAL(0x0010)
+#define CRI_TSC_STATUS_WMASK   (0x0000)
+#define CRI_TSC_STATUS_MASK    (0x3FFFFF)
+#define CRI_TSC_STATUS_DEFAULT (0x0000)
+#define CRI_TSC_STATUS_FMASK   (0x3FFFFF)
+#define CRI_TX_TSLOTC_A        CRI_GLOBAL(0x0014)
+#define CRI_TX_TSLOTC_A_WMASK  (0x0000)
+#define CRI_TX_TSLOTC_A_MASK   (0x3E0FFFFF)
+#define CRI_TX_TSLOTC_A_DEFAULT (0x3E0FFFFF)
+#define CRI_TX_TSLOTC_A_FMASK  (0x0000)
+#define CRI_TX_TSLOTC_B        CRI_GLOBAL(0x0018)
+#define CRI_TX_TSLOTC_B_WMASK  (0x0000)
+#define CRI_TX_TSLOTC_B_MASK   (0x3E0FFFFF)
+#define CRI_TX_TSLOTC_B_DEFAULT (0x3E0FFFFF)
+#define CRI_TX_TSLOTC_B_FMASK  (0x0000)
+#define CRI_TX_TSLOT0          CRI_GLOBAL(0x001C)
+#define CRI_TX_TSLOT0_WMASK    (0x3E0FFFFF)
+#define CRI_TX_TSLOT0_MASK     (0x3E0FFFFF)
+#define CRI_TX_TSLOT0_DEFAULT  (0x3E0FFFFF)
+#define CRI_TX_TSLOT0_FMASK    (0x3E0FFFFF)
+#define CRI_TX_TSLOT1          CRI_GLOBAL(0x0020)
+#define CRI_TX_TSLOT1_WMASK    (0x3E0FFFFF)
+#define CRI_TX_TSLOT1_MASK     (0x3E0FFFFF)
+#define CRI_TX_TSLOT1_DEFAULT  (0x3E0FFFFF)
+#define CRI_TX_TSLOT1_FMASK    (0x3E0FFFFF)
+#define CRI_RX_TSLOTC_A        CRI_GLOBAL(0x0024)
+#define CRI_RX_TSLOTC_A_WMASK  (0x0000)
+#define CRI_RX_TSLOTC_A_MASK   (0x3E0FFFFF)
+#define CRI_RX_TSLOTC_A_DEFAULT (0x3E0FFFFF)
+#define CRI_RX_TSLOTC_A_FMASK  (0x0000)
+#define CRI_RX_TSLOTC_B        CRI_GLOBAL(0x0028)
+#define CRI_RX_TSLOTC_B_WMASK  (0x0000)
+#define CRI_RX_TSLOTC_B_MASK   (0x3E0FFFFF)
+#define CRI_RX_TSLOTC_B_DEFAULT (0x3E0FFFFF)
+#define CRI_RX_TSLOTC_B_FMASK  (0x0000)
+#define CRI_RX_TSLOT0          CRI_GLOBAL(0x002C)
+#define CRI_RX_TSLOT0_WMASK    (0x3E0FFFFF)
+#define CRI_RX_TSLOT0_MASK     (0x3E0FFFFF)
+#define CRI_RX_TSLOT0_DEFAULT  (0x3E0FFFFF)
+#define CRI_RX_TSLOT0_FMASK    (0x3E0FFFFF)
+#define CRI_RX_TSLOT1          CRI_GLOBAL(0x0030)
+#define CRI_RX_TSLOT1_WMASK    (0x3E0FFFFF)
+#define CRI_RX_TSLOT1_MASK     (0x3E0FFFFF)
+#define CRI_RX_TSLOT1_DEFAULT  (0x3E0FFFFF)
+#define CRI_RX_TSLOT1_FMASK    (0x3E0FFFFF)
+#define CRI_TX_ATSLOTC_A       CRI_GLOBAL(0x0034)
+#define CRI_TX_ATSLOTC_A_WMASK (0x0000)
+#define CRI_TX_ATSLOTC_A_MASK  (0x3E000000)
+#define CRI_TX_ATSLOTC_A_DEFAULT (0x3E000000)
+#define CRI_TX_ATSLOTC_A_FMASK (0x0000)
+#define CRI_TX_ATSLOTC_B       CRI_GLOBAL(0x0038)
+#define CRI_TX_ATSLOTC_B_WMASK (0x0000)
+#define CRI_TX_ATSLOTC_B_MASK  (0x3E000000)
+#define CRI_TX_ATSLOTC_B_DEFAULT (0x3E000000)
+#define CRI_TX_ATSLOTC_B_FMASK (0x0000)
+#define CRI_TX_ATSLOT0         CRI_GLOBAL(0x003C)
+#define CRI_TX_ATSLOT0_WMASK   (0x3E000000)
+#define CRI_TX_ATSLOT0_MASK    (0x3E000000)
+#define CRI_TX_ATSLOT0_DEFAULT (0x3E000000)
+#define CRI_TX_ATSLOT0_FMASK   (0x3E000000)
+#define CRI_TX_ATSLOT1         CRI_GLOBAL(0x0040)
+#define CRI_TX_ATSLOT1_WMASK   (0x3E000000)
+#define CRI_TX_ATSLOT1_MASK    (0x3E000000)
+#define CRI_TX_ATSLOT1_DEFAULT (0x3E000000)
+#define CRI_TX_ATSLOT1_FMASK   (0x3E000000)
+#define CRI_RX_ATSLOTC_A       CRI_GLOBAL(0x0044)
+#define CRI_RX_ATSLOTC_A_WMASK (0x0000)
+#define CRI_RX_ATSLOTC_A_MASK  (0x3E000000)
+#define CRI_RX_ATSLOTC_A_DEFAULT (0x3E000000)
+#define CRI_RX_ATSLOTC_A_FMASK (0x0000)
+#define CRI_RX_ATSLOTC_B       CRI_GLOBAL(0x0048)
+#define CRI_RX_ATSLOTC_B_WMASK (0x0000)
+#define CRI_RX_ATSLOTC_B_MASK  (0x3E000000)
+#define CRI_RX_ATSLOTC_B_DEFAULT (0x3E000000)
+#define CRI_RX_ATSLOTC_B_FMASK (0x0000)
+#define CRI_RX_ATSLOT0         CRI_GLOBAL(0x004C)
+#define CRI_RX_ATSLOT0_WMASK   (0x3E000000)
+#define CRI_RX_ATSLOT0_MASK    (0x3E000000)
+#define CRI_RX_ATSLOT0_DEFAULT (0x3E000000)
+#define CRI_RX_ATSLOT0_FMASK   (0x3E000000)
+#define CRI_RX_ATSLOT1         CRI_GLOBAL(0x0050)
+#define CRI_RX_ATSLOT1_WMASK   (0x3E000000)
+#define CRI_RX_ATSLOT1_MASK    (0x3E000000)
+#define CRI_RX_ATSLOT1_DEFAULT (0x3E000000)
+#define CRI_RX_ATSLOT1_FMASK   (0x3E000000)
+#define CRI_RXGP0_CTL          CRI_GLOBAL(0x0054)
+#define CRI_RXGP0_CTL_WMASK    (0x000F)
+#define CRI_RXGP0_CTL_MASK     (0x000F)
+#define CRI_RXGP0_CTL_DEFAULT  (0x0000)
+#define CRI_RXGP0_CTL_FMASK    (0x000F)
+#define CRI_RXGP1_CTL          CRI_GLOBAL(0x0058)
+#define CRI_RXGP1_CTL_WMASK    (0x000F)
+#define CRI_RXGP1_CTL_MASK     (0x000F)
+#define CRI_RXGP1_CTL_DEFAULT  (0x0000)
+#define CRI_RXGP1_CTL_FMASK    (0x000F)
+#define CRI_TXGP0_CTL          CRI_GLOBAL(0x005C)
+#define CRI_TXGP0_CTL_WMASK    (0x000F)
+#define CRI_TXGP0_CTL_MASK     (0x000F)
+#define CRI_TXGP0_CTL_DEFAULT  (0x0000)
+#define CRI_TXGP0_CTL_FMASK    (0x000F)
+#define CRI_TXGP1_CTL          CRI_GLOBAL(0x0060)
+#define CRI_TXGP1_CTL_WMASK    (0x000F)
+#define CRI_TXGP1_CTL_MASK     (0x000F)
+#define CRI_TXGP1_CTL_DEFAULT  (0x0000)
+#define CRI_TXGP1_CTL_FMASK    (0x000F)
+#define CRI_RXGP0_VAL          CRI_GLOBAL(0x0064)
+#define CRI_RXGP0_VAL_WMASK    (0xFFFFF)
+#define CRI_RXGP0_VAL_MASK     (0xFFFFF)
+#define CRI_RXGP0_VAL_DEFAULT  (0x0000)
+#define CRI_RXGP0_VAL_FMASK    (0xFFFFF)
+#define CRI_RXGP1_VAL          CRI_GLOBAL(0x0068)
+#define CRI_RXGP1_VAL_WMASK    (0xFFFFF)
+#define CRI_RXGP1_VAL_MASK     (0xFFFFF)
+#define CRI_RXGP1_VAL_DEFAULT  (0x0000)
+#define CRI_RXGP1_VAL_FMASK    (0xFFFFF)
+#define CRI_TXGP0_MCNT         CRI_GLOBAL(0x006C)
+#define CRI_TXGP0_MCNT_WMASK   (0xFFFFF)
+#define CRI_TXGP0_MCNT_MASK    (0xFFFFF)
+#define CRI_TXGP0_MCNT_DEFAULT (0x0000)
+#define CRI_TXGP0_MCNT_FMASK   (0xFFFFF)
+#define CRI_TXGP1_MCNT         CRI_GLOBAL(0x0070)
+#define CRI_TXGP1_MCNT_WMASK   (0xFFFFF)
+#define CRI_TXGP1_MCNT_MASK    (0xFFFFF)
+#define CRI_TXGP1_MCNT_DEFAULT (0x0000)
+#define CRI_TXGP1_MCNT_FMASK   (0xFFFFF)
+#define CRI_MASK0_TX           CRI_GLOBAL(0x0074)
+#define CRI_MASK0_TX_WMASK     (0x37F80050)
+#define CRI_MASK0_TX_MASK      (0x37F80050)
+#define CRI_MASK0_TX_DEFAULT   (0x0000)
+#define CRI_MASK0_TX_FMASK     (0x37F80050)
+#define CRI_MASK0_RX           CRI_GLOBAL(0x0078)
+#define CRI_MASK0_RX_WMASK     (0xC807FFAF)
+#define CRI_MASK0_RX_MASK      (0xC807FFAF)
+#define CRI_MASK0_RX_DEFAULT   (0x0000)
+#define CRI_MASK0_RX_FMASK     (0xC807FFAF)
+#define CRI_MASK1_TX           CRI_GLOBAL(0x007C)
+#define CRI_MASK1_TX_WMASK     (0x37F80050)
+#define CRI_MASK1_TX_MASK      (0x37F80050)
+#define CRI_MASK1_TX_DEFAULT   (0x0000)
+#define CRI_MASK1_TX_FMASK     (0x37F80050)
+#define CRI_MASK1_RX           CRI_GLOBAL(0x0080)
+#define CRI_MASK1_RX_WMASK     (0xC807FFAF)
+#define CRI_MASK1_RX_MASK      (0xC807FFAF)
+#define CRI_MASK1_RX_DEFAULT   (0x0000)
+#define CRI_MASK1_RX_FMASK     (0xC807FFAF)
+#define CRI_STATUS0            CRI_GLOBAL(0x0084)
+#define CRI_STATUS0_WMASK      (0xFFFFFFFF)
+#define CRI_STATUS0_MASK       (0xFFFFFFFF)
+#define CRI_STATUS0_DEFAULT    (0x0000)
+#define CRI_STATUS0_FMASK      (0x0000)
+#define CRI_STATUS1            CRI_GLOBAL(0x0088)
+#define CRI_STATUS1_WMASK      (0xFFFFFFFF)
+#define CRI_STATUS1_MASK       (0xFFFFFFFF)
+#define CRI_STATUS1_DEFAULT    (0x0000)
+#define CRI_STATUS1_FMASK      (0x0000)
+#define CRI_AMASK0_TX          CRI_GLOBAL(0x008C)
+#define CRI_AMASK0_TX_WMASK    (0x0000)
+#define CRI_AMASK0_TX_MASK     (0x0000)
+#define CRI_AMASK0_TX_DEFAULT  (0x0000)
+#define CRI_AMASK0_TX_FMASK    (0x0000)
+#define CRI_AMASK0_RX          CRI_GLOBAL(0x0090)
+#define CRI_AMASK0_RX_WMASK    (0x0000)
+#define CRI_AMASK0_RX_MASK     (0x0000)
+#define CRI_AMASK0_RX_DEFAULT  (0x0000)
+#define CRI_AMASK0_RX_FMASK    (0x0000)
+#define CRI_AMASK1_TX          CRI_GLOBAL(0x0094)
+#define CRI_AMASK1_TX_WMASK    (0x0000)
+#define CRI_AMASK1_TX_MASK     (0x0000)
+#define CRI_AMASK1_TX_DEFAULT  (0x0000)
+#define CRI_AMASK1_TX_FMASK    (0x0000)
+#define CRI_AMASK1_RX          CRI_GLOBAL(0x0098)
+#define CRI_AMASK1_RX_WMASK    (0x0000)
+#define CRI_AMASK1_RX_MASK     (0x0000)
+#define CRI_AMASK1_RX_DEFAULT  (0x0000)
+#define CRI_AMASK1_RX_FMASK    (0x0000)
+#define CRI_UPDCTL             CRI_GLOBAL(0x009C)
+#define CRI_UPDCTL_WMASK       (0xA000)
+#define CRI_UPDCTL_MASK        (0xF1FE)
+#define CRI_UPDCTL_DEFAULT     (0x0000)
+#define CRI_UPDCTL_FMASK       (0xA000)
+#define CRI_EVENT              CRI_GLOBAL(0x00A0)
+#define CRI_EVENT_WMASK        (0xFFFFFFFF)
+#define CRI_EVENT_MASK         (0xFFFFFFFF)
+#define CRI_EVENT_DEFAULT      (0x0000)
+#define CRI_EVENT_FMASK        (0x0000)
+#define CRI_TX_TIMER           CRI_GLOBAL(0x00A4)
+#define CRI_TX_TIMER_WMASK     (0xFFFFF)
+#define CRI_TX_TIMER_MASK      (0xFFFFF)
+#define CRI_TX_TIMER_DEFAULT   (0x0000)
+#define CRI_TX_TIMER_FMASK     (0xFFFFF)
+#define CRI_TX_TIMER_CTL       CRI_GLOBAL(0x00A8)
+#define CRI_TX_TIMER_CTL_WMASK (0x106FFFFF)
+#define CRI_TX_TIMER_CTL_MASK  (0x107FFFFF)
+#define CRI_TX_TIMER_CTL_DEFAULT (0x0000)
+#define CRI_TX_TIMER_CTL_FMASK (0x106FFFFF)
+#define CRI_RX_TIMER           CRI_GLOBAL(0x00AC)
+#define CRI_RX_TIMER_WMASK     (0xFFFFF)
+#define CRI_RX_TIMER_MASK      (0xFFFFF)
+#define CRI_RX_TIMER_DEFAULT   (0x0000)
+#define CRI_RX_TIMER_FMASK     (0xFFFFF)
+#define CRI_RX_TIMER_CTL       CRI_GLOBAL(0x00B0)
+#define CRI_RX_TIMER_CTL_WMASK (0x106FFFFF)
+#define CRI_RX_TIMER_CTL_MASK  (0x107FFFFF)
+#define CRI_RX_TIMER_CTL_DEFAULT (0x0000)
+#define CRI_RX_TIMER_CTL_FMASK (0x106FFFFF)
+#define CRI_TX_PMS_CTL         CRI_GLOBAL(0x00B4)
+#define CRI_TX_PMS_CTL_WMASK   (0x7FFFFF)
+#define CRI_TX_PMS_CTL_MASK    (0xFFFFFF)
+#define CRI_TX_PMS_CTL_DEFAULT (0x0000)
+#define CRI_TX_PMS_CTL_FMASK   (0x7FFFFF)
+#define CRI_TX_QTP_CTL         CRI_GLOBAL(0x00B8)
+#define CRI_TX_QTP_CTL_WMASK   (0x7FFFFF)
+#define CRI_TX_QTP_CTL_MASK    (0xFFFFFF)
+#define CRI_TX_QTP_CTL_DEFAULT (0x0000)
+#define CRI_TX_QTP_CTL_FMASK   (0x7FFFFF)
+#define CRI_TX_QT_CTL          CRI_GLOBAL(0x00BC)
+#define CRI_TX_QT_CTL_WMASK    (0x7FFFFF)
+#define CRI_TX_QT_CTL_MASK     (0xFFFFFF)
+#define CRI_TX_QT_CTL_DEFAULT  (0x0000)
+#define CRI_TX_QT_CTL_FMASK    (0x7FFFFF)
+#define CRI_TX_IFFT_CTL        CRI_GLOBAL(0x00C0)
+#define CRI_TX_IFFT_CTL_WMASK  (0x7FFFFF)
+#define CRI_TX_IFFT_CTL_MASK   (0xFFFFFF)
+#define CRI_TX_IFFT_CTL_DEFAULT (0x0000)
+#define CRI_TX_IFFT_CTL_FMASK  (0x7FFFFF)
+#define CRI_RX_FFT_CTL         CRI_GLOBAL(0x00C4)
+#define CRI_RX_FFT_CTL_WMASK   (0x7FFFFF)
+#define CRI_RX_FFT_CTL_MASK    (0xFFFFFF)
+#define CRI_RX_FFT_CTL_DEFAULT (0x0000)
+#define CRI_RX_FFT_CTL_FMASK   (0x7FFFFF)
+#define CRI_RX_QT_CTL          CRI_GLOBAL(0x00C8)
+#define CRI_RX_QT_CTL_WMASK    (0x7FFFFF)
+#define CRI_RX_QT_CTL_MASK     (0xFFFFFF)
+#define CRI_RX_QT_CTL_DEFAULT  (0x0000)
+#define CRI_RX_QT_CTL_FMASK    (0x7FFFFF)
+#define CRI_RX_QTP_CTL         CRI_GLOBAL(0x00CC)
+#define CRI_RX_QTP_CTL_WMASK   (0x7FFFFF)
+#define CRI_RX_QTP_CTL_MASK    (0xFFFFFF)
+#define CRI_RX_QTP_CTL_DEFAULT (0x0000)
+#define CRI_RX_QTP_CTL_FMASK   (0x7FFFFF)
+#define CRI_RX_PMS_CTL         CRI_GLOBAL(0x00D0)
+#define CRI_RX_PMS_CTL_WMASK   (0x7FFFFF)
+#define CRI_RX_PMS_CTL_MASK    (0xFFFFFF)
+#define CRI_RX_PMS_CTL_DEFAULT (0x0000)
+#define CRI_RX_PMS_CTL_FMASK   (0x7FFFFF)
+#define CRI_TX_QT_STALL        CRI_GLOBAL(0x00D4)
+#define CRI_TX_QT_STALL_WMASK  (0x3FFFF)
+#define CRI_TX_QT_STALL_MASK   (0xFFFFF)
+#define CRI_TX_QT_STALL_DEFAULT (0x40000)
+#define CRI_TX_QT_STALL_FMASK  (0x1FFFF)
+#define CRI_RX_QT_STALL        CRI_GLOBAL(0x00D8)
+#define CRI_RX_QT_STALL_WMASK  (0x3FFFF)
+#define CRI_RX_QT_STALL_MASK   (0xFFFFF)
+#define CRI_RX_QT_STALL_DEFAULT (0x40000)
+#define CRI_RX_QT_STALL_FMASK  (0x1FFFF)
+#define CRI_RX_FFT_STALL_CTL   CRI_GLOBAL(0x00DC)
+#define CRI_RX_FFT_STALL_CTL_WMASK (0x3FFFFF)
+#define CRI_RX_FFT_STALL_CTL_MASK (0xBFFFFF)
+#define CRI_RX_FFT_STALL_CTL_DEFAULT (0x0000)
+#define CRI_RX_FFT_STALL_CTL_FMASK (0x3FFFFF)
+#define CRI_NTR_CPE_CTRL       CRI_GLOBAL(0x00E0)
+#define CRI_NTR_CPE_CTRL_WMASK (0x7FFFF)
+#define CRI_NTR_CPE_CTRL_MASK  (0x8007FFFF)
+#define CRI_NTR_CPE_CTRL_DEFAULT (0x8A00)
+#define CRI_NTR_CPE_CTRL_FMASK (0x7FFFF)
+#define CRI_NTRSRCFR           CRI_GLOBAL(0x00E4)
+#define CRI_NTRSRCFR_WMASK     (0xFFFFF)
+#define CRI_NTRSRCFR_MASK      (0xFFFFF)
+#define CRI_NTRSRCFR_DEFAULT   (0x137A7)
+#define CRI_NTRSRCFR_FMASK     (0xFFFFF)
+#define CRI_NTRPHASE           CRI_GLOBAL(0x00E8)
+#define CRI_NTRPHASE_WMASK     (0x0000)
+#define CRI_NTRPHASE_MASK      (0x1FFFF)
+#define CRI_NTRPHASE_DEFAULT   (0x0000)
+#define CRI_NTRPHASE_FMASK     (0x1FFFF)
+#define CRI_NTR_CO_CTRL        CRI_GLOBAL(0x00EC)
+#define CRI_NTR_CO_CTRL_WMASK  (0x3FFFC000)
+#define CRI_NTR_CO_CTRL_MASK   (0xBFFFC3FF)
+#define CRI_NTR_CO_CTRL_DEFAULT (0x0000)
+#define CRI_NTR_CO_CTRL_FMASK  (0x3FFFC2FF)
+#define CRI_NTR_CO_PERP_NUM    CRI_GLOBAL(0x00F0)
+#define CRI_NTR_CO_PERP_NUM_WMASK (0xFFFFFFFF)
+#define CRI_NTR_CO_PERP_NUM_MASK (0xFFFFFFFF)
+#define CRI_NTR_CO_PERP_NUM_DEFAULT (0x0000)
+#define CRI_NTR_CO_PERP_NUM_FMASK (0xFFFFFFFF)
+#define CRI_NTR_CO_PERP_DENOM  CRI_GLOBAL(0x00F4)
+#define CRI_NTR_CO_PERP_DENOM_WMASK (0xFFFFFFFF)
+#define CRI_NTR_CO_PERP_DENOM_MASK (0xFFFFFFFF)
+#define CRI_NTR_CO_PERP_DENOM_DEFAULT (0x0000)
+#define CRI_NTR_CO_PERP_DENOM_FMASK (0xFFFFFFFF)
+#define CRI_FCIMASK2_TX        CRI_GLOBAL(0x00F8)
+#define CRI_FCIMASK2_TX_WMASK  (0x37F80050)
+#define CRI_FCIMASK2_TX_MASK   (0x37F80050)
+#define CRI_FCIMASK2_TX_DEFAULT (0x0000)
+#define CRI_FCIMASK2_TX_FMASK  (0x37F80050)
+#define CRI_FCIMASK2_RX        CRI_GLOBAL(0x00FC)
+#define CRI_FCIMASK2_RX_WMASK  (0xC807FFAF)
+#define CRI_FCIMASK2_RX_MASK   (0xC807FFAF)
+#define CRI_FCIMASK2_RX_DEFAULT (0x0000)
+#define CRI_FCIMASK2_RX_FMASK  (0xC807FFAF)
+#define CRI_FCIMASK3_TX        CRI_GLOBAL(0x0100)
+#define CRI_FCIMASK3_TX_WMASK  (0x37F80050)
+#define CRI_FCIMASK3_TX_MASK   (0x37F80050)
+#define CRI_FCIMASK3_TX_DEFAULT (0x0000)
+#define CRI_FCIMASK3_TX_FMASK  (0x37F80050)
+#define CRI_FCIMASK3_RX        CRI_GLOBAL(0x0104)
+#define CRI_FCIMASK3_RX_WMASK  (0xC807FFAF)
+#define CRI_FCIMASK3_RX_MASK   (0xC807FFAF)
+#define CRI_FCIMASK3_RX_DEFAULT (0x0000)
+#define CRI_FCIMASK3_RX_FMASK  (0xC807FFAF)
+#define CRI_FCISTATUS2         CRI_GLOBAL(0x0108)
+#define CRI_FCISTATUS2_WMASK   (0xFFFFFFFF)
+#define CRI_FCISTATUS2_MASK    (0xFFFFFFFF)
+#define CRI_FCISTATUS2_DEFAULT (0x0000)
+#define CRI_FCISTATUS2_FMASK   (0x0000)
+#define CRI_FCISTATUS3         CRI_GLOBAL(0x010C)
+#define CRI_FCISTATUS3_WMASK   (0xFFFFFFFF)
+#define CRI_FCISTATUS3_MASK    (0xFFFFFFFF)
+#define CRI_FCISTATUS3_DEFAULT (0x0000)
+#define CRI_FCISTATUS3_FMASK   (0x0000)
+
+/* Dsp Memory Address Constants */ 
+#define dsp_iram_base          (0x0000)
+#define dsp_iram_mask          (0xFFFFFFFF)
+#define dsp_iram_size          (0x9800)
+#define dsp_iram_default       (0x0000)
+#define dsp_dccm_base          (0x10000)
+#define dsp_dccm_mask          (0xFFFFFFFF)
+#define dsp_dccm_size          (0x4000)
+#define dsp_dccm_default       (0x0000)
+#define dsp_ldstreg_base       (0x20000)
+#define dsp_ldstreg_mask       (0xFFFFFFFF)
+#define dsp_ldstreg_size       (0x0200)
+#define dsp_ldstreg_default    (0x0000)
+#define dsp_xram_base          (0x30000)
+#define dsp_xram_mask          (0xFFFFFFFF)
+#define dsp_xram_size          (0x1000)
+#define dsp_xram_default       (0x0000)
+#define dsp_yram_base          (0x34000)
+#define dsp_yram_mask          (0xFFFFFFFF)
+#define dsp_yram_size          (0x1000)
+#define dsp_yram_default       (0x0000)
+#define dsp_iibram_base        (0x40000)
+#define dsp_iibram_mask        (0xFFFFFFFF)
+#define dsp_iibram_size        (0x2A000)
+#define dsp_iibram_default     (0x0000)
+#define dsp_sdram_base         (0x80000)
+#define dsp_sdram_mask         (0xFFFFFFFF)
+#define dsp_sdram_size         (0x180000)
+#define dsp_sdram_default      (0x0000)
+
+/* Dsp Mgmt Address Constants */ 
+#define dsp_mgmt_reg_base      (0x0000)
+#define DSP_MGMT_REG(r)        (int)(dsp_mgmt_reg_base + (r))
+#define dsp_mgmt_reg_size      (0x0080)
+
+#define ME_VERSION             DSP_MGMT_REG(0x0000)
+#define ME_VERSION_WMASK       (0x0000)
+#define ME_VERSION_MASK        (0x0FFF)
+#define ME_VERSION_DEFAULT     (0x0230)
+#define ME_VERSION_FMASK       (0x0FFF)
+#define ME_ARC2ME_STAT         DSP_MGMT_REG(0x0004)
+#define ME_ARC2ME_STAT_WMASK   (0x0037)
+#define ME_ARC2ME_STAT_MASK    (0x0037)
+#define ME_ARC2ME_STAT_DEFAULT (0x0000)
+#define ME_ARC2ME_STAT_FMASK   (0x0000)
+#define ME_ARC2ME_MASK         DSP_MGMT_REG(0x0008)
+#define ME_ARC2ME_MASK_WMASK   (0x0037)
+#define ME_ARC2ME_MASK_MASK    (0x0037)
+#define ME_ARC2ME_MASK_DEFAULT (0x0000)
+#define ME_ARC2ME_MASK_FMASK   (0x0037)
+#define ME_ME2ARC_INT          DSP_MGMT_REG(0x000C)
+#define ME_ME2ARC_INT_WMASK    (0x0007)
+#define ME_ME2ARC_INT_MASK     (0x0007)
+#define ME_ME2ARC_INT_DEFAULT  (0x0000)
+#define ME_ME2ARC_INT_FMASK    (0x0007)
+#define ME_ME2ARC_STAT         DSP_MGMT_REG(0x0010)
+#define ME_ME2ARC_STAT_WMASK   (0x0000)
+#define ME_ME2ARC_STAT_MASK    (0x0007)
+#define ME_ME2ARC_STAT_DEFAULT (0x0000)
+#define ME_ME2ARC_STAT_FMASK   (0x0007)
+#define ME_CLK_CTRL            DSP_MGMT_REG(0x0014)
+#define ME_CLK_CTRL_WMASK      (0x0001)
+#define ME_CLK_CTRL_MASK       (0x0001)
+#define ME_CLK_CTRL_DEFAULT    (0x0001)
+#define ME_CLK_CTRL_FMASK      (0x0001)
+#define ME_RST_CTRL            DSP_MGMT_REG(0x0018)
+#define ME_RST_CTRL_WMASK      (0x0007)
+#define ME_RST_CTRL_MASK       (0x0007)
+#define ME_RST_CTRL_DEFAULT    (0x0000)
+#define ME_RST_CTRL_FMASK      (0x0007)
+#define ME_CHIP_CONFIG         DSP_MGMT_REG(0x001C)
+#define ME_CHIP_CONFIG_WMASK   (0x0001)
+#define ME_CHIP_CONFIG_MASK    (0x0001)
+#define ME_CHIP_CONFIG_DEFAULT (0x0000)
+#define ME_CHIP_CONFIG_FMASK   (0x0001)
+#define ME_DBG_MASTER          DSP_MGMT_REG(0x0020)
+#define ME_DBG_MASTER_WMASK    (0x0001)
+#define ME_DBG_MASTER_MASK     (0x0001)
+#define ME_DBG_MASTER_DEFAULT  (0x0000)
+#define ME_DBG_MASTER_FMASK    (0x0001)
+#define ME_DBG_DECODE          DSP_MGMT_REG(0x0024)
+#define ME_DBG_DECODE_WMASK    (0x0003)
+#define ME_DBG_DECODE_MASK     (0x0003)
+#define ME_DBG_DECODE_DEFAULT  (0x0000)
+#define ME_DBG_DECODE_FMASK    (0x0003)
+#define ME_DBG_PORT_SEL        DSP_MGMT_REG(0x0028)
+#define ME_DBG_PORT_SEL_WMASK  (0x0001)
+#define ME_DBG_PORT_SEL_MASK   (0x0001)
+#define ME_DBG_PORT_SEL_DEFAULT (0x0000)
+#define ME_DBG_PORT_SEL_FMASK  (0x0001)
+#define ME_DBG_RD_AD           DSP_MGMT_REG(0x002C)
+#define ME_DBG_RD_AD_WMASK     (0x3FFFFF)
+#define ME_DBG_RD_AD_MASK      (0x3FFFFF)
+#define ME_DBG_RD_AD_DEFAULT   (0x0000)
+#define ME_DBG_RD_AD_FMASK     (0x3FFFFF)
+#define ME_DBG_WR_AD           DSP_MGMT_REG(0x0030)
+#define ME_DBG_WR_AD_WMASK     (0x3FFFFF)
+#define ME_DBG_WR_AD_MASK      (0x3FFFFF)
+#define ME_DBG_WR_AD_DEFAULT   (0x0000)
+#define ME_DBG_WR_AD_FMASK     (0x3FFFFF)
+#define ME_DBG_DATA            DSP_MGMT_REG(0x0034)
+#define ME_DBG_DATA_WMASK      (0xFFFFFFFF)
+#define ME_DBG_DATA_MASK       (0xFFFFFFFF)
+#define ME_DBG_DATA_DEFAULT    (0x0000)
+#define ME_DBG_DATA_FMASK      (0xFFFFFFFF)
+#define ME_DX_PORT_SEL         DSP_MGMT_REG(0x0038)
+#define ME_DX_PORT_SEL_WMASK   (0x0001)
+#define ME_DX_PORT_SEL_MASK    (0x0001)
+#define ME_DX_PORT_SEL_DEFAULT (0x0000)
+#define ME_DX_PORT_SEL_FMASK   (0x0001)
+#define ME_DX_AD               DSP_MGMT_REG(0x003C)
+#define ME_DX_AD_WMASK         (0x3FFFFC)
+#define ME_DX_AD_MASK          (0x3FFFFF)
+#define ME_DX_AD_DEFAULT       (0x0000)
+#define ME_DX_AD_FMASK         (0x3FFFFF)
+#define ME_DX_DATA             DSP_MGMT_REG(0x0040)
+#define ME_DX_DATA_WMASK       (0xFFFFFFFF)
+#define ME_DX_DATA_MASK        (0xFFFFFFFF)
+#define ME_DX_DATA_DEFAULT     (0x0000)
+#define ME_DX_DATA_FMASK       (0xFFFFFFFF)
+#define ME_DX_STAT             DSP_MGMT_REG(0x0044)
+#define ME_DX_STAT_WMASK       (0x0003)
+#define ME_DX_STAT_MASK        (0x0003)
+#define ME_DX_STAT_DEFAULT     (0x0000)
+#define ME_DX_STAT_FMASK       (0x0000)
+#define ME_DX_MWS              DSP_MGMT_REG(0x0048)
+#define ME_DX_MWS_WMASK        (0x000F)
+#define ME_DX_MWS_MASK         (0x000F)
+#define ME_DX_MWS_DEFAULT      (0x0003)
+#define ME_DX_MWS_FMASK        (0x000F)
+#define ME_ARC_GP_STAT         DSP_MGMT_REG(0x004C)
+#define ME_ARC_GP_STAT_WMASK   (0x0000)
+#define ME_ARC_GP_STAT_MASK    (0xFFFFFFFF)
+#define ME_ARC_GP_STAT_DEFAULT (0x0000)
+#define ME_ARC_GP_STAT_FMASK   (0xFFFFFFFF)
+#define ME_XDATA_BASE_SH       DSP_MGMT_REG(0x0050)
+#define ME_XDATA_BASE_SH_WMASK (0x1FFFFFE0)
+#define ME_XDATA_BASE_SH_MASK  (0x1FFFFFE0)
+#define ME_XDATA_BASE_SH_DEFAULT (0x1FFFFFE0)
+#define ME_XDATA_BASE_SH_FMASK (0x1FFFFFE0)
+#define ME_XDATA_BASE          DSP_MGMT_REG(0x0054)
+#define ME_XDATA_BASE_WMASK    (0x0000)
+#define ME_XDATA_BASE_MASK     (0x1FFFFFE0)
+#define ME_XDATA_BASE_DEFAULT  (0x1FFFFFE0)
+#define ME_XDATA_BASE_FMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR0           DSP_MGMT_REG(0x0058)
+#define ME_XMEM_BAR0_WMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR0_MASK      (0x1FFFFFE0)
+#define ME_XMEM_BAR0_DEFAULT   (0x1FFFFFE0)
+#define ME_XMEM_BAR0_FMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR1           DSP_MGMT_REG(0x005C)
+#define ME_XMEM_BAR1_WMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR1_MASK      (0x1FFFFFE0)
+#define ME_XMEM_BAR1_DEFAULT   (0x1FFFFFE0)
+#define ME_XMEM_BAR1_FMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR2           DSP_MGMT_REG(0x0060)
+#define ME_XMEM_BAR2_WMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR2_MASK      (0x1FFFFFE0)
+#define ME_XMEM_BAR2_DEFAULT   (0x1FFFFFE0)
+#define ME_XMEM_BAR2_FMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR3           DSP_MGMT_REG(0x0064)
+#define ME_XMEM_BAR3_WMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR3_MASK      (0x1FFFFFE0)
+#define ME_XMEM_BAR3_DEFAULT   (0x1FFFFFE0)
+#define ME_XMEM_BAR3_FMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR4           DSP_MGMT_REG(0x0068)
+#define ME_XMEM_BAR4_WMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR4_MASK      (0x1FFFFFE0)
+#define ME_XMEM_BAR4_DEFAULT   (0x1FFFFFE0)
+#define ME_XMEM_BAR4_FMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR5           DSP_MGMT_REG(0x006C)
+#define ME_XMEM_BAR5_WMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR5_MASK      (0x1FFFFFE0)
+#define ME_XMEM_BAR5_DEFAULT   (0x1FFFFFE0)
+#define ME_XMEM_BAR5_FMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR6           DSP_MGMT_REG(0x0070)
+#define ME_XMEM_BAR6_WMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR6_MASK      (0x1FFFFFE0)
+#define ME_XMEM_BAR6_DEFAULT   (0x1FFFFFE0)
+#define ME_XMEM_BAR6_FMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR7           DSP_MGMT_REG(0x0074)
+#define ME_XMEM_BAR7_WMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR7_MASK      (0x1FFFFFE0)
+#define ME_XMEM_BAR7_DEFAULT   (0x1FFFFFE0)
+#define ME_XMEM_BAR7_FMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR8           DSP_MGMT_REG(0x0078)
+#define ME_XMEM_BAR8_WMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR8_MASK      (0x1FFFFFE0)
+#define ME_XMEM_BAR8_DEFAULT   (0x1FFFFFE0)
+#define ME_XMEM_BAR8_FMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR9           DSP_MGMT_REG(0x007C)
+#define ME_XMEM_BAR9_WMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR9_MASK      (0x1FFFFFE0)
+#define ME_XMEM_BAR9_DEFAULT   (0x1FFFFFE0)
+#define ME_XMEM_BAR9_FMASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR10          DSP_MGMT_REG(0x0080)
+#define ME_XMEM_BAR10_WMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR10_MASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR10_DEFAULT  (0x1FFFFFE0)
+#define ME_XMEM_BAR10_FMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR11          DSP_MGMT_REG(0x0084)
+#define ME_XMEM_BAR11_WMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR11_MASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR11_DEFAULT  (0x1FFFFFE0)
+#define ME_XMEM_BAR11_FMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR12          DSP_MGMT_REG(0x0088)
+#define ME_XMEM_BAR12_WMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR12_MASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR12_DEFAULT  (0x1FFFFFE0)
+#define ME_XMEM_BAR12_FMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR13          DSP_MGMT_REG(0x008C)
+#define ME_XMEM_BAR13_WMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR13_MASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR13_DEFAULT  (0x1FFFFFE0)
+#define ME_XMEM_BAR13_FMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR14          DSP_MGMT_REG(0x0090)
+#define ME_XMEM_BAR14_WMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR14_MASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR14_DEFAULT  (0x1FFFFFE0)
+#define ME_XMEM_BAR14_FMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR15          DSP_MGMT_REG(0x0094)
+#define ME_XMEM_BAR15_WMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR15_MASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR15_DEFAULT  (0x1FFFFFE0)
+#define ME_XMEM_BAR15_FMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR16          DSP_MGMT_REG(0x0098)
+#define ME_XMEM_BAR16_WMASK    (0x1FFFFFE0)
+#define ME_XMEM_BAR16_MASK     (0x1FFFFFE0)
+#define ME_XMEM_BAR16_DEFAULT  (0x1FFFFFE0)
+#define ME_XMEM_BAR16_FMASK    (0x1FFFFFE0)
+#define ME_XMEM_ARB_MISC       DSP_MGMT_REG(0x009C)
+#define ME_XMEM_ARB_MISC_WMASK (0x0000)
+#define ME_XMEM_ARB_MISC_MASK  (0x000F)
+#define ME_XMEM_ARB_MISC_DEFAULT (0x0000)
+#define ME_XMEM_ARB_MISC_FMASK (0x000F)
+
+/* Dsp Ldstreg Address Constants */ 
+#define dsp_ldstreg_reg_base   (0x20000)
+#define DSP_LDSTREG_REG(r)     (int)(dsp_ldstreg_reg_base + (r))
+#define dsp_ldstreg_reg_size   (0x0080)
+
+#define D_VERSION              DSP_LDSTREG_REG(0x0000)
+#define D_VERSION_WMASK        (0x0000)
+#define D_VERSION_MASK         (0x0FFF)
+#define D_VERSION_DEFAULT      (0x0230)
+#define D_VERSION_FMASK        (0x0FFF)
+#define D_PORT_SEL             DSP_LDSTREG_REG(0x0004)
+#define D_PORT_SEL_WMASK       (0x1113311)
+#define D_PORT_SEL_MASK        (0x1113311)
+#define D_PORT_SEL_DEFAULT     (0x0000)
+#define D_PORT_SEL_FMASK       (0x1113311)
+#define D_INT_STAT             DSP_LDSTREG_REG(0x0008)
+#define D_INT_STAT_WMASK       (0x3333371)
+#define D_INT_STAT_MASK        (0x3333371)
+#define D_INT_STAT_DEFAULT     (0x0000)
+#define D_INT_STAT_FMASK       (0x0000)
+#define D_INT_MASK             DSP_LDSTREG_REG(0x000C)
+#define D_INT_MASK_WMASK       (0x3333371)
+#define D_INT_MASK_MASK        (0x3333371)
+#define D_INT_MASK_DEFAULT     (0x0000)
+#define D_INT_MASK_FMASK       (0x3333371)
+#define D_MEMEX_SRC            DSP_LDSTREG_REG(0x0010)
+#define D_MEMEX_SRC_WMASK      (0x000F)
+#define D_MEMEX_SRC_MASK       (0x000F)
+#define D_MEMEX_SRC_DEFAULT    (0x0000)
+#define D_MEMEX_SRC_FMASK      (0x000F)
+#define D_ARC2ME_INT           DSP_LDSTREG_REG(0x0014)
+#define D_ARC2ME_INT_WMASK     (0x0007)
+#define D_ARC2ME_INT_MASK      (0x0007)
+#define D_ARC2ME_INT_DEFAULT   (0x0000)
+#define D_ARC2ME_INT_FMASK     (0x0007)
+#define D_ARC2ME_STAT          DSP_LDSTREG_REG(0x0018)
+#define D_ARC2ME_STAT_WMASK    (0x0000)
+#define D_ARC2ME_STAT_MASK     (0x0007)
+#define D_ARC2ME_STAT_DEFAULT  (0x0000)
+#define D_ARC2ME_STAT_FMASK    (0x0007)
+#define D_GP_STAT              DSP_LDSTREG_REG(0x001C)
+#define D_GP_STAT_WMASK        (0xFFFFFFFF)
+#define D_GP_STAT_MASK         (0xFFFFFFFF)
+#define D_GP_STAT_DEFAULT      (0x0000)
+#define D_GP_STAT_FMASK        (0xFFFFFFFF)
+#define D_ME_CONFIG            DSP_LDSTREG_REG(0x0020)
+#define D_ME_CONFIG_WMASK      (0x0000)
+#define D_ME_CONFIG_MASK       (0x0001)
+#define D_ME_CONFIG_DEFAULT    (0x0000)
+#define D_ME_CONFIG_FMASK      (0x0001)
+#define D_MEMEXT_SEL           DSP_LDSTREG_REG(0x0024)
+#define D_MEMEXT_SEL_WMASK     (0x0000)
+#define D_MEMEXT_SEL_MASK      (0x0007)
+#define D_MEMEXT_SEL_DEFAULT   (0x0000)
+#define D_MEMEXT_SEL_FMASK     (0x0007)
+#define D_ADMA0_CTRL           DSP_LDSTREG_REG(0x0028)
+#define D_ADMA0_CTRL_WMASK     (0x0003)
+#define D_ADMA0_CTRL_MASK      (0x0003)
+#define D_ADMA0_CTRL_DEFAULT   (0x0000)
+#define D_ADMA0_CTRL_FMASK     (0x0003)
+#define D_ADMA0_STAT           DSP_LDSTREG_REG(0x002C)
+#define D_ADMA0_STAT_WMASK     (0x0000)
+#define D_ADMA0_STAT_MASK      (0x0007)
+#define D_ADMA0_STAT_DEFAULT   (0x0000)
+#define D_ADMA0_STAT_FMASK     (0x0007)
+#define D_ADMA0_SA_S           DSP_LDSTREG_REG(0x0030)
+#define D_ADMA0_SA_S_WMASK     (0x3FFFFE)
+#define D_ADMA0_SA_S_MASK      (0x3FFFFF)
+#define D_ADMA0_SA_S_DEFAULT   (0x0000)
+#define D_ADMA0_SA_S_FMASK     (0x3FFFFF)
+#define D_ADMA0_SA_E           DSP_LDSTREG_REG(0x0034)
+#define D_ADMA0_SA_E_WMASK     (0x3FFFFE)
+#define D_ADMA0_SA_E_MASK      (0x3FFFFF)
+#define D_ADMA0_SA_E_DEFAULT   (0x0000)
+#define D_ADMA0_SA_E_FMASK     (0x3FFFFF)
+#define D_ADMA0_DA_S           DSP_LDSTREG_REG(0x0038)
+#define D_ADMA0_DA_S_WMASK     (0x3FFFFE)
+#define D_ADMA0_DA_S_MASK      (0x3FFFFF)
+#define D_ADMA0_DA_S_DEFAULT   (0x0000)
+#define D_ADMA0_DA_S_FMASK     (0x3FFFFF)
+#define D_ADMA0_FILL_VAL       DSP_LDSTREG_REG(0x003C)
+#define D_ADMA0_FILL_VAL_WMASK (0xFFFFFFFF)
+#define D_ADMA0_FILL_VAL_MASK  (0xFFFFFFFF)
+#define D_ADMA0_FILL_VAL_DEFAULT (0x0000)
+#define D_ADMA0_FILL_VAL_FMASK (0xFFFFFFFF)
+#define D_ADMA1_CTRL           DSP_LDSTREG_REG(0x0040)
+#define D_ADMA1_CTRL_WMASK     (0x0003)
+#define D_ADMA1_CTRL_MASK      (0x0003)
+#define D_ADMA1_CTRL_DEFAULT   (0x0000)
+#define D_ADMA1_CTRL_FMASK     (0x0003)
+#define D_ADMA1_STAT           DSP_LDSTREG_REG(0x0044)
+#define D_ADMA1_STAT_WMASK     (0x0000)
+#define D_ADMA1_STAT_MASK      (0x0007)
+#define D_ADMA1_STAT_DEFAULT   (0x0000)
+#define D_ADMA1_STAT_FMASK     (0x0007)
+#define D_ADMA1_SA_S           DSP_LDSTREG_REG(0x0048)
+#define D_ADMA1_SA_S_WMASK     (0x3FFFFE)
+#define D_ADMA1_SA_S_MASK      (0x3FFFFF)
+#define D_ADMA1_SA_S_DEFAULT   (0x0000)
+#define D_ADMA1_SA_S_FMASK     (0x3FFFFF)
+#define D_ADMA1_SA_E           DSP_LDSTREG_REG(0x004C)
+#define D_ADMA1_SA_E_WMASK     (0x3FFFFE)
+#define D_ADMA1_SA_E_MASK      (0x3FFFFF)
+#define D_ADMA1_SA_E_DEFAULT   (0x0000)
+#define D_ADMA1_SA_E_FMASK     (0x3FFFFF)
+#define D_ADMA1_DA_S           DSP_LDSTREG_REG(0x0050)
+#define D_ADMA1_DA_S_WMASK     (0x3FFFFE)
+#define D_ADMA1_DA_S_MASK      (0x3FFFFF)
+#define D_ADMA1_DA_S_DEFAULT   (0x0000)
+#define D_ADMA1_DA_S_FMASK     (0x3FFFFF)
+#define D_ADMA1_FILL_VAL       DSP_LDSTREG_REG(0x0054)
+#define D_ADMA1_FILL_VAL_WMASK (0xFFFFFFFF)
+#define D_ADMA1_FILL_VAL_MASK  (0xFFFFFFFF)
+#define D_ADMA1_FILL_VAL_DEFAULT (0x0000)
+#define D_ADMA1_FILL_VAL_FMASK (0xFFFFFFFF)
+#define D_XDMA0_CTRL           DSP_LDSTREG_REG(0x0058)
+#define D_XDMA0_CTRL_WMASK     (0x0007)
+#define D_XDMA0_CTRL_MASK      (0x0007)
+#define D_XDMA0_CTRL_DEFAULT   (0x0000)
+#define D_XDMA0_CTRL_FMASK     (0x0007)
+#define D_XDMA0_STAT           DSP_LDSTREG_REG(0x005C)
+#define D_XDMA0_STAT_WMASK     (0x0000)
+#define D_XDMA0_STAT_MASK      (0x000F)
+#define D_XDMA0_STAT_DEFAULT   (0x0000)
+#define D_XDMA0_STAT_FMASK     (0x000F)
+#define D_XDMA0_SA_S           DSP_LDSTREG_REG(0x0060)
+#define D_XDMA0_SA_S_WMASK     (0x3FFFFFFE)
+#define D_XDMA0_SA_S_MASK      (0x3FFFFFFF)
+#define D_XDMA0_SA_S_DEFAULT   (0x0000)
+#define D_XDMA0_SA_S_FMASK     (0x3FFFFFFF)
+#define D_XDMA0_SA_E           DSP_LDSTREG_REG(0x0064)
+#define D_XDMA0_SA_E_WMASK     (0x3FFFFFFE)
+#define D_XDMA0_SA_E_MASK      (0x3FFFFFFF)
+#define D_XDMA0_SA_E_DEFAULT   (0x0000)
+#define D_XDMA0_SA_E_FMASK     (0x3FFFFFFF)
+#define D_XDMA0_DA_S           DSP_LDSTREG_REG(0x0068)
+#define D_XDMA0_DA_S_WMASK     (0x3FFFFFFE)
+#define D_XDMA0_DA_S_MASK      (0x3FFFFFFF)
+#define D_XDMA0_DA_S_DEFAULT   (0x0000)
+#define D_XDMA0_DA_S_FMASK     (0x3FFFFFFF)
+#define D_XDMA1_CTRL           DSP_LDSTREG_REG(0x006C)
+#define D_XDMA1_CTRL_WMASK     (0x0007)
+#define D_XDMA1_CTRL_MASK      (0x0007)
+#define D_XDMA1_CTRL_DEFAULT   (0x0000)
+#define D_XDMA1_CTRL_FMASK     (0x0007)
+#define D_XDMA1_STAT           DSP_LDSTREG_REG(0x0070)
+#define D_XDMA1_STAT_WMASK     (0x0000)
+#define D_XDMA1_STAT_MASK      (0x000F)
+#define D_XDMA1_STAT_DEFAULT   (0x0000)
+#define D_XDMA1_STAT_FMASK     (0x000F)
+#define D_XDMA1_SA_S           DSP_LDSTREG_REG(0x0074)
+#define D_XDMA1_SA_S_WMASK     (0x3FFFFFFE)
+#define D_XDMA1_SA_S_MASK      (0x3FFFFFFF)
+#define D_XDMA1_SA_S_DEFAULT   (0x0000)
+#define D_XDMA1_SA_S_FMASK     (0x3FFFFFFF)
+#define D_XDMA1_SA_E           DSP_LDSTREG_REG(0x0078)
+#define D_XDMA1_SA_E_WMASK     (0x3FFFFFFE)
+#define D_XDMA1_SA_E_MASK      (0x3FFFFFFF)
+#define D_XDMA1_SA_E_DEFAULT   (0x0000)
+#define D_XDMA1_SA_E_FMASK     (0x3FFFFFFF)
+#define D_XDMA1_DA_S           DSP_LDSTREG_REG(0x007C)
+#define D_XDMA1_DA_S_WMASK     (0x3FFFFFFE)
+#define D_XDMA1_DA_S_MASK      (0x3FFFFFFF)
+#define D_XDMA1_DA_S_DEFAULT   (0x0000)
+#define D_XDMA1_DA_S_FMASK     (0x3FFFFFFF)
+#define D_XDMA_GAP             DSP_LDSTREG_REG(0x0080)
+#define D_XDMA_GAP_WMASK       (0xFFFF)
+#define D_XDMA_GAP_MASK        (0xFFFF)
+#define D_XDMA_GAP_DEFAULT     (0x0000)
+#define D_XDMA_GAP_FMASK       (0xFFFF)
+#define D_XDATA_BASE_SH        DSP_LDSTREG_REG(0x0084)
+#define D_XDATA_BASE_SH_WMASK  (0x0000)
+#define D_XDATA_BASE_SH_MASK   (0x1FFFFFE0)
+#define D_XDATA_BASE_SH_DEFAULT (0x1FFFFFE0)
+#define D_XDATA_BASE_SH_FMASK  (0x1FFFFFE0)
+#define D_XDATA_BASE           DSP_LDSTREG_REG(0x0088)
+#define D_XDATA_BASE_WMASK     (0x0000)
+#define D_XDATA_BASE_MASK      (0x1FFFFFE0)
+#define D_XDATA_BASE_DEFAULT   (0x1FFFFFE0)
+#define D_XDATA_BASE_FMASK     (0x1FFFFFE0)
+#define D_XMEM_BAR0            DSP_LDSTREG_REG(0x008C)
+#define D_XMEM_BAR0_WMASK      (0x0000)
+#define D_XMEM_BAR0_MASK       (0x1FFFFFE0)
+#define D_XMEM_BAR0_DEFAULT    (0x1FFFFFE0)
+#define D_XMEM_BAR0_FMASK      (0x1FFFFFE0)
+#define D_XMEM_BAR1            DSP_LDSTREG_REG(0x0090)
+#define D_XMEM_BAR1_WMASK      (0x0000)
+#define D_XMEM_BAR1_MASK       (0x1FFFFFE0)
+#define D_XMEM_BAR1_DEFAULT    (0x1FFFFFE0)
+#define D_XMEM_BAR1_FMASK      (0x1FFFFFE0)
+#define D_XMEM_BAR2            DSP_LDSTREG_REG(0x0094)
+#define D_XMEM_BAR2_WMASK      (0x0000)
+#define D_XMEM_BAR2_MASK       (0x1FFFFFE0)
+#define D_XMEM_BAR2_DEFAULT    (0x1FFFFFE0)
+#define D_XMEM_BAR2_FMASK      (0x1FFFFFE0)
+#define D_XMEM_BAR3            DSP_LDSTREG_REG(0x0098)
+#define D_XMEM_BAR3_WMASK      (0x0000)
+#define D_XMEM_BAR3_MASK       (0x1FFFFFE0)
+#define D_XMEM_BAR3_DEFAULT    (0x1FFFFFE0)
+#define D_XMEM_BAR3_FMASK      (0x1FFFFFE0)
+#define D_XMEM_BAR4            DSP_LDSTREG_REG(0x009C)
+#define D_XMEM_BAR4_WMASK      (0x0000)
+#define D_XMEM_BAR4_MASK       (0x1FFFFFE0)
+#define D_XMEM_BAR4_DEFAULT    (0x1FFFFFE0)
+#define D_XMEM_BAR4_FMASK      (0x1FFFFFE0)
+#define D_XMEM_BAR5            DSP_LDSTREG_REG(0x00A0)
+#define D_XMEM_BAR5_WMASK      (0x0000)
+#define D_XMEM_BAR5_MASK       (0x1FFFFFE0)
+#define D_XMEM_BAR5_DEFAULT    (0x1FFFFFE0)
+#define D_XMEM_BAR5_FMASK      (0x1FFFFFE0)
+#define D_XMEM_BAR6            DSP_LDSTREG_REG(0x00A4)
+#define D_XMEM_BAR6_WMASK      (0x0000)
+#define D_XMEM_BAR6_MASK       (0x1FFFFFE0)
+#define D_XMEM_BAR6_DEFAULT    (0x1FFFFFE0)
+#define D_XMEM_BAR6_FMASK      (0x1FFFFFE0)
+#define D_XMEM_BAR7            DSP_LDSTREG_REG(0x00A8)
+#define D_XMEM_BAR7_WMASK      (0x0000)
+#define D_XMEM_BAR7_MASK       (0x1FFFFFE0)
+#define D_XMEM_BAR7_DEFAULT    (0x1FFFFFE0)
+#define D_XMEM_BAR7_FMASK      (0x1FFFFFE0)
+#define D_XMEM_BAR8            DSP_LDSTREG_REG(0x00AC)
+#define D_XMEM_BAR8_WMASK      (0x0000)
+#define D_XMEM_BAR8_MASK       (0x1FFFFFE0)
+#define D_XMEM_BAR8_DEFAULT    (0x1FFFFFE0)
+#define D_XMEM_BAR8_FMASK      (0x1FFFFFE0)
+#define D_XMEM_BAR9            DSP_LDSTREG_REG(0x00B0)
+#define D_XMEM_BAR9_WMASK      (0x0000)
+#define D_XMEM_BAR9_MASK       (0x1FFFFFE0)
+#define D_XMEM_BAR9_DEFAULT    (0x1FFFFFE0)
+#define D_XMEM_BAR9_FMASK      (0x1FFFFFE0)
+#define D_XMEM_BAR10           DSP_LDSTREG_REG(0x00B4)
+#define D_XMEM_BAR10_WMASK     (0x0000)
+#define D_XMEM_BAR10_MASK      (0x1FFFFFE0)
+#define D_XMEM_BAR10_DEFAULT   (0x1FFFFFE0)
+#define D_XMEM_BAR10_FMASK     (0x1FFFFFE0)
+#define D_XMEM_BAR11           DSP_LDSTREG_REG(0x00B8)
+#define D_XMEM_BAR11_WMASK     (0x0000)
+#define D_XMEM_BAR11_MASK      (0x1FFFFFE0)
+#define D_XMEM_BAR11_DEFAULT   (0x1FFFFFE0)
+#define D_XMEM_BAR11_FMASK     (0x1FFFFFE0)
+#define D_XMEM_BAR12           DSP_LDSTREG_REG(0x00BC)
+#define D_XMEM_BAR12_WMASK     (0x0000)
+#define D_XMEM_BAR12_MASK      (0x1FFFFFE0)
+#define D_XMEM_BAR12_DEFAULT   (0x1FFFFFE0)
+#define D_XMEM_BAR12_FMASK     (0x1FFFFFE0)
+#define D_XMEM_BAR13           DSP_LDSTREG_REG(0x00C0)
+#define D_XMEM_BAR13_WMASK     (0x0000)
+#define D_XMEM_BAR13_MASK      (0x1FFFFFE0)
+#define D_XMEM_BAR13_DEFAULT   (0x1FFFFFE0)
+#define D_XMEM_BAR13_FMASK     (0x1FFFFFE0)
+#define D_XMEM_BAR14           DSP_LDSTREG_REG(0x00C4)
+#define D_XMEM_BAR14_WMASK     (0x0000)
+#define D_XMEM_BAR14_MASK      (0x1FFFFFE0)
+#define D_XMEM_BAR14_DEFAULT   (0x1FFFFFE0)
+#define D_XMEM_BAR14_FMASK     (0x1FFFFFE0)
+#define D_XMEM_BAR15           DSP_LDSTREG_REG(0x00C8)
+#define D_XMEM_BAR15_WMASK     (0x0000)
+#define D_XMEM_BAR15_MASK      (0x1FFFFFE0)
+#define D_XMEM_BAR15_DEFAULT   (0x1FFFFFE0)
+#define D_XMEM_BAR15_FMASK     (0x1FFFFFE0)
+#define D_XMEM_BAR16           DSP_LDSTREG_REG(0x00CC)
+#define D_XMEM_BAR16_WMASK     (0x0000)
+#define D_XMEM_BAR16_MASK      (0x1FFFFFE0)
+#define D_XMEM_BAR16_DEFAULT   (0x1FFFFFE0)
+#define D_XMEM_BAR16_FMASK     (0x1FFFFFE0)
+#define D_GPIO_CTRL            DSP_LDSTREG_REG(0x00D0)
+#define D_GPIO_CTRL_WMASK      (0x3FFFF)
+#define D_GPIO_CTRL_MASK       (0x3FFFF)
+#define D_GPIO_CTRL_DEFAULT    (0x0000)
+#define D_GPIO_CTRL_FMASK      (0x3FFFF)
+#define D_GPIO_PW_CTRL         DSP_LDSTREG_REG(0x00D4)
+#define D_GPIO_PW_CTRL_WMASK   (0x000F)
+#define D_GPIO_PW_CTRL_MASK    (0x000F)
+#define D_GPIO_PW_CTRL_DEFAULT (0x0000)
+#define D_GPIO_PW_CTRL_FMASK   (0x000F)
+#define D_GPIO_DATA            DSP_LDSTREG_REG(0x00D8)
+#define D_GPIO_DATA_WMASK      (0xFFFF)
+#define D_GPIO_DATA_MASK       (0xFFFF)
+#define D_GPIO_DATA_DEFAULT    (0x0000)
+#define D_GPIO_DATA_FMASK      (0xFFFF)
+#define D_XMEM_LAT             DSP_LDSTREG_REG(0x00DC)
+#define D_XMEM_LAT_WMASK       (0x0FF1)
+#define D_XMEM_LAT_MASK        (0x0FF1)
+#define D_XMEM_LAT_DEFAULT     (0x0000)
+#define D_XMEM_LAT_FMASK       (0x0FF1)
+#define D_IC_MISSES            DSP_LDSTREG_REG(0x00E0)
+#define D_IC_MISSES_WMASK      (0x7FFFFFF)
+#define D_IC_MISSES_MASK       (0x7FFFFFF)
+#define D_IC_MISSES_DEFAULT    (0x0000)
+#define D_IC_MISSES_FMASK      (0x7FFFFFF)
+#define D_IC_MISS_LAT          DSP_LDSTREG_REG(0x00E4)
+#define D_IC_MISS_LAT_WMASK    (0xFFFFFFFF)
+#define D_IC_MISS_LAT_MASK     (0xFFFFFFFF)
+#define D_IC_MISS_LAT_DEFAULT  (0x0000)
+#define D_IC_MISS_LAT_FMASK    (0xFFFFFFFF)
+#define D_PER_IC_MISS_LAT      DSP_LDSTREG_REG(0x00E8)
+#define D_PER_IC_MISS_LAT_WMASK (0xFFFF)
+#define D_PER_IC_MISS_LAT_MASK (0xFFFF)
+#define D_PER_IC_MISS_LAT_DEFAULT (0x0000)
+#define D_PER_IC_MISS_LAT_FMASK (0xFFFF)
+#define D_XMEM_DATA_ACCS       DSP_LDSTREG_REG(0x00EC)
+#define D_XMEM_DATA_ACCS_WMASK (0xFFFFFFFF)
+#define D_XMEM_DATA_ACCS_MASK  (0xFFFFFFFF)
+#define D_XMEM_DATA_ACCS_DEFAULT (0xC0000000)
+#define D_XMEM_DATA_ACCS_FMASK (0xFFFFFFFF)
+#define D_XMEM_DATA_CLKS       DSP_LDSTREG_REG(0x00F0)
+#define D_XMEM_DATA_CLKS_WMASK (0xFFFFFFFF)
+#define D_XMEM_DATA_CLKS_MASK  (0xFFFFFFFF)
+#define D_XMEM_DATA_CLKS_DEFAULT (0x0000)
+#define D_XMEM_DATA_CLKS_FMASK (0xFFFFFFFF)
+
+/* Fc Memory Address Constants */ 
+#define fc_cwram_base          (0x20C000)
+#define fc_cwram_mask          (0xFFFF)
+#define fc_cwram_size          (0x0400)
+#define fc_cwram_default       (0x0000)
+
+/* Fci Memory Address Constants */ 
+#define fci_glbtx_base         (0x20D800)
+#define fci_glbtx_mask         (0xFFFFFFFF)
+#define fci_glbtx_size         (0x0400)
+#define fci_glbtx_default      (0x0000)
+#define fci_glbrx_base         (0x20DC00)
+#define fci_glbrx_mask         (0xFFFFFFFF)
+#define fci_glbrx_size         (0x0400)
+#define fci_glbrx_default      (0x0000)
+
+/* Fci Glbtx Address Constants */ 
+#define fci_glbtx_reg_base     (0x20D800)
+#define FCI_GLBTX_REG(r)       (int)(fci_glbtx_reg_base + (r))
+#define fci_glbtx_reg_size     (0x0001)
+
+#define ZT_R0                  FCI_GLBTX_REG(0x0000)
+#define ZT_R0_WMASK            (0xFFFFFFFF)
+#define ZT_R0_MASK             (0xFFFFFFFF)
+#define ZT_R0_DEFAULT          (0x0000)
+#define ZT_R0_FMASK            (0xFFFFFFFF)
+#define ZT_R4                  FCI_GLBTX_REG(0x0004)
+#define ZT_R4_WMASK            (0xFFFFFFFF)
+#define ZT_R4_MASK             (0xFFFFFFFF)
+#define ZT_R4_DEFAULT          (0x0000)
+#define ZT_R4_FMASK            (0xFFFFFFFF)
+#define ZT_R8                  FCI_GLBTX_REG(0x0008)
+#define ZT_R8_WMASK            (0xFFFFFFFF)
+#define ZT_R8_MASK             (0xFFFFFFFF)
+#define ZT_R8_DEFAULT          (0x0000)
+#define ZT_R8_FMASK            (0xFFFFFFFF)
+#define ZT_R12                 FCI_GLBTX_REG(0x000C)
+#define ZT_R12_WMASK           (0xFFFFFFFF)
+#define ZT_R12_MASK            (0xFFFFFFFF)
+#define ZT_R12_DEFAULT         (0x0000)
+#define ZT_R12_FMASK           (0xFFFFFFFF)
+#define ZT_CODEWORD            FCI_GLBTX_REG(0x0010)
+#define ZT_CODEWORD_WMASK      (0xFFFFFFFF)
+#define ZT_CODEWORD_MASK       (0xFFFFFFFF)
+#define ZT_CODEWORD_DEFAULT    (0x0000)
+#define ZT_CODEWORD_FMASK      (0xFFFFFFFF)
+#define ZT_VBC_SIZE            FCI_GLBTX_REG(0x0014)
+#define ZT_VBC_SIZE_WMASK      (0xFFFFFFFF)
+#define ZT_VBC_SIZE_MASK       (0xFFFFFFFF)
+#define ZT_VBC_SIZE_DEFAULT    (0x0000)
+#define ZT_VBC_SIZE_FMASK      (0xFFFFFFFF)
+#define ZT_FRAMING             FCI_GLBTX_REG(0x0018)
+#define ZT_FRAMING_WMASK       (0xFFFFFFFF)
+#define ZT_FRAMING_MASK        (0xFFFFFFFF)
+#define ZT_FRAMING_DEFAULT     (0x0000)
+#define ZT_FRAMING_FMASK       (0xFFFFFFFF)
+#define ZT_OHRATE              FCI_GLBTX_REG(0x001C)
+#define ZT_OHRATE_WMASK        (0xFFFFFFFF)
+#define ZT_OHRATE_MASK         (0xFFFFFFFF)
+#define ZT_OHRATE_DEFAULT      (0x0000)
+#define ZT_OHRATE_FMASK        (0xFFFFFFFF)
+#define ZT_FLAG_CTRL0          FCI_GLBTX_REG(0x0020)
+#define ZT_FLAG_CTRL0_WMASK    (0x77777777)
+#define ZT_FLAG_CTRL0_MASK     (0x77777777)
+#define ZT_FLAG_CTRL0_DEFAULT  (0x0000)
+#define ZT_FLAG_CTRL0_FMASK    (0x77777777)
+#define ZT_FLAG_CTRL1          FCI_GLBTX_REG(0x0024)
+#define ZT_FLAG_CTRL1_WMASK    (0x7777077)
+#define ZT_FLAG_CTRL1_MASK     (0x7777077)
+#define ZT_FLAG_CTRL1_DEFAULT  (0x0000)
+#define ZT_FLAG_CTRL1_FMASK    (0x7777077)
+#define ZT_CRC0                FCI_GLBTX_REG(0x0028)
+#define ZT_CRC0_WMASK          (0xFFFFFFFF)
+#define ZT_CRC0_MASK           (0xFFFFFFFF)
+#define ZT_CRC0_DEFAULT        (0x0000)
+#define ZT_CRC0_FMASK          (0xFFFFFFFF)
+#define ZT_CRC_POLY0           FCI_GLBTX_REG(0x002C)
+#define ZT_CRC_POLY0_WMASK     (0xFFFFFFFF)
+#define ZT_CRC_POLY0_MASK      (0xFFFFFFFF)
+#define ZT_CRC_POLY0_DEFAULT   (0x0000)
+#define ZT_CRC_POLY0_FMASK     (0xFFFFFFFF)
+#define ZT_CRC_CTRL0           FCI_GLBTX_REG(0x0030)
+#define ZT_CRC_CTRL0_WMASK     (0xFFFF0103)
+#define ZT_CRC_CTRL0_MASK      (0xFFFF0103)
+#define ZT_CRC_CTRL0_DEFAULT   (0x0000)
+#define ZT_CRC_CTRL0_FMASK     (0xFFFF0103)
+#define ZT_CRC1                FCI_GLBTX_REG(0x0034)
+#define ZT_CRC1_WMASK          (0xFFFFFFFF)
+#define ZT_CRC1_MASK           (0xFFFFFFFF)
+#define ZT_CRC1_DEFAULT        (0x0000)
+#define ZT_CRC1_FMASK          (0xFFFFFFFF)
+#define ZT_CRC_POLY1           FCI_GLBTX_REG(0x0038)
+#define ZT_CRC_POLY1_WMASK     (0xFFFFFFFF)
+#define ZT_CRC_POLY1_MASK      (0xFFFFFFFF)
+#define ZT_CRC_POLY1_DEFAULT   (0x0000)
+#define ZT_CRC_POLY1_FMASK     (0xFFFFFFFF)
+#define ZT_CRC_CTRL1           FCI_GLBTX_REG(0x003C)
+#define ZT_CRC_CTRL1_WMASK     (0xFFFF0103)
+#define ZT_CRC_CTRL1_MASK      (0xFFFF0103)
+#define ZT_CRC_CTRL1_DEFAULT   (0x0000)
+#define ZT_CRC_CTRL1_FMASK     (0xFFFF0103)
+#define ZT_SCR                 FCI_GLBTX_REG(0x0040)
+#define ZT_SCR_WMASK           (0xFFFFFFFF)
+#define ZT_SCR_MASK            (0xFFFFFFFF)
+#define ZT_SCR_DEFAULT         (0x0000)
+#define ZT_SCR_FMASK           (0xFFFFFFFF)
+#define ZT_SCR_POLY            FCI_GLBTX_REG(0x0044)
+#define ZT_SCR_POLY_WMASK      (0xFFFFFFFF)
+#define ZT_SCR_POLY_MASK       (0xFFFFFFFF)
+#define ZT_SCR_POLY_DEFAULT    (0x0000)
+#define ZT_SCR_POLY_FMASK      (0xFFFFFFFF)
+#define ZT_SCR_CTRL            FCI_GLBTX_REG(0x0048)
+#define ZT_SCR_CTRL_WMASK      (0x001F)
+#define ZT_SCR_CTRL_MASK       (0x001F)
+#define ZT_SCR_CTRL_DEFAULT    (0x0000)
+#define ZT_SCR_CTRL_FMASK      (0x001F)
+#define ZT_SCR_STATE           FCI_GLBTX_REG(0x004C)
+#define ZT_SCR_STATE_WMASK     (0x3FFFFFF)
+#define ZT_SCR_STATE_MASK      (0x3FFFFFF)
+#define ZT_SCR_STATE_DEFAULT   (0x0000)
+#define ZT_SCR_STATE_FMASK     (0x3FFFFFF)
+#define ZT_DTB_CTRL            FCI_GLBTX_REG(0x0050)
+#define ZT_DTB_CTRL_WMASK      (0x1FFF0FFF)
+#define ZT_DTB_CTRL_MASK       (0x1FFF0FFF)
+#define ZT_DTB_CTRL_DEFAULT    (0x0000)
+#define ZT_DTB_CTRL_FMASK      (0x1FFF0FFF)
+#define ZT_DTB_PTRS            FCI_GLBTX_REG(0x0054)
+#define ZT_DTB_PTRS_WMASK      (0xFFFFFFFF)
+#define ZT_DTB_PTRS_MASK       (0xFFFFFFFF)
+#define ZT_DTB_PTRS_DEFAULT    (0x0000)
+#define ZT_DTB_PTRS_FMASK      (0xFFFFFFFF)
+#define ZT_ILVB_WRAD           FCI_GLBTX_REG(0x0058)
+#define ZT_ILVB_WRAD_WMASK     (0xFFFFFFFF)
+#define ZT_ILVB_WRAD_MASK      (0xFFFFFFFF)
+#define ZT_ILVB_WRAD_DEFAULT   (0x0000)
+#define ZT_ILVB_WRAD_FMASK     (0xFFFFFFFF)
+#define ZT_ILVB_RDAD           FCI_GLBTX_REG(0x005C)
+#define ZT_ILVB_RDAD_WMASK     (0xFFFFFFFF)
+#define ZT_ILVB_RDAD_MASK      (0xFFFFFFFF)
+#define ZT_ILVB_RDAD_DEFAULT   (0x0000)
+#define ZT_ILVB_RDAD_FMASK     (0xFFFFFFFF)
+#define ZT_ILVB_WRPTR          FCI_GLBTX_REG(0x0060)
+#define ZT_ILVB_WRPTR_WMASK    (0xFFFFFFFF)
+#define ZT_ILVB_WRPTR_MASK     (0xFFFFFFFF)
+#define ZT_ILVB_WRPTR_DEFAULT  (0x0000)
+#define ZT_ILVB_WRPTR_FMASK    (0xFFFFFFFF)
+#define ZT_ILVB_RDPTR          FCI_GLBTX_REG(0x0064)
+#define ZT_ILVB_RDPTR_WMASK    (0xFFFFFFFF)
+#define ZT_ILVB_RDPTR_MASK     (0xFFFFFFFF)
+#define ZT_ILVB_RDPTR_DEFAULT  (0x0000)
+#define ZT_ILVB_RDPTR_FMASK    (0xFFFFFFFF)
+#define ZT_FIFO_BASE0          FCI_GLBTX_REG(0x0068)
+#define ZT_FIFO_BASE0_WMASK    (0x3FFFFFF)
+#define ZT_FIFO_BASE0_MASK     (0x3FFFFFF)
+#define ZT_FIFO_BASE0_DEFAULT  (0x0000)
+#define ZT_FIFO_BASE0_FMASK    (0x3FFFFFF)
+#define ZT_FIFO_PTRS0          FCI_GLBTX_REG(0x006C)
+#define ZT_FIFO_PTRS0_WMASK    (0xC0FF00FF)
+#define ZT_FIFO_PTRS0_MASK     (0xC0FF00FF)
+#define ZT_FIFO_PTRS0_DEFAULT  (0x0000)
+#define ZT_FIFO_PTRS0_FMASK    (0xC0FF00FF)
+#define ZT_FIFO_CNST0          FCI_GLBTX_REG(0x0070)
+#define ZT_FIFO_CNST0_WMASK    (0xFFFFFF)
+#define ZT_FIFO_CNST0_MASK     (0xFFFFFF)
+#define ZT_FIFO_CNST0_DEFAULT  (0x0000)
+#define ZT_FIFO_CNST0_FMASK    (0xFFFFFF)
+#define ZT_FIFO_BASE1          FCI_GLBTX_REG(0x0074)
+#define ZT_FIFO_BASE1_WMASK    (0x3FFFFFF)
+#define ZT_FIFO_BASE1_MASK     (0x3FFFFFF)
+#define ZT_FIFO_BASE1_DEFAULT  (0x0000)
+#define ZT_FIFO_BASE1_FMASK    (0x3FFFFFF)
+#define ZT_FIFO_PTRS1          FCI_GLBTX_REG(0x0078)
+#define ZT_FIFO_PTRS1_WMASK    (0xC0FF00FF)
+#define ZT_FIFO_PTRS1_MASK     (0xC0FF00FF)
+#define ZT_FIFO_PTRS1_DEFAULT  (0x0000)
+#define ZT_FIFO_PTRS1_FMASK    (0xC0FF00FF)
+#define ZT_FIFO_CNST1          FCI_GLBTX_REG(0x007C)
+#define ZT_FIFO_CNST1_WMASK    (0xFFFFFF)
+#define ZT_FIFO_CNST1_MASK     (0xFFFFFF)
+#define ZT_FIFO_CNST1_DEFAULT  (0x0000)
+#define ZT_FIFO_CNST1_FMASK    (0xFFFFFF)
+#define ZT_FIFO_BASE2          FCI_GLBTX_REG(0x0080)
+#define ZT_FIFO_BASE2_WMASK    (0x3FFFFFF)
+#define ZT_FIFO_BASE2_MASK     (0x3FFFFFF)
+#define ZT_FIFO_BASE2_DEFAULT  (0x0000)
+#define ZT_FIFO_BASE2_FMASK    (0x3FFFFFF)
+#define ZT_FIFO_PTRS2          FCI_GLBTX_REG(0x0084)
+#define ZT_FIFO_PTRS2_WMASK    (0xC0FF00FF)
+#define ZT_FIFO_PTRS2_MASK     (0xC0FF00FF)
+#define ZT_FIFO_PTRS2_DEFAULT  (0x0000)
+#define ZT_FIFO_PTRS2_FMASK    (0xC0FF00FF)
+#define ZT_FIFO_CNST2          FCI_GLBTX_REG(0x0088)
+#define ZT_FIFO_CNST2_WMASK    (0xFFFFFF)
+#define ZT_FIFO_CNST2_MASK     (0xFFFFFF)
+#define ZT_FIFO_CNST2_DEFAULT  (0x0000)
+#define ZT_FIFO_CNST2_FMASK    (0xFFFFFF)
+#define ZT_FIFO_BASE3          FCI_GLBTX_REG(0x008C)
+#define ZT_FIFO_BASE3_WMASK    (0x3FFFFFFF)
+#define ZT_FIFO_BASE3_MASK     (0x3FFFFFFF)
+#define ZT_FIFO_BASE3_DEFAULT  (0x0000)
+#define ZT_FIFO_BASE3_FMASK    (0x3FFFFFFF)
+#define ZT_FIFO_PTRS3          FCI_GLBTX_REG(0x0090)
+#define ZT_FIFO_PTRS3_WMASK    (0xCFFF0FFF)
+#define ZT_FIFO_PTRS3_MASK     (0xCFFF0FFF)
+#define ZT_FIFO_PTRS3_DEFAULT  (0x0000)
+#define ZT_FIFO_PTRS3_FMASK    (0xCFFF0FFF)
+#define ZT_FIFO_CNST3          FCI_GLBTX_REG(0x0094)
+#define ZT_FIFO_CNST3_WMASK    (0x1FFFFFF)
+#define ZT_FIFO_CNST3_MASK     (0x1FFFFFF)
+#define ZT_FIFO_CNST3_DEFAULT  (0x0000)
+#define ZT_FIFO_CNST3_FMASK    (0x1FFFFFF)
+#define ZT_DEPTH               FCI_GLBTX_REG(0x0098)
+#define ZT_DEPTH_WMASK         (0xFFFFFFFF)
+#define ZT_DEPTH_MASK          (0xFFFFFFFF)
+#define ZT_DEPTH_DEFAULT       (0x0000)
+#define ZT_DEPTH_FMASK         (0xFFFFFFFF)
+#define ZT_ILV_PARAMS0         FCI_GLBTX_REG(0x009C)
+#define ZT_ILV_PARAMS0_WMASK   (0xFFFFFF07)
+#define ZT_ILV_PARAMS0_MASK    (0xFFFFFF17)
+#define ZT_ILV_PARAMS0_DEFAULT (0x0000)
+#define ZT_ILV_PARAMS0_FMASK   (0xFFFFFF07)
+#define ZT_ILV_BASE0           FCI_GLBTX_REG(0x00A0)
+#define ZT_ILV_BASE0_WMASK     (0x3FFFF)
+#define ZT_ILV_BASE0_MASK      (0x3FFFF)
+#define ZT_ILV_BASE0_DEFAULT   (0x0000)
+#define ZT_ILV_BASE0_FMASK     (0x3FFFF)
+#define ZT_ILV_SIZE0           FCI_GLBTX_REG(0x00A4)
+#define ZT_ILV_SIZE0_WMASK     (0xFFFFFF)
+#define ZT_ILV_SIZE0_MASK      (0xFFFFFF)
+#define ZT_ILV_SIZE0_DEFAULT   (0x0000)
+#define ZT_ILV_SIZE0_FMASK     (0xFFFFFF)
+#define ZT_ILV_MAX_FULLNESS0   FCI_GLBTX_REG(0x00A8)
+#define ZT_ILV_MAX_FULLNESS0_WMASK (0x3FFFF)
+#define ZT_ILV_MAX_FULLNESS0_MASK (0x3FFFF)
+#define ZT_ILV_MAX_FULLNESS0_DEFAULT (0x0000)
+#define ZT_ILV_MAX_FULLNESS0_FMASK (0x3FFFF)
+#define ZT_ILV_MIN_FULLNESS0   FCI_GLBTX_REG(0x00AC)
+#define ZT_ILV_MIN_FULLNESS0_WMASK (0x3FFFF)
+#define ZT_ILV_MIN_FULLNESS0_MASK (0x3FFFF)
+#define ZT_ILV_MIN_FULLNESS0_DEFAULT (0x0000)
+#define ZT_ILV_MIN_FULLNESS0_FMASK (0x3FFFF)
+#define ZT_ILV_FULLNESS0       FCI_GLBTX_REG(0x00B0)
+#define ZT_ILV_FULLNESS0_WMASK (0x3FFFF)
+#define ZT_ILV_FULLNESS0_MASK  (0x3FFFF)
+#define ZT_ILV_FULLNESS0_DEFAULT (0x0000)
+#define ZT_ILV_FULLNESS0_FMASK (0x3FFFF)
+#define ZT_ILV_CNTRS0          FCI_GLBTX_REG(0x00B4)
+#define ZT_ILV_CNTRS0_WMASK    (0xFFFF0000)
+#define ZT_ILV_CNTRS0_MASK     (0xFFFF0000)
+#define ZT_ILV_CNTRS0_DEFAULT  (0x0000)
+#define ZT_ILV_CNTRS0_FMASK    (0xFFFF0000)
+#define ZT_ILV_PMS_CNTRS0      FCI_GLBTX_REG(0x00B8)
+#define ZT_ILV_PMS_CNTRS0_WMASK (0xFFFFFFFF)
+#define ZT_ILV_PMS_CNTRS0_MASK (0xFFFFFFFF)
+#define ZT_ILV_PMS_CNTRS0_DEFAULT (0x0000)
+#define ZT_ILV_PMS_CNTRS0_FMASK (0xFFFFFFFF)
+#define ZT_ILV_PMD_CNTRS0      FCI_GLBTX_REG(0x00BC)
+#define ZT_ILV_PMD_CNTRS0_WMASK (0xFFFFFFFF)
+#define ZT_ILV_PMD_CNTRS0_MASK (0xFFFFFFFF)
+#define ZT_ILV_PMD_CNTRS0_DEFAULT (0x0000)
+#define ZT_ILV_PMD_CNTRS0_FMASK (0xFFFFFFFF)
+#define ZT_ILV_PARAMS1         FCI_GLBTX_REG(0x00C0)
+#define ZT_ILV_PARAMS1_WMASK   (0xFFFFFF07)
+#define ZT_ILV_PARAMS1_MASK    (0xFFFFFF17)
+#define ZT_ILV_PARAMS1_DEFAULT (0x0000)
+#define ZT_ILV_PARAMS1_FMASK   (0xFFFFFF07)
+#define ZT_ILV_BASE1           FCI_GLBTX_REG(0x00C4)
+#define ZT_ILV_BASE1_WMASK     (0x3FFFF)
+#define ZT_ILV_BASE1_MASK      (0x3FFFF)
+#define ZT_ILV_BASE1_DEFAULT   (0x0000)
+#define ZT_ILV_BASE1_FMASK     (0x3FFFF)
+#define ZT_ILV_SIZE1           FCI_GLBTX_REG(0x00C8)
+#define ZT_ILV_SIZE1_WMASK     (0xFFFFFF)
+#define ZT_ILV_SIZE1_MASK      (0xFFFFFF)
+#define ZT_ILV_SIZE1_DEFAULT   (0x0000)
+#define ZT_ILV_SIZE1_FMASK     (0xFFFFFF)
+#define ZT_ILV_MAX_FULLNESS1   FCI_GLBTX_REG(0x00CC)
+#define ZT_ILV_MAX_FULLNESS1_WMASK (0x3FFFF)
+#define ZT_ILV_MAX_FULLNESS1_MASK (0x3FFFF)
+#define ZT_ILV_MAX_FULLNESS1_DEFAULT (0x0000)
+#define ZT_ILV_MAX_FULLNESS1_FMASK (0x3FFFF)
+#define ZT_ILV_MIN_FULLNESS1   FCI_GLBTX_REG(0x00D0)
+#define ZT_ILV_MIN_FULLNESS1_WMASK (0x3FFFF)
+#define ZT_ILV_MIN_FULLNESS1_MASK (0x3FFFF)
+#define ZT_ILV_MIN_FULLNESS1_DEFAULT (0x0000)
+#define ZT_ILV_MIN_FULLNESS1_FMASK (0x3FFFF)
+#define ZT_ILV_FULLNESS1       FCI_GLBTX_REG(0x00D4)
+#define ZT_ILV_FULLNESS1_WMASK (0x3FFFF)
+#define ZT_ILV_FULLNESS1_MASK  (0x3FFFF)
+#define ZT_ILV_FULLNESS1_DEFAULT (0x0000)
+#define ZT_ILV_FULLNESS1_FMASK (0x3FFFF)
+#define ZT_ILV_CNTRS1          FCI_GLBTX_REG(0x00D8)
+#define ZT_ILV_CNTRS1_WMASK    (0xFFFF0000)
+#define ZT_ILV_CNTRS1_MASK     (0xFFFF0000)
+#define ZT_ILV_CNTRS1_DEFAULT  (0x0000)
+#define ZT_ILV_CNTRS1_FMASK    (0xFFFF0000)
+#define ZT_ILV_PMS_CNTRS1      FCI_GLBTX_REG(0x00DC)
+#define ZT_ILV_PMS_CNTRS1_WMASK (0xFFFFFFFF)
+#define ZT_ILV_PMS_CNTRS1_MASK (0xFFFFFFFF)
+#define ZT_ILV_PMS_CNTRS1_DEFAULT (0x0000)
+#define ZT_ILV_PMS_CNTRS1_FMASK (0xFFFFFFFF)
+#define ZT_ILV_PMD_CNTRS1      FCI_GLBTX_REG(0x00E0)
+#define ZT_ILV_PMD_CNTRS1_WMASK (0xFFFFFFFF)
+#define ZT_ILV_PMD_CNTRS1_MASK (0xFFFFFFFF)
+#define ZT_ILV_PMD_CNTRS1_DEFAULT (0x0000)
+#define ZT_ILV_PMD_CNTRS1_FMASK (0xFFFFFFFF)
+#define ZT_CHECKBYTE0          FCI_GLBTX_REG(0x00E4)
+#define ZT_CHECKBYTE0_WMASK    (0xFFFFFFFF)
+#define ZT_CHECKBYTE0_MASK     (0xFFFFFFFF)
+#define ZT_CHECKBYTE0_DEFAULT  (0x0000)
+#define ZT_CHECKBYTE0_FMASK    (0xFFFFFFFF)
+#define ZT_CHECKBYTE1          FCI_GLBTX_REG(0x00E8)
+#define ZT_CHECKBYTE1_WMASK    (0xFFFFFFFF)
+#define ZT_CHECKBYTE1_MASK     (0xFFFFFFFF)
+#define ZT_CHECKBYTE1_DEFAULT  (0x0000)
+#define ZT_CHECKBYTE1_FMASK    (0xFFFFFFFF)
+#define ZT_CHECKBYTE2          FCI_GLBTX_REG(0x00EC)
+#define ZT_CHECKBYTE2_WMASK    (0xFFFFFFFF)
+#define ZT_CHECKBYTE2_MASK     (0xFFFFFFFF)
+#define ZT_CHECKBYTE2_DEFAULT  (0x0000)
+#define ZT_CHECKBYTE2_FMASK    (0xFFFFFFFF)
+#define ZT_CHECKBYTE3          FCI_GLBTX_REG(0x00F0)
+#define ZT_CHECKBYTE3_WMASK    (0xFFFFFFFF)
+#define ZT_CHECKBYTE3_MASK     (0xFFFFFFFF)
+#define ZT_CHECKBYTE3_DEFAULT  (0x0000)
+#define ZT_CHECKBYTE3_FMASK    (0xFFFFFFFF)
+#define ZT_TCSRC_STATE         FCI_GLBTX_REG(0x00F4)
+#define ZT_TCSRC_STATE_WMASK   (0xFFFFFF)
+#define ZT_TCSRC_STATE_MASK    (0xFFFFFF)
+#define ZT_TCSRC_STATE_DEFAULT (0x0000)
+#define ZT_TCSRC_STATE_FMASK   (0xFFFFFF)
+#define ZT_UPROC_ENA           FCI_GLBTX_REG(0x00F8)
+#define ZT_UPROC_ENA_WMASK     (0x03FF)
+#define ZT_UPROC_ENA_MASK      (0x03FF)
+#define ZT_UPROC_ENA_DEFAULT   (0x0000)
+#define ZT_UPROC_ENA_FMASK     (0x03FF)
+#define ZT_UPROC01_BASE        FCI_GLBTX_REG(0x00FC)
+#define ZT_UPROC01_BASE_WMASK  (0xFFFFFFFF)
+#define ZT_UPROC01_BASE_MASK   (0xFFFFFFFF)
+#define ZT_UPROC01_BASE_DEFAULT (0x0000)
+#define ZT_UPROC01_BASE_FMASK  (0xFFFFFFFF)
+#define ZT_UPROC23_BASE        FCI_GLBTX_REG(0x0100)
+#define ZT_UPROC23_BASE_WMASK  (0xFFFFFFFF)
+#define ZT_UPROC23_BASE_MASK   (0xFFFFFFFF)
+#define ZT_UPROC23_BASE_DEFAULT (0x0000)
+#define ZT_UPROC23_BASE_FMASK  (0xFFFFFFFF)
+#define ZT_UPROC45_BASE        FCI_GLBTX_REG(0x0104)
+#define ZT_UPROC45_BASE_WMASK  (0xFFFFFFFF)
+#define ZT_UPROC45_BASE_MASK   (0xFFFFFFFF)
+#define ZT_UPROC45_BASE_DEFAULT (0x0000)
+#define ZT_UPROC45_BASE_FMASK  (0xFFFFFFFF)
+#define ZT_UPROC67_BASE        FCI_GLBTX_REG(0x0108)
+#define ZT_UPROC67_BASE_WMASK  (0xFFFFFFFF)
+#define ZT_UPROC67_BASE_MASK   (0xFFFFFFFF)
+#define ZT_UPROC67_BASE_DEFAULT (0x0000)
+#define ZT_UPROC67_BASE_FMASK  (0xFFFFFFFF)
+#define ZT_UPROC89_BASE        FCI_GLBTX_REG(0x010C)
+#define ZT_UPROC89_BASE_WMASK  (0xFFFFFFFF)
+#define ZT_UPROC89_BASE_MASK   (0xFFFFFFFF)
+#define ZT_UPROC89_BASE_DEFAULT (0x0000)
+#define ZT_UPROC89_BASE_FMASK  (0xFFFFFFFF)
+#define ZT_UPROC_INT           FCI_GLBTX_REG(0x0110)
+#define ZT_UPROC_INT_WMASK     (0x03FF)
+#define ZT_UPROC_INT_MASK      (0x03FF)
+#define ZT_UPROC_INT_DEFAULT   (0x0000)
+#define ZT_UPROC_INT_FMASK     (0x03FF)
+#define ZT_UPROC0_STATE0       FCI_GLBTX_REG(0x0114)
+#define ZT_UPROC0_STATE0_WMASK (0xFFFFFF00)
+#define ZT_UPROC0_STATE0_MASK  (0xFFFFFFFF)
+#define ZT_UPROC0_STATE0_DEFAULT (0x0000)
+#define ZT_UPROC0_STATE0_FMASK (0xFFFFFFFF)
+#define ZT_UPROC0_STATE1       FCI_GLBTX_REG(0x0118)
+#define ZT_UPROC0_STATE1_WMASK (0xFFFFFFFF)
+#define ZT_UPROC0_STATE1_MASK  (0xFFFFFFFF)
+#define ZT_UPROC0_STATE1_DEFAULT (0x0000)
+#define ZT_UPROC0_STATE1_FMASK (0xFFFFFFFF)
+#define ZT_UPROC0_STATE2       FCI_GLBTX_REG(0x011C)
+#define ZT_UPROC0_STATE2_WMASK (0xFFFFFFFF)
+#define ZT_UPROC0_STATE2_MASK  (0xFFFFFFFF)
+#define ZT_UPROC0_STATE2_DEFAULT (0x0000)
+#define ZT_UPROC0_STATE2_FMASK (0xFFFFFFFF)
+#define ZT_UPROC0_STATE3       FCI_GLBTX_REG(0x0120)
+#define ZT_UPROC0_STATE3_WMASK (0xFFFFFFFF)
+#define ZT_UPROC0_STATE3_MASK  (0xFFFFFFFF)
+#define ZT_UPROC0_STATE3_DEFAULT (0x0000)
+#define ZT_UPROC0_STATE3_FMASK (0xFFFFFFFF)
+#define ZT_UPROC0_STATE4       FCI_GLBTX_REG(0x0124)
+#define ZT_UPROC0_STATE4_WMASK (0xFFFFFFFF)
+#define ZT_UPROC0_STATE4_MASK  (0xFFFFFFFF)
+#define ZT_UPROC0_STATE4_DEFAULT (0x0000)
+#define ZT_UPROC0_STATE4_FMASK (0xFFFFFFFF)
+#define ZT_UPROC1_STATE0       FCI_GLBTX_REG(0x0128)
+#define ZT_UPROC1_STATE0_WMASK (0xFFFFFF00)
+#define ZT_UPROC1_STATE0_MASK  (0xFFFFFFFF)
+#define ZT_UPROC1_STATE0_DEFAULT (0x0000)
+#define ZT_UPROC1_STATE0_FMASK (0xFFFFFFFF)
+#define ZT_UPROC1_STATE1       FCI_GLBTX_REG(0x012C)
+#define ZT_UPROC1_STATE1_WMASK (0xFFFFFFFF)
+#define ZT_UPROC1_STATE1_MASK  (0xFFFFFFFF)
+#define ZT_UPROC1_STATE1_DEFAULT (0x0000)
+#define ZT_UPROC1_STATE1_FMASK (0xFFFFFFFF)
+#define ZT_UPROC1_STATE2       FCI_GLBTX_REG(0x0130)
+#define ZT_UPROC1_STATE2_WMASK (0xFFFFFFFF)
+#define ZT_UPROC1_STATE2_MASK  (0xFFFFFFFF)
+#define ZT_UPROC1_STATE2_DEFAULT (0x0000)
+#define ZT_UPROC1_STATE2_FMASK (0xFFFFFFFF)
+#define ZT_UPROC1_STATE3       FCI_GLBTX_REG(0x0134)
+#define ZT_UPROC1_STATE3_WMASK (0xFFFFFFFF)
+#define ZT_UPROC1_STATE3_MASK  (0xFFFFFFFF)
+#define ZT_UPROC1_STATE3_DEFAULT (0x0000)
+#define ZT_UPROC1_STATE3_FMASK (0xFFFFFFFF)
+#define ZT_UPROC1_STATE4       FCI_GLBTX_REG(0x0138)
+#define ZT_UPROC1_STATE4_WMASK (0xFFFFFFFF)
+#define ZT_UPROC1_STATE4_MASK  (0xFFFFFFFF)
+#define ZT_UPROC1_STATE4_DEFAULT (0x0000)
+#define ZT_UPROC1_STATE4_FMASK (0xFFFFFFFF)
+#define ZT_UPROC2_STATE0       FCI_GLBTX_REG(0x013C)
+#define ZT_UPROC2_STATE0_WMASK (0xFFFFFF00)
+#define ZT_UPROC2_STATE0_MASK  (0xFFFFFFFF)
+#define ZT_UPROC2_STATE0_DEFAULT (0x0000)
+#define ZT_UPROC2_STATE0_FMASK (0xFFFFFFFF)
+#define ZT_UPROC2_STATE1       FCI_GLBTX_REG(0x0140)
+#define ZT_UPROC2_STATE1_WMASK (0xFFFFFFFF)
+#define ZT_UPROC2_STATE1_MASK  (0xFFFFFFFF)
+#define ZT_UPROC2_STATE1_DEFAULT (0x0000)
+#define ZT_UPROC2_STATE1_FMASK (0xFFFFFFFF)
+#define ZT_UPROC2_STATE2       FCI_GLBTX_REG(0x0144)
+#define ZT_UPROC2_STATE2_WMASK (0xFFFFFFFF)
+#define ZT_UPROC2_STATE2_MASK  (0xFFFFFFFF)
+#define ZT_UPROC2_STATE2_DEFAULT (0x0000)
+#define ZT_UPROC2_STATE2_FMASK (0xFFFFFFFF)
+#define ZT_UPROC2_STATE3       FCI_GLBTX_REG(0x0148)
+#define ZT_UPROC2_STATE3_WMASK (0xFFFFFFFF)
+#define ZT_UPROC2_STATE3_MASK  (0xFFFFFFFF)
+#define ZT_UPROC2_STATE3_DEFAULT (0x0000)
+#define ZT_UPROC2_STATE3_FMASK (0xFFFFFFFF)
+#define ZT_UPROC2_STATE4       FCI_GLBTX_REG(0x014C)
+#define ZT_UPROC2_STATE4_WMASK (0xFFFFFFFF)
+#define ZT_UPROC2_STATE4_MASK  (0xFFFFFFFF)
+#define ZT_UPROC2_STATE4_DEFAULT (0x0000)
+#define ZT_UPROC2_STATE4_FMASK (0xFFFFFFFF)
+#define ZT_UPROC3_STATE0       FCI_GLBTX_REG(0x0150)
+#define ZT_UPROC3_STATE0_WMASK (0xFFFFFF00)
+#define ZT_UPROC3_STATE0_MASK  (0xFFFFFFFF)
+#define ZT_UPROC3_STATE0_DEFAULT (0x0000)
+#define ZT_UPROC3_STATE0_FMASK (0xFFFFFFFF)
+#define ZT_UPROC3_STATE1       FCI_GLBTX_REG(0x0154)
+#define ZT_UPROC3_STATE1_WMASK (0xFFFFFFFF)
+#define ZT_UPROC3_STATE1_MASK  (0xFFFFFFFF)
+#define ZT_UPROC3_STATE1_DEFAULT (0x0000)
+#define ZT_UPROC3_STATE1_FMASK (0xFFFFFFFF)
+#define ZT_UPROC3_STATE2       FCI_GLBTX_REG(0x0158)
+#define ZT_UPROC3_STATE2_WMASK (0xFFFFFFFF)
+#define ZT_UPROC3_STATE2_MASK  (0xFFFFFFFF)
+#define ZT_UPROC3_STATE2_DEFAULT (0x0000)
+#define ZT_UPROC3_STATE2_FMASK (0xFFFFFFFF)
+#define ZT_UPROC3_STATE3       FCI_GLBTX_REG(0x015C)
+#define ZT_UPROC3_STATE3_WMASK (0xFFFFFFFF)
+#define ZT_UPROC3_STATE3_MASK  (0xFFFFFFFF)
+#define ZT_UPROC3_STATE3_DEFAULT (0x0000)
+#define ZT_UPROC3_STATE3_FMASK (0xFFFFFFFF)
+#define ZT_UPROC3_STATE4       FCI_GLBTX_REG(0x0160)
+#define ZT_UPROC3_STATE4_WMASK (0xFFFFFFFF)
+#define ZT_UPROC3_STATE4_MASK  (0xFFFFFFFF)
+#define ZT_UPROC3_STATE4_DEFAULT (0x0000)
+#define ZT_UPROC3_STATE4_FMASK (0xFFFFFFFF)
+#define ZT_UPROC4_STATE0       FCI_GLBTX_REG(0x0164)
+#define ZT_UPROC4_STATE0_WMASK (0xFFFFFF00)
+#define ZT_UPROC4_STATE0_MASK  (0xFFFFFFFF)
+#define ZT_UPROC4_STATE0_DEFAULT (0x0000)
+#define ZT_UPROC4_STATE0_FMASK (0xFFFFFFFF)
+#define ZT_UPROC4_STATE1       FCI_GLBTX_REG(0x0168)
+#define ZT_UPROC4_STATE1_WMASK (0xFFFFFFFF)
+#define ZT_UPROC4_STATE1_MASK  (0xFFFFFFFF)
+#define ZT_UPROC4_STATE1_DEFAULT (0x0000)
+#define ZT_UPROC4_STATE1_FMASK (0xFFFFFFFF)
+#define ZT_UPROC4_STATE2       FCI_GLBTX_REG(0x016C)
+#define ZT_UPROC4_STATE2_WMASK (0xFFFFFFFF)
+#define ZT_UPROC4_STATE2_MASK  (0xFFFFFFFF)
+#define ZT_UPROC4_STATE2_DEFAULT (0x0000)
+#define ZT_UPROC4_STATE2_FMASK (0xFFFFFFFF)
+#define ZT_UPROC4_STATE3       FCI_GLBTX_REG(0x0170)
+#define ZT_UPROC4_STATE3_WMASK (0xFFFFFFFF)
+#define ZT_UPROC4_STATE3_MASK  (0xFFFFFFFF)
+#define ZT_UPROC4_STATE3_DEFAULT (0x0000)
+#define ZT_UPROC4_STATE3_FMASK (0xFFFFFFFF)
+#define ZT_UPROC4_STATE4       FCI_GLBTX_REG(0x0174)
+#define ZT_UPROC4_STATE4_WMASK (0xFFFFFFFF)
+#define ZT_UPROC4_STATE4_MASK  (0xFFFFFFFF)
+#define ZT_UPROC4_STATE4_DEFAULT (0x0000)
+#define ZT_UPROC4_STATE4_FMASK (0xFFFFFFFF)
+#define ZT_UPROC5_STATE0       FCI_GLBTX_REG(0x0178)
+#define ZT_UPROC5_STATE0_WMASK (0xFFFFFF00)
+#define ZT_UPROC5_STATE0_MASK  (0xFFFFFFFF)
+#define ZT_UPROC5_STATE0_DEFAULT (0x0000)
+#define ZT_UPROC5_STATE0_FMASK (0xFFFFFFFF)
+#define ZT_UPROC5_STATE1       FCI_GLBTX_REG(0x017C)
+#define ZT_UPROC5_STATE1_WMASK (0xFFFFFFFF)
+#define ZT_UPROC5_STATE1_MASK  (0xFFFFFFFF)
+#define ZT_UPROC5_STATE1_DEFAULT (0x0000)
+#define ZT_UPROC5_STATE1_FMASK (0xFFFFFFFF)
+#define ZT_UPROC5_STATE2       FCI_GLBTX_REG(0x0180)
+#define ZT_UPROC5_STATE2_WMASK (0xFFFFFFFF)
+#define ZT_UPROC5_STATE2_MASK  (0xFFFFFFFF)
+#define ZT_UPROC5_STATE2_DEFAULT (0x0000)
+#define ZT_UPROC5_STATE2_FMASK (0xFFFFFFFF)
+#define ZT_UPROC5_STATE3       FCI_GLBTX_REG(0x0184)
+#define ZT_UPROC5_STATE3_WMASK (0xFFFFFFFF)
+#define ZT_UPROC5_STATE3_MASK  (0xFFFFFFFF)
+#define ZT_UPROC5_STATE3_DEFAULT (0x0000)
+#define ZT_UPROC5_STATE3_FMASK (0xFFFFFFFF)
+#define ZT_UPROC5_STATE4       FCI_GLBTX_REG(0x0188)
+#define ZT_UPROC5_STATE4_WMASK (0xFFFFFFFF)
+#define ZT_UPROC5_STATE4_MASK  (0xFFFFFFFF)
+#define ZT_UPROC5_STATE4_DEFAULT (0x0000)
+#define ZT_UPROC5_STATE4_FMASK (0xFFFFFFFF)
+#define ZT_UPROC6_STATE0       FCI_GLBTX_REG(0x018C)
+#define ZT_UPROC6_STATE0_WMASK (0xFFFFFF00)
+#define ZT_UPROC6_STATE0_MASK  (0xFFFFFFFF)
+#define ZT_UPROC6_STATE0_DEFAULT (0x0000)
+#define ZT_UPROC6_STATE0_FMASK (0xFFFFFFFF)
+#define ZT_UPROC6_STATE1       FCI_GLBTX_REG(0x0190)
+#define ZT_UPROC6_STATE1_WMASK (0xFFFFFFFF)
+#define ZT_UPROC6_STATE1_MASK  (0xFFFFFFFF)
+#define ZT_UPROC6_STATE1_DEFAULT (0x0000)
+#define ZT_UPROC6_STATE1_FMASK (0xFFFFFFFF)
+#define ZT_UPROC6_STATE2       FCI_GLBTX_REG(0x0194)
+#define ZT_UPROC6_STATE2_WMASK (0xFFFFFFFF)
+#define ZT_UPROC6_STATE2_MASK  (0xFFFFFFFF)
+#define ZT_UPROC6_STATE2_DEFAULT (0x0000)
+#define ZT_UPROC6_STATE2_FMASK (0xFFFFFFFF)
+#define ZT_UPROC6_STATE3       FCI_GLBTX_REG(0x0198)
+#define ZT_UPROC6_STATE3_WMASK (0xFFFFFFFF)
+#define ZT_UPROC6_STATE3_MASK  (0xFFFFFFFF)
+#define ZT_UPROC6_STATE3_DEFAULT (0x0000)
+#define ZT_UPROC6_STATE3_FMASK (0xFFFFFFFF)
+#define ZT_UPROC6_STATE4       FCI_GLBTX_REG(0x019C)
+#define ZT_UPROC6_STATE4_WMASK (0xFFFFFFFF)
+#define ZT_UPROC6_STATE4_MASK  (0xFFFFFFFF)
+#define ZT_UPROC6_STATE4_DEFAULT (0x0000)
+#define ZT_UPROC6_STATE4_FMASK (0xFFFFFFFF)
+#define ZT_UPROC7_STATE0       FCI_GLBTX_REG(0x01A0)
+#define ZT_UPROC7_STATE0_WMASK (0xFFFFFF00)
+#define ZT_UPROC7_STATE0_MASK  (0xFFFFFFFF)
+#define ZT_UPROC7_STATE0_DEFAULT (0x0000)
+#define ZT_UPROC7_STATE0_FMASK (0xFFFFFFFF)
+#define ZT_UPROC7_STATE1       FCI_GLBTX_REG(0x01A4)
+#define ZT_UPROC7_STATE1_WMASK (0xFFFFFFFF)
+#define ZT_UPROC7_STATE1_MASK  (0xFFFFFFFF)
+#define ZT_UPROC7_STATE1_DEFAULT (0x0000)
+#define ZT_UPROC7_STATE1_FMASK (0xFFFFFFFF)
+#define ZT_UPROC7_STATE2       FCI_GLBTX_REG(0x01A8)
+#define ZT_UPROC7_STATE2_WMASK (0xFFFFFFFF)
+#define ZT_UPROC7_STATE2_MASK  (0xFFFFFFFF)
+#define ZT_UPROC7_STATE2_DEFAULT (0x0000)
+#define ZT_UPROC7_STATE2_FMASK (0xFFFFFFFF)
+#define ZT_UPROC7_STATE3       FCI_GLBTX_REG(0x01AC)
+#define ZT_UPROC7_STATE3_WMASK (0xFFFFFFFF)
+#define ZT_UPROC7_STATE3_MASK  (0xFFFFFFFF)
+#define ZT_UPROC7_STATE3_DEFAULT (0x0000)
+#define ZT_UPROC7_STATE3_FMASK (0xFFFFFFFF)
+#define ZT_UPROC7_STATE4       FCI_GLBTX_REG(0x01B0)
+#define ZT_UPROC7_STATE4_WMASK (0xFFFFFFFF)
+#define ZT_UPROC7_STATE4_MASK  (0xFFFFFFFF)
+#define ZT_UPROC7_STATE4_DEFAULT (0x0000)
+#define ZT_UPROC7_STATE4_FMASK (0xFFFFFFFF)
+#define ZT_UPROC8_STATE0       FCI_GLBTX_REG(0x01B4)
+#define ZT_UPROC8_STATE0_WMASK (0xFFFFFF00)
+#define ZT_UPROC8_STATE0_MASK  (0xFFFFFFFF)
+#define ZT_UPROC8_STATE0_DEFAULT (0x0000)
+#define ZT_UPROC8_STATE0_FMASK (0xFFFFFFFF)
+#define ZT_UPROC8_STATE1       FCI_GLBTX_REG(0x01B8)
+#define ZT_UPROC8_STATE1_WMASK (0xFFFFFFFF)
+#define ZT_UPROC8_STATE1_MASK  (0xFFFFFFFF)
+#define ZT_UPROC8_STATE1_DEFAULT (0x0000)
+#define ZT_UPROC8_STATE1_FMASK (0xFFFFFFFF)
+#define ZT_UPROC8_STATE2       FCI_GLBTX_REG(0x01BC)
+#define ZT_UPROC8_STATE2_WMASK (0xFFFFFFFF)
+#define ZT_UPROC8_STATE2_MASK  (0xFFFFFFFF)
+#define ZT_UPROC8_STATE2_DEFAULT (0x0000)
+#define ZT_UPROC8_STATE2_FMASK (0xFFFFFFFF)
+#define ZT_UPROC8_STATE3       FCI_GLBTX_REG(0x01C0)
+#define ZT_UPROC8_STATE3_WMASK (0xFFFFFFFF)
+#define ZT_UPROC8_STATE3_MASK  (0xFFFFFFFF)
+#define ZT_UPROC8_STATE3_DEFAULT (0x0000)
+#define ZT_UPROC8_STATE3_FMASK (0xFFFFFFFF)
+#define ZT_UPROC8_STATE4       FCI_GLBTX_REG(0x01C4)
+#define ZT_UPROC8_STATE4_WMASK (0xFFFFFFFF)
+#define ZT_UPROC8_STATE4_MASK  (0xFFFFFFFF)
+#define ZT_UPROC8_STATE4_DEFAULT (0x0000)
+#define ZT_UPROC8_STATE4_FMASK (0xFFFFFFFF)
+#define ZT_UPROC9_STATE0       FCI_GLBTX_REG(0x01C8)
+#define ZT_UPROC9_STATE0_WMASK (0xFFFFFF00)
+#define ZT_UPROC9_STATE0_MASK  (0xFFFFFFFF)
+#define ZT_UPROC9_STATE0_DEFAULT (0x0000)
+#define ZT_UPROC9_STATE0_FMASK (0xFFFFFFFF)
+#define ZT_UPROC9_STATE1       FCI_GLBTX_REG(0x01CC)
+#define ZT_UPROC9_STATE1_WMASK (0xFFFFFFFF)
+#define ZT_UPROC9_STATE1_MASK  (0xFFFFFFFF)
+#define ZT_UPROC9_STATE1_DEFAULT (0x0000)
+#define ZT_UPROC9_STATE1_FMASK (0xFFFFFFFF)
+#define ZT_UPROC9_STATE2       FCI_GLBTX_REG(0x01D0)
+#define ZT_UPROC9_STATE2_WMASK (0xFFFFFFFF)
+#define ZT_UPROC9_STATE2_MASK  (0xFFFFFFFF)
+#define ZT_UPROC9_STATE2_DEFAULT (0x0000)
+#define ZT_UPROC9_STATE2_FMASK (0xFFFFFFFF)
+#define ZT_UPROC9_STATE3       FCI_GLBTX_REG(0x01D4)
+#define ZT_UPROC9_STATE3_WMASK (0xFFFFFFFF)
+#define ZT_UPROC9_STATE3_MASK  (0xFFFFFFFF)
+#define ZT_UPROC9_STATE3_DEFAULT (0x0000)
+#define ZT_UPROC9_STATE3_FMASK (0xFFFFFFFF)
+#define ZT_UPROC9_STATE4       FCI_GLBTX_REG(0x01D8)
+#define ZT_UPROC9_STATE4_WMASK (0xFFFFFFFF)
+#define ZT_UPROC9_STATE4_MASK  (0xFFFFFFFF)
+#define ZT_UPROC9_STATE4_DEFAULT (0x0000)
+#define ZT_UPROC9_STATE4_FMASK (0xFFFFFFFF)
+#define ZT_UPROC_STATE5        FCI_GLBTX_REG(0x01DC)
+#define ZT_UPROC_STATE5_WMASK  (0xFFFFF)
+#define ZT_UPROC_STATE5_MASK   (0xFFFFF)
+#define ZT_UPROC_STATE5_DEFAULT (0x0000)
+#define ZT_UPROC_STATE5_FMASK  (0xFFFFF)
+#define ZT_ALU_STATE           FCI_GLBTX_REG(0x01E0)
+#define ZT_ALU_STATE_WMASK     (0x3FFFFFFF)
+#define ZT_ALU_STATE_MASK      (0x3FFFFFFF)
+#define ZT_ALU_STATE_DEFAULT   (0x0000)
+#define ZT_ALU_STATE_FMASK     (0x3FFFFFFF)
+#define ZT_ALU_CLI_REQ         FCI_GLBTX_REG(0x01E4)
+#define ZT_ALU_CLI_REQ_WMASK   (0x03FF)
+#define ZT_ALU_CLI_REQ_MASK    (0x03FF)
+#define ZT_ALU_CLI_REQ_DEFAULT (0x0000)
+#define ZT_ALU_CLI_REQ_FMASK   (0x03FF)
+#define Z_VERSION              FCI_GLBTX_REG(0x01E8)
+#define Z_VERSION_WMASK        (0x0000)
+#define Z_VERSION_MASK         (0x00FF)
+#define Z_VERSION_DEFAULT      (0x0050)
+#define Z_VERSION_FMASK        (0x00FF)
+#define Z_MBOX_ACCESS          FCI_GLBTX_REG(0x01EC)
+#define Z_MBOX_ACCESS_WMASK    (0x0001)
+#define Z_MBOX_ACCESS_MASK     (0x0001)
+#define Z_MBOX_ACCESS_DEFAULT  (0x0000)
+#define Z_MBOX_ACCESS_FMASK    (0x0001)
+#define ZT_FIFO_ACCESS         FCI_GLBTX_REG(0x01F0)
+#define ZT_FIFO_ACCESS_WMASK   (0xBFFFF7FF)
+#define ZT_FIFO_ACCESS_MASK    (0xBFFFFFFF)
+#define ZT_FIFO_ACCESS_DEFAULT (0x0800)
+#define ZT_FIFO_ACCESS_FMASK   (0xBFFFFFFF)
+#define ZT_CONFIG              FCI_GLBTX_REG(0x01F4)
+#define ZT_CONFIG_WMASK        (0xFFFF)
+#define ZT_CONFIG_MASK         (0xFFFF)
+#define ZT_CONFIG_DEFAULT      (0x0000)
+#define ZT_CONFIG_FMASK        (0xFFFF)
+#define ZT_PMS_SIZE            FCI_GLBTX_REG(0x01F8)
+#define ZT_PMS_SIZE_WMASK      (0xFFFFFFFF)
+#define ZT_PMS_SIZE_MASK       (0xFFFFFFFF)
+#define ZT_PMS_SIZE_DEFAULT    (0x0000)
+#define ZT_PMS_SIZE_FMASK      (0xFFFFFFFF)
+#define ZT_DT_SIZE             FCI_GLBTX_REG(0x01FC)
+#define ZT_DT_SIZE_WMASK       (0xFFFFFFFF)
+#define ZT_DT_SIZE_MASK        (0xFFFFFFFF)
+#define ZT_DT_SIZE_DEFAULT     (0x0000)
+#define ZT_DT_SIZE_FMASK       (0xFFFFFFFF)
+#define ZT_QTDTB_CONFIG_LP0    FCI_GLBTX_REG(0x0200)
+#define ZT_QTDTB_CONFIG_LP0_WMASK (0xCFFF0FFF)
+#define ZT_QTDTB_CONFIG_LP0_MASK (0xCFFF0FFF)
+#define ZT_QTDTB_CONFIG_LP0_DEFAULT (0x0000)
+#define ZT_QTDTB_CONFIG_LP0_FMASK (0xCFFF0FFF)
+#define ZT_QTDTB_CONFIG_LP1    FCI_GLBTX_REG(0x0204)
+#define ZT_QTDTB_CONFIG_LP1_WMASK (0xCFFF0FFF)
+#define ZT_QTDTB_CONFIG_LP1_MASK (0xCFFF0FFF)
+#define ZT_QTDTB_CONFIG_LP1_DEFAULT (0x0000)
+#define ZT_QTDTB_CONFIG_LP1_FMASK (0xCFFF0FFF)
+#define ZT_QTDTB_CONFIG_LP2    FCI_GLBTX_REG(0x0208)
+#define ZT_QTDTB_CONFIG_LP2_WMASK (0xFFF0FFF)
+#define ZT_QTDTB_CONFIG_LP2_MASK (0xFFF0FFF)
+#define ZT_QTDTB_CONFIG_LP2_DEFAULT (0x0000)
+#define ZT_QTDTB_CONFIG_LP2_FMASK (0xFFF0FFF)
+#define ZT_QTDTB_ADDR_LP01     FCI_GLBTX_REG(0x020C)
+#define ZT_QTDTB_ADDR_LP01_WMASK (0xFFF0FFF)
+#define ZT_QTDTB_ADDR_LP01_MASK (0xFFF0FFF)
+#define ZT_QTDTB_ADDR_LP01_DEFAULT (0x0000)
+#define ZT_QTDTB_ADDR_LP01_FMASK (0xFFF0FFF)
+#define ZT_QTDTB_ADDR_LP2      FCI_GLBTX_REG(0x0210)
+#define ZT_QTDTB_ADDR_LP2_WMASK (0x0FFF)
+#define ZT_QTDTB_ADDR_LP2_MASK (0x0FFF)
+#define ZT_QTDTB_ADDR_LP2_DEFAULT (0x0000)
+#define ZT_QTDTB_ADDR_LP2_FMASK (0x0FFF)
+#define ZT_DTB_OFFSET          FCI_GLBTX_REG(0x0214)
+#define ZT_DTB_OFFSET_WMASK    (0x0FFF)
+#define ZT_DTB_OFFSET_MASK     (0x0FFF)
+#define ZT_DTB_OFFSET_DEFAULT  (0x0000)
+#define ZT_DTB_OFFSET_FMASK    (0x0FFF)
+#define ZT_STAT_CTRL           FCI_GLBTX_REG(0x0218)
+#define ZT_STAT_CTRL_WMASK     (0x0101)
+#define ZT_STAT_CTRL_MASK      (0x0101)
+#define ZT_STAT_CTRL_DEFAULT   (0x0000)
+#define ZT_STAT_CTRL_FMASK     (0x0100)
+#define ZT_ALU_CLI_REQ_ALIAS0  FCI_GLBTX_REG(0x021C)
+#define ZT_ALU_CLI_REQ_ALIAS0_WMASK (0x0000)
+#define ZT_ALU_CLI_REQ_ALIAS0_MASK (0x1010101)
+#define ZT_ALU_CLI_REQ_ALIAS0_DEFAULT (0x0000)
+#define ZT_ALU_CLI_REQ_ALIAS0_FMASK (0x0000)
+#define ZT_ALU_CLI_REQ_ALIAS1  FCI_GLBTX_REG(0x0220)
+#define ZT_ALU_CLI_REQ_ALIAS1_WMASK (0x0000)
+#define ZT_ALU_CLI_REQ_ALIAS1_MASK (0x1010101)
+#define ZT_ALU_CLI_REQ_ALIAS1_DEFAULT (0x0000)
+#define ZT_ALU_CLI_REQ_ALIAS1_FMASK (0x0000)
+#define ZT_ALU_CLI_REQ_ALIAS2  FCI_GLBTX_REG(0x0224)
+#define ZT_ALU_CLI_REQ_ALIAS2_WMASK (0x0000)
+#define ZT_ALU_CLI_REQ_ALIAS2_MASK (0x0101)
+#define ZT_ALU_CLI_REQ_ALIAS2_DEFAULT (0x0000)
+#define ZT_ALU_CLI_REQ_ALIAS2_FMASK (0x0000)
+#define Z_PRAM_STATUS          FCI_GLBTX_REG(0x0228)
+#define Z_PRAM_STATUS_WMASK    (0x0000)
+#define Z_PRAM_STATUS_MASK     (0x0003)
+#define Z_PRAM_STATUS_DEFAULT  (0x0000)
+#define Z_PRAM_STATUS_FMASK    (0x0003)
+
+/* Fci Glbrx Address Constants */ 
+#define fci_glbrx_reg_base     (0x20DC00)
+#define FCI_GLBRX_REG(r)       (int)(fci_glbrx_reg_base + (r))
+#define fci_glbrx_reg_size     (0x0001)
+
+#define ZR_R0                  FCI_GLBRX_REG(0x0000)
+#define ZR_R0_WMASK            (0xFFFFFFFF)
+#define ZR_R0_MASK             (0xFFFFFFFF)
+#define ZR_R0_DEFAULT          (0x0000)
+#define ZR_R0_FMASK            (0xFFFFFFFF)
+#define ZR_R4                  FCI_GLBRX_REG(0x0004)
+#define ZR_R4_WMASK            (0xFFFFFFFF)
+#define ZR_R4_MASK             (0xFFFFFFFF)
+#define ZR_R4_DEFAULT          (0x0000)
+#define ZR_R4_FMASK            (0xFFFFFFFF)
+#define ZR_R8                  FCI_GLBRX_REG(0x0008)
+#define ZR_R8_WMASK            (0xFFFFFFFF)
+#define ZR_R8_MASK             (0xFFFFFFFF)
+#define ZR_R8_DEFAULT          (0x0000)
+#define ZR_R8_FMASK            (0xFFFFFFFF)
+#define ZR_R12                 FCI_GLBRX_REG(0x000C)
+#define ZR_R12_WMASK           (0xFFFFFFFF)
+#define ZR_R12_MASK            (0xFFFFFFFF)
+#define ZR_R12_DEFAULT         (0x0000)
+#define ZR_R12_FMASK           (0xFFFFFFFF)
+#define ZR_CODEWORD            FCI_GLBRX_REG(0x0010)
+#define ZR_CODEWORD_WMASK      (0xFFFFFFFF)
+#define ZR_CODEWORD_MASK       (0xFFFFFFFF)
+#define ZR_CODEWORD_DEFAULT    (0x0000)
+#define ZR_CODEWORD_FMASK      (0xFFFFFFFF)
+#define ZR_VBC_SIZE            FCI_GLBRX_REG(0x0014)
+#define ZR_VBC_SIZE_WMASK      (0xFFFFFFFF)
+#define ZR_VBC_SIZE_MASK       (0xFFFFFFFF)
+#define ZR_VBC_SIZE_DEFAULT    (0x0000)
+#define ZR_VBC_SIZE_FMASK      (0xFFFFFFFF)
+#define ZR_FRAMING             FCI_GLBRX_REG(0x0018)
+#define ZR_FRAMING_WMASK       (0xFFFFFFFF)
+#define ZR_FRAMING_MASK        (0xFFFFFFFF)
+#define ZR_FRAMING_DEFAULT     (0x0000)
+#define ZR_FRAMING_FMASK       (0xFFFFFFFF)
+#define ZR_OHRATE              FCI_GLBRX_REG(0x001C)
+#define ZR_OHRATE_WMASK        (0xFFFFFFFF)
+#define ZR_OHRATE_MASK         (0xFFFFFFFF)
+#define ZR_OHRATE_DEFAULT      (0x0000)
+#define ZR_OHRATE_FMASK        (0xFFFFFFFF)
+#define ZR_FLAG_CTRL0          FCI_GLBRX_REG(0x0020)
+#define ZR_FLAG_CTRL0_WMASK    (0x77777777)
+#define ZR_FLAG_CTRL0_MASK     (0x77777777)
+#define ZR_FLAG_CTRL0_DEFAULT  (0x0000)
+#define ZR_FLAG_CTRL0_FMASK    (0x77777777)
+#define ZR_FLAG_CTRL1          FCI_GLBRX_REG(0x0024)
+#define ZR_FLAG_CTRL1_WMASK    (0x7777777)
+#define ZR_FLAG_CTRL1_MASK     (0x7777777)
+#define ZR_FLAG_CTRL1_DEFAULT  (0x0000)
+#define ZR_FLAG_CTRL1_FMASK    (0x7777777)
+#define ZR_CRC0                FCI_GLBRX_REG(0x0028)
+#define ZR_CRC0_WMASK          (0xFFFFFFFF)
+#define ZR_CRC0_MASK           (0xFFFFFFFF)
+#define ZR_CRC0_DEFAULT        (0x0000)
+#define ZR_CRC0_FMASK          (0xFFFFFFFF)
+#define ZR_CRC_POLY0           FCI_GLBRX_REG(0x002C)
+#define ZR_CRC_POLY0_WMASK     (0xFFFFFFFF)
+#define ZR_CRC_POLY0_MASK      (0xFFFFFFFF)
+#define ZR_CRC_POLY0_DEFAULT   (0x0000)
+#define ZR_CRC_POLY0_FMASK     (0xFFFFFFFF)
+#define ZR_CRC_CTRL0           FCI_GLBRX_REG(0x0030)
+#define ZR_CRC_CTRL0_WMASK     (0xFFFF0103)
+#define ZR_CRC_CTRL0_MASK      (0xFFFF0103)
+#define ZR_CRC_CTRL0_DEFAULT   (0x0000)
+#define ZR_CRC_CTRL0_FMASK     (0xFFFF0103)
+#define ZR_CRC1                FCI_GLBRX_REG(0x0034)
+#define ZR_CRC1_WMASK          (0xFFFFFFFF)
+#define ZR_CRC1_MASK           (0xFFFFFFFF)
+#define ZR_CRC1_DEFAULT        (0x0000)
+#define ZR_CRC1_FMASK          (0xFFFFFFFF)
+#define ZR_CRC_POLY1           FCI_GLBRX_REG(0x0038)
+#define ZR_CRC_POLY1_WMASK     (0xFFFFFFFF)
+#define ZR_CRC_POLY1_MASK      (0xFFFFFFFF)
+#define ZR_CRC_POLY1_DEFAULT   (0x0000)
+#define ZR_CRC_POLY1_FMASK     (0xFFFFFFFF)
+#define ZR_CRC_CTRL1           FCI_GLBRX_REG(0x003C)
+#define ZR_CRC_CTRL1_WMASK     (0xFFFF0103)
+#define ZR_CRC_CTRL1_MASK      (0xFFFF0103)
+#define ZR_CRC_CTRL1_DEFAULT   (0x0000)
+#define ZR_CRC_CTRL1_FMASK     (0xFFFF0103)
+#define ZR_SCR                 FCI_GLBRX_REG(0x0040)
+#define ZR_SCR_WMASK           (0xFFFFFFFF)
+#define ZR_SCR_MASK            (0xFFFFFFFF)
+#define ZR_SCR_DEFAULT         (0x0000)
+#define ZR_SCR_FMASK           (0xFFFFFFFF)
+#define ZR_SCR_POLY            FCI_GLBRX_REG(0x0044)
+#define ZR_SCR_POLY_WMASK      (0xFFFFFFFF)
+#define ZR_SCR_POLY_MASK       (0xFFFFFFFF)
+#define ZR_SCR_POLY_DEFAULT    (0x0000)
+#define ZR_SCR_POLY_FMASK      (0xFFFFFFFF)
+#define ZR_SCR_CTRL            FCI_GLBRX_REG(0x0048)
+#define ZR_SCR_CTRL_WMASK      (0x001F)
+#define ZR_SCR_CTRL_MASK       (0x001F)
+#define ZR_SCR_CTRL_DEFAULT    (0x0000)
+#define ZR_SCR_CTRL_FMASK      (0x001F)
+#define ZR_SCR_STATE           FCI_GLBRX_REG(0x004C)
+#define ZR_SCR_STATE_WMASK     (0x3FFFFFF)
+#define ZR_SCR_STATE_MASK      (0x3FFFFFF)
+#define ZR_SCR_STATE_DEFAULT   (0x0000)
+#define ZR_SCR_STATE_FMASK     (0x3FFFFFF)
+#define ZR_DTB_CTRL            FCI_GLBRX_REG(0x0050)
+#define ZR_DTB_CTRL_WMASK      (0x1FFF0FFF)
+#define ZR_DTB_CTRL_MASK       (0x1FFF0FFF)
+#define ZR_DTB_CTRL_DEFAULT    (0x0000)
+#define ZR_DTB_CTRL_FMASK      (0x1FFF0FFF)
+#define ZR_DTB_PTRS            FCI_GLBRX_REG(0x0054)
+#define ZR_DTB_PTRS_WMASK      (0xFFFFFFFF)
+#define ZR_DTB_PTRS_MASK       (0xFFFFFFFF)
+#define ZR_DTB_PTRS_DEFAULT    (0x0000)
+#define ZR_DTB_PTRS_FMASK      (0xFFFFFFFF)
+#define ZR_ILVB_WRAD           FCI_GLBRX_REG(0x0058)
+#define ZR_ILVB_WRAD_WMASK     (0xFFFFFFFF)
+#define ZR_ILVB_WRAD_MASK      (0xFFFFFFFF)
+#define ZR_ILVB_WRAD_DEFAULT   (0x0000)
+#define ZR_ILVB_WRAD_FMASK     (0xFFFFFFFF)
+#define ZR_ILVB_RDAD           FCI_GLBRX_REG(0x005C)
+#define ZR_ILVB_RDAD_WMASK     (0xFFFFFFFF)
+#define ZR_ILVB_RDAD_MASK      (0xFFFFFFFF)
+#define ZR_ILVB_RDAD_DEFAULT   (0x0000)
+#define ZR_ILVB_RDAD_FMASK     (0xFFFFFFFF)
+#define ZR_ILVB_WRPTR          FCI_GLBRX_REG(0x0060)
+#define ZR_ILVB_WRPTR_WMASK    (0xFFFFFFFF)
+#define ZR_ILVB_WRPTR_MASK     (0xFFFFFFFF)
+#define ZR_ILVB_WRPTR_DEFAULT  (0x0000)
+#define ZR_ILVB_WRPTR_FMASK    (0xFFFFFFFF)
+#define ZR_ILVB_RDPTR          FCI_GLBRX_REG(0x0064)
+#define ZR_ILVB_RDPTR_WMASK    (0xFFFFFFFF)
+#define ZR_ILVB_RDPTR_MASK     (0xFFFFFFFF)
+#define ZR_ILVB_RDPTR_DEFAULT  (0x0000)
+#define ZR_ILVB_RDPTR_FMASK    (0xFFFFFFFF)
+#define ZR_FIFO_BASE0          FCI_GLBRX_REG(0x0068)
+#define ZR_FIFO_BASE0_WMASK    (0x3FFFFFF)
+#define ZR_FIFO_BASE0_MASK     (0x3FFFFFF)
+#define ZR_FIFO_BASE0_DEFAULT  (0x0000)
+#define ZR_FIFO_BASE0_FMASK    (0x3FFFFFF)
+#define ZR_FIFO_PTRS0          FCI_GLBRX_REG(0x006C)
+#define ZR_FIFO_PTRS0_WMASK    (0xC0FF00FF)
+#define ZR_FIFO_PTRS0_MASK     (0xC0FF00FF)
+#define ZR_FIFO_PTRS0_DEFAULT  (0x0000)
+#define ZR_FIFO_PTRS0_FMASK    (0xC0FF00FF)
+#define ZR_FIFO_CNST0          FCI_GLBRX_REG(0x0070)
+#define ZR_FIFO_CNST0_WMASK    (0xFFFFFF)
+#define ZR_FIFO_CNST0_MASK     (0xFFFFFF)
+#define ZR_FIFO_CNST0_DEFAULT  (0x0000)
+#define ZR_FIFO_CNST0_FMASK    (0xFFFFFF)
+#define ZR_FIFO_BASE1          FCI_GLBRX_REG(0x0074)
+#define ZR_FIFO_BASE1_WMASK    (0x3FFFFFF)
+#define ZR_FIFO_BASE1_MASK     (0x3FFFFFF)
+#define ZR_FIFO_BASE1_DEFAULT  (0x0000)
+#define ZR_FIFO_BASE1_FMASK    (0x3FFFFFF)
+#define ZR_FIFO_PTRS1          FCI_GLBRX_REG(0x0078)
+#define ZR_FIFO_PTRS1_WMASK    (0xC0FF00FF)
+#define ZR_FIFO_PTRS1_MASK     (0xC0FF00FF)
+#define ZR_FIFO_PTRS1_DEFAULT  (0x0000)
+#define ZR_FIFO_PTRS1_FMASK    (0xC0FF00FF)
+#define ZR_FIFO_CNST1          FCI_GLBRX_REG(0x007C)
+#define ZR_FIFO_CNST1_WMASK    (0xFFFFFF)
+#define ZR_FIFO_CNST1_MASK     (0xFFFFFF)
+#define ZR_FIFO_CNST1_DEFAULT  (0x0000)
+#define ZR_FIFO_CNST1_FMASK    (0xFFFFFF)
+#define ZR_FIFO_BASE2          FCI_GLBRX_REG(0x0080)
+#define ZR_FIFO_BASE2_WMASK    (0x3FFFFFF)
+#define ZR_FIFO_BASE2_MASK     (0x3FFFFFF)
+#define ZR_FIFO_BASE2_DEFAULT  (0x0000)
+#define ZR_FIFO_BASE2_FMASK    (0x3FFFFFF)
+#define ZR_FIFO_PTRS2          FCI_GLBRX_REG(0x0084)
+#define ZR_FIFO_PTRS2_WMASK    (0xC0FF00FF)
+#define ZR_FIFO_PTRS2_MASK     (0xC0FF00FF)
+#define ZR_FIFO_PTRS2_DEFAULT  (0x0000)
+#define ZR_FIFO_PTRS2_FMASK    (0xC0FF00FF)
+#define ZR_FIFO_CNST2          FCI_GLBRX_REG(0x0088)
+#define ZR_FIFO_CNST2_WMASK    (0xFFFFFF)
+#define ZR_FIFO_CNST2_MASK     (0xFFFFFF)
+#define ZR_FIFO_CNST2_DEFAULT  (0x0000)
+#define ZR_FIFO_CNST2_FMASK    (0xFFFFFF)
+#define ZR_FIFO_BASE3          FCI_GLBRX_REG(0x008C)
+#define ZR_FIFO_BASE3_WMASK    (0x3FFFFFFF)
+#define ZR_FIFO_BASE3_MASK     (0x3FFFFFFF)
+#define ZR_FIFO_BASE3_DEFAULT  (0x0000)
+#define ZR_FIFO_BASE3_FMASK    (0x3FFFFFFF)
+#define ZR_FIFO_PTRS3          FCI_GLBRX_REG(0x0090)
+#define ZR_FIFO_PTRS3_WMASK    (0xCFFF0FFF)
+#define ZR_FIFO_PTRS3_MASK     (0xCFFF0FFF)
+#define ZR_FIFO_PTRS3_DEFAULT  (0x0000)
+#define ZR_FIFO_PTRS3_FMASK    (0xCFFF0FFF)
+#define ZR_FIFO_CNST3          FCI_GLBRX_REG(0x0094)
+#define ZR_FIFO_CNST3_WMASK    (0x1FFFFFF)
+#define ZR_FIFO_CNST3_MASK     (0x1FFFFFF)
+#define ZR_FIFO_CNST3_DEFAULT  (0x0000)
+#define ZR_FIFO_CNST3_FMASK    (0x1FFFFFF)
+#define ZR_DEPTH               FCI_GLBRX_REG(0x0098)
+#define ZR_DEPTH_WMASK         (0xFFFFFFFF)
+#define ZR_DEPTH_MASK          (0xFFFFFFFF)
+#define ZR_DEPTH_DEFAULT       (0x0000)
+#define ZR_DEPTH_FMASK         (0xFFFFFFFF)
+#define ZR_ILV_PARAMS0         FCI_GLBRX_REG(0x009C)
+#define ZR_ILV_PARAMS0_WMASK   (0xFFFFFF07)
+#define ZR_ILV_PARAMS0_MASK    (0xFFFFFF17)
+#define ZR_ILV_PARAMS0_DEFAULT (0x0000)
+#define ZR_ILV_PARAMS0_FMASK   (0xFFFFFF07)
+#define ZR_ILV_BASE0           FCI_GLBRX_REG(0x00A0)
+#define ZR_ILV_BASE0_WMASK     (0x3FFFF)
+#define ZR_ILV_BASE0_MASK      (0x3FFFF)
+#define ZR_ILV_BASE0_DEFAULT   (0x0000)
+#define ZR_ILV_BASE0_FMASK     (0x3FFFF)
+#define ZR_ILV_SIZE0           FCI_GLBRX_REG(0x00A4)
+#define ZR_ILV_SIZE0_WMASK     (0xFFFFFF)
+#define ZR_ILV_SIZE0_MASK      (0xFFFFFF)
+#define ZR_ILV_SIZE0_DEFAULT   (0x0000)
+#define ZR_ILV_SIZE0_FMASK     (0xFFFFFF)
+#define ZR_ILV_MAX_FULLNESS0   FCI_GLBRX_REG(0x00A8)
+#define ZR_ILV_MAX_FULLNESS0_WMASK (0x3FFFF)
+#define ZR_ILV_MAX_FULLNESS0_MASK (0x3FFFF)
+#define ZR_ILV_MAX_FULLNESS0_DEFAULT (0x0000)
+#define ZR_ILV_MAX_FULLNESS0_FMASK (0x3FFFF)
+#define ZR_ILV_MIN_FULLNESS0   FCI_GLBRX_REG(0x00AC)
+#define ZR_ILV_MIN_FULLNESS0_WMASK (0x3FFFF)
+#define ZR_ILV_MIN_FULLNESS0_MASK (0x3FFFF)
+#define ZR_ILV_MIN_FULLNESS0_DEFAULT (0x0000)
+#define ZR_ILV_MIN_FULLNESS0_FMASK (0x3FFFF)
+#define ZR_ILV_FULLNESS0       FCI_GLBRX_REG(0x00B0)
+#define ZR_ILV_FULLNESS0_WMASK (0x3FFFF)
+#define ZR_ILV_FULLNESS0_MASK  (0x3FFFF)
+#define ZR_ILV_FULLNESS0_DEFAULT (0x0000)
+#define ZR_ILV_FULLNESS0_FMASK (0x3FFFF)
+#define ZR_ILV_CNTRS0          FCI_GLBRX_REG(0x00B4)
+#define ZR_ILV_CNTRS0_WMASK    (0xFFFF0000)
+#define ZR_ILV_CNTRS0_MASK     (0xFFFF0000)
+#define ZR_ILV_CNTRS0_DEFAULT  (0x0000)
+#define ZR_ILV_CNTRS0_FMASK    (0xFFFF0000)
+#define ZR_ILV_PMS_CNTRS0      FCI_GLBRX_REG(0x00B8)
+#define ZR_ILV_PMS_CNTRS0_WMASK (0xFFFFFFFF)
+#define ZR_ILV_PMS_CNTRS0_MASK (0xFFFFFFFF)
+#define ZR_ILV_PMS_CNTRS0_DEFAULT (0x0000)
+#define ZR_ILV_PMS_CNTRS0_FMASK (0xFFFFFFFF)
+#define ZR_ILV_PMD_CNTRS0      FCI_GLBRX_REG(0x00BC)
+#define ZR_ILV_PMD_CNTRS0_WMASK (0xFFFFFFFF)
+#define ZR_ILV_PMD_CNTRS0_MASK (0xFFFFFFFF)
+#define ZR_ILV_PMD_CNTRS0_DEFAULT (0x0000)
+#define ZR_ILV_PMD_CNTRS0_FMASK (0xFFFFFFFF)
+#define ZR_ILV_PARAMS1         FCI_GLBRX_REG(0x00C0)
+#define ZR_ILV_PARAMS1_WMASK   (0xFFFFFF07)
+#define ZR_ILV_PARAMS1_MASK    (0xFFFFFF17)
+#define ZR_ILV_PARAMS1_DEFAULT (0x0000)
+#define ZR_ILV_PARAMS1_FMASK   (0xFFFFFF07)
+#define ZR_ILV_BASE1           FCI_GLBRX_REG(0x00C4)
+#define ZR_ILV_BASE1_WMASK     (0x3FFFF)
+#define ZR_ILV_BASE1_MASK      (0x3FFFF)
+#define ZR_ILV_BASE1_DEFAULT   (0x0000)
+#define ZR_ILV_BASE1_FMASK     (0x3FFFF)
+#define ZR_ILV_SIZE1           FCI_GLBRX_REG(0x00C8)
+#define ZR_ILV_SIZE1_WMASK     (0xFFFFFF)
+#define ZR_ILV_SIZE1_MASK      (0xFFFFFF)
+#define ZR_ILV_SIZE1_DEFAULT   (0x0000)
+#define ZR_ILV_SIZE1_FMASK     (0xFFFFFF)
+#define ZR_ILV_MAX_FULLNESS1   FCI_GLBRX_REG(0x00CC)
+#define ZR_ILV_MAX_FULLNESS1_WMASK (0x3FFFF)
+#define ZR_ILV_MAX_FULLNESS1_MASK (0x3FFFF)
+#define ZR_ILV_MAX_FULLNESS1_DEFAULT (0x0000)
+#define ZR_ILV_MAX_FULLNESS1_FMASK (0x3FFFF)
+#define ZR_ILV_MIN_FULLNESS1   FCI_GLBRX_REG(0x00D0)
+#define ZR_ILV_MIN_FULLNESS1_WMASK (0x3FFFF)
+#define ZR_ILV_MIN_FULLNESS1_MASK (0x3FFFF)
+#define ZR_ILV_MIN_FULLNESS1_DEFAULT (0x0000)
+#define ZR_ILV_MIN_FULLNESS1_FMASK (0x3FFFF)
+#define ZR_ILV_FULLNESS1       FCI_GLBRX_REG(0x00D4)
+#define ZR_ILV_FULLNESS1_WMASK (0x3FFFF)
+#define ZR_ILV_FULLNESS1_MASK  (0x3FFFF)
+#define ZR_ILV_FULLNESS1_DEFAULT (0x0000)
+#define ZR_ILV_FULLNESS1_FMASK (0x3FFFF)
+#define ZR_ILV_CNTRS1          FCI_GLBRX_REG(0x00D8)
+#define ZR_ILV_CNTRS1_WMASK    (0xFFFF0000)
+#define ZR_ILV_CNTRS1_MASK     (0xFFFF0000)
+#define ZR_ILV_CNTRS1_DEFAULT  (0x0000)
+#define ZR_ILV_CNTRS1_FMASK    (0xFFFF0000)
+#define ZR_ILV_PMS_CNTRS1      FCI_GLBRX_REG(0x00DC)
+#define ZR_ILV_PMS_CNTRS1_WMASK (0xFFFFFFFF)
+#define ZR_ILV_PMS_CNTRS1_MASK (0xFFFFFFFF)
+#define ZR_ILV_PMS_CNTRS1_DEFAULT (0x0000)
+#define ZR_ILV_PMS_CNTRS1_FMASK (0xFFFFFFFF)
+#define ZR_ILV_PMD_CNTRS1      FCI_GLBRX_REG(0x00E0)
+#define ZR_ILV_PMD_CNTRS1_WMASK (0xFFFFFFFF)
+#define ZR_ILV_PMD_CNTRS1_MASK (0xFFFFFFFF)
+#define ZR_ILV_PMD_CNTRS1_DEFAULT (0x0000)
+#define ZR_ILV_PMD_CNTRS1_FMASK (0xFFFFFFFF)
+#define ZIR_DL_REL0            FCI_GLBRX_REG(0x00E4)
+#define ZIR_DL_REL0_WMASK      (0x3FFFFFF)
+#define ZIR_DL_REL0_MASK       (0x3FFFFFF)
+#define ZIR_DL_REL0_DEFAULT    (0x0000)
+#define ZIR_DL_REL0_FMASK      (0x3FFFFFF)
+#define ZIR_NL_REL0            FCI_GLBRX_REG(0x00E8)
+#define ZIR_NL_REL0_WMASK      (0x3FF07FF)
+#define ZIR_NL_REL0_MASK       (0x3FF07FF)
+#define ZIR_NL_REL0_DEFAULT    (0x0000)
+#define ZIR_NL_REL0_FMASK      (0x3FF07FF)
+#define ZIR_DMETRIC0           FCI_GLBRX_REG(0x00EC)
+#define ZIR_DMETRIC0_WMASK     (0x3FFFFFF)
+#define ZIR_DMETRIC0_MASK      (0x3FFFFFF)
+#define ZIR_DMETRIC0_DEFAULT   (0x0000)
+#define ZIR_DMETRIC0_FMASK     (0x3FFFFFF)
+#define ZIR_DMETRIC_CTRL       FCI_GLBRX_REG(0x00F0)
+#define ZIR_DMETRIC_CTRL_WMASK (0xFF1300FF)
+#define ZIR_DMETRIC_CTRL_MASK  (0xFF1300FF)
+#define ZIR_DMETRIC_CTRL_DEFAULT (0x0000)
+#define ZIR_DMETRIC_CTRL_FMASK (0xFF1300FF)
+#define ZIR_LPBITS             FCI_GLBRX_REG(0x00F4)
+#define ZIR_LPBITS_WMASK       (0xFFFF)
+#define ZIR_LPBITS_MASK        (0xFFFF)
+#define ZIR_LPBITS_DEFAULT     (0x0000)
+#define ZIR_LPBITS_FMASK       (0xFFFF)
+#define ZR_CW_COUNT            FCI_GLBRX_REG(0x00F8)
+#define ZR_CW_COUNT_WMASK      (0xFFFF)
+#define ZR_CW_COUNT_MASK       (0xFFFF)
+#define ZR_CW_COUNT_DEFAULT    (0x0000)
+#define ZR_CW_COUNT_FMASK      (0xFFFF)
+#define ZR_FEC_CNT             FCI_GLBRX_REG(0x00FC)
+#define ZR_FEC_CNT_WMASK       (0xFFFFFFFF)
+#define ZR_FEC_CNT_MASK        (0xFFFFFFFF)
+#define ZR_FEC_CNT_DEFAULT     (0x0000)
+#define ZR_FEC_CNT_FMASK       (0xFFFFFFFF)
+#define ZR_UNCORR_CW0          FCI_GLBRX_REG(0x0100)
+#define ZR_UNCORR_CW0_WMASK    (0xFFFFFFFF)
+#define ZR_UNCORR_CW0_MASK     (0xFFFFFFFF)
+#define ZR_UNCORR_CW0_DEFAULT  (0x0000)
+#define ZR_UNCORR_CW0_FMASK    (0xFFFFFFFF)
+#define ZR_UNCORR_CW1          FCI_GLBRX_REG(0x0104)
+#define ZR_UNCORR_CW1_WMASK    (0xFFFFFFFF)
+#define ZR_UNCORR_CW1_MASK     (0xFFFFFFFF)
+#define ZR_UNCORR_CW1_DEFAULT  (0x0000)
+#define ZR_UNCORR_CW1_FMASK    (0xFFFFFFFF)
+#define ZR_WB_SCORE_CTL        FCI_GLBRX_REG(0x0108)
+#define ZR_WB_SCORE_CTL_WMASK  (0xFF7F5FFF)
+#define ZR_WB_SCORE_CTL_MASK   (0xFF7F5FFF)
+#define ZR_WB_SCORE_CTL_DEFAULT (0x0000)
+#define ZR_WB_SCORE_CTL_FMASK  (0xFF7F5FFF)
+#define ZR_WB_SCORE2           FCI_GLBRX_REG(0x010C)
+#define ZR_WB_SCORE2_WMASK     (0xFFFF)
+#define ZR_WB_SCORE2_MASK      (0xFFFF)
+#define ZR_WB_SCORE2_DEFAULT   (0x0000)
+#define ZR_WB_SCORE2_FMASK     (0xFFFF)
+#define ZR_UPROC_ENA           FCI_GLBRX_REG(0x0110)
+#define ZR_UPROC_ENA_WMASK     (0x03FF)
+#define ZR_UPROC_ENA_MASK      (0x03FF)
+#define ZR_UPROC_ENA_DEFAULT   (0x0000)
+#define ZR_UPROC_ENA_FMASK     (0x03FF)
+#define ZR_UPROC01_BASE        FCI_GLBRX_REG(0x0114)
+#define ZR_UPROC01_BASE_WMASK  (0xFFFFFFFF)
+#define ZR_UPROC01_BASE_MASK   (0xFFFFFFFF)
+#define ZR_UPROC01_BASE_DEFAULT (0x0000)
+#define ZR_UPROC01_BASE_FMASK  (0xFFFFFFFF)
+#define ZR_UPROC23_BASE        FCI_GLBRX_REG(0x0118)
+#define ZR_UPROC23_BASE_WMASK  (0xFFFFFFFF)
+#define ZR_UPROC23_BASE_MASK   (0xFFFFFFFF)
+#define ZR_UPROC23_BASE_DEFAULT (0x0000)
+#define ZR_UPROC23_BASE_FMASK  (0xFFFFFFFF)
+#define ZR_UPROC45_BASE        FCI_GLBRX_REG(0x011C)
+#define ZR_UPROC45_BASE_WMASK  (0xFFFFFFFF)
+#define ZR_UPROC45_BASE_MASK   (0xFFFFFFFF)
+#define ZR_UPROC45_BASE_DEFAULT (0x0000)
+#define ZR_UPROC45_BASE_FMASK  (0xFFFFFFFF)
+#define ZR_UPROC67_BASE        FCI_GLBRX_REG(0x0120)
+#define ZR_UPROC67_BASE_WMASK  (0xFFFFFFFF)
+#define ZR_UPROC67_BASE_MASK   (0xFFFFFFFF)
+#define ZR_UPROC67_BASE_DEFAULT (0x0000)
+#define ZR_UPROC67_BASE_FMASK  (0xFFFFFFFF)
+#define ZR_UPROC89_BASE        FCI_GLBRX_REG(0x0124)
+#define ZR_UPROC89_BASE_WMASK  (0xFFFFFFFF)
+#define ZR_UPROC89_BASE_MASK   (0xFFFFFFFF)
+#define ZR_UPROC89_BASE_DEFAULT (0x0000)
+#define ZR_UPROC89_BASE_FMASK  (0xFFFFFFFF)
+#define ZR_UPROC_INT           FCI_GLBRX_REG(0x0128)
+#define ZR_UPROC_INT_WMASK     (0x03FF)
+#define ZR_UPROC_INT_MASK      (0x03FF)
+#define ZR_UPROC_INT_DEFAULT   (0x0000)
+#define ZR_UPROC_INT_FMASK     (0x03FF)
+#define ZR_UPROC0_STATE0       FCI_GLBRX_REG(0x012C)
+#define ZR_UPROC0_STATE0_WMASK (0xFFFFFF00)
+#define ZR_UPROC0_STATE0_MASK  (0xFFFFFFFF)
+#define ZR_UPROC0_STATE0_DEFAULT (0x0000)
+#define ZR_UPROC0_STATE0_FMASK (0xFFFFFFFF)
+#define ZR_UPROC0_STATE1       FCI_GLBRX_REG(0x0130)
+#define ZR_UPROC0_STATE1_WMASK (0xFFFFFFFF)
+#define ZR_UPROC0_STATE1_MASK  (0xFFFFFFFF)
+#define ZR_UPROC0_STATE1_DEFAULT (0x0000)
+#define ZR_UPROC0_STATE1_FMASK (0xFFFFFFFF)
+#define ZR_UPROC0_STATE2       FCI_GLBRX_REG(0x0134)
+#define ZR_UPROC0_STATE2_WMASK (0xFFFFFFFF)
+#define ZR_UPROC0_STATE2_MASK  (0xFFFFFFFF)
+#define ZR_UPROC0_STATE2_DEFAULT (0x0000)
+#define ZR_UPROC0_STATE2_FMASK (0xFFFFFFFF)
+#define ZR_UPROC0_STATE3       FCI_GLBRX_REG(0x0138)
+#define ZR_UPROC0_STATE3_WMASK (0xFFFFFFFF)
+#define ZR_UPROC0_STATE3_MASK  (0xFFFFFFFF)
+#define ZR_UPROC0_STATE3_DEFAULT (0x0000)
+#define ZR_UPROC0_STATE3_FMASK (0xFFFFFFFF)
+#define ZR_UPROC0_STATE4       FCI_GLBRX_REG(0x013C)
+#define ZR_UPROC0_STATE4_WMASK (0xFFFFFFFF)
+#define ZR_UPROC0_STATE4_MASK  (0xFFFFFFFF)
+#define ZR_UPROC0_STATE4_DEFAULT (0x0000)
+#define ZR_UPROC0_STATE4_FMASK (0xFFFFFFFF)
+#define ZR_UPROC1_STATE0       FCI_GLBRX_REG(0x0140)
+#define ZR_UPROC1_STATE0_WMASK (0xFFFFFF00)
+#define ZR_UPROC1_STATE0_MASK  (0xFFFFFFFF)
+#define ZR_UPROC1_STATE0_DEFAULT (0x0000)
+#define ZR_UPROC1_STATE0_FMASK (0xFFFFFFFF)
+#define ZR_UPROC1_STATE1       FCI_GLBRX_REG(0x0144)
+#define ZR_UPROC1_STATE1_WMASK (0xFFFFFFFF)
+#define ZR_UPROC1_STATE1_MASK  (0xFFFFFFFF)
+#define ZR_UPROC1_STATE1_DEFAULT (0x0000)
+#define ZR_UPROC1_STATE1_FMASK (0xFFFFFFFF)
+#define ZR_UPROC1_STATE2       FCI_GLBRX_REG(0x0148)
+#define ZR_UPROC1_STATE2_WMASK (0xFFFFFFFF)
+#define ZR_UPROC1_STATE2_MASK  (0xFFFFFFFF)
+#define ZR_UPROC1_STATE2_DEFAULT (0x0000)
+#define ZR_UPROC1_STATE2_FMASK (0xFFFFFFFF)
+#define ZR_UPROC1_STATE3       FCI_GLBRX_REG(0x014C)
+#define ZR_UPROC1_STATE3_WMASK (0xFFFFFFFF)
+#define ZR_UPROC1_STATE3_MASK  (0xFFFFFFFF)
+#define ZR_UPROC1_STATE3_DEFAULT (0x0000)
+#define ZR_UPROC1_STATE3_FMASK (0xFFFFFFFF)
+#define ZR_UPROC1_STATE4       FCI_GLBRX_REG(0x0150)
+#define ZR_UPROC1_STATE4_WMASK (0xFFFFFFFF)
+#define ZR_UPROC1_STATE4_MASK  (0xFFFFFFFF)
+#define ZR_UPROC1_STATE4_DEFAULT (0x0000)
+#define ZR_UPROC1_STATE4_FMASK (0xFFFFFFFF)
+#define ZR_UPROC2_STATE0       FCI_GLBRX_REG(0x0154)
+#define ZR_UPROC2_STATE0_WMASK (0xFFFFFF00)
+#define ZR_UPROC2_STATE0_MASK  (0xFFFFFFFF)
+#define ZR_UPROC2_STATE0_DEFAULT (0x0000)
+#define ZR_UPROC2_STATE0_FMASK (0xFFFFFFFF)
+#define ZR_UPROC2_STATE1       FCI_GLBRX_REG(0x0158)
+#define ZR_UPROC2_STATE1_WMASK (0xFFFFFFFF)
+#define ZR_UPROC2_STATE1_MASK  (0xFFFFFFFF)
+#define ZR_UPROC2_STATE1_DEFAULT (0x0000)
+#define ZR_UPROC2_STATE1_FMASK (0xFFFFFFFF)
+#define ZR_UPROC2_STATE2       FCI_GLBRX_REG(0x015C)
+#define ZR_UPROC2_STATE2_WMASK (0xFFFFFFFF)
+#define ZR_UPROC2_STATE2_MASK  (0xFFFFFFFF)
+#define ZR_UPROC2_STATE2_DEFAULT (0x0000)
+#define ZR_UPROC2_STATE2_FMASK (0xFFFFFFFF)
+#define ZR_UPROC2_STATE3       FCI_GLBRX_REG(0x0160)
+#define ZR_UPROC2_STATE3_WMASK (0xFFFFFFFF)
+#define ZR_UPROC2_STATE3_MASK  (0xFFFFFFFF)
+#define ZR_UPROC2_STATE3_DEFAULT (0x0000)
+#define ZR_UPROC2_STATE3_FMASK (0xFFFFFFFF)
+#define ZR_UPROC2_STATE4       FCI_GLBRX_REG(0x0164)
+#define ZR_UPROC2_STATE4_WMASK (0xFFFFFFFF)
+#define ZR_UPROC2_STATE4_MASK  (0xFFFFFFFF)
+#define ZR_UPROC2_STATE4_DEFAULT (0x0000)
+#define ZR_UPROC2_STATE4_FMASK (0xFFFFFFFF)
+#define ZR_UPROC3_STATE0       FCI_GLBRX_REG(0x0168)
+#define ZR_UPROC3_STATE0_WMASK (0xFFFFFF00)
+#define ZR_UPROC3_STATE0_MASK  (0xFFFFFFFF)
+#define ZR_UPROC3_STATE0_DEFAULT (0x0000)
+#define ZR_UPROC3_STATE0_FMASK (0xFFFFFFFF)
+#define ZR_UPROC3_STATE1       FCI_GLBRX_REG(0x016C)
+#define ZR_UPROC3_STATE1_WMASK (0xFFFFFFFF)
+#define ZR_UPROC3_STATE1_MASK  (0xFFFFFFFF)
+#define ZR_UPROC3_STATE1_DEFAULT (0x0000)
+#define ZR_UPROC3_STATE1_FMASK (0xFFFFFFFF)
+#define ZR_UPROC3_STATE2       FCI_GLBRX_REG(0x0170)
+#define ZR_UPROC3_STATE2_WMASK (0xFFFFFFFF)
+#define ZR_UPROC3_STATE2_MASK  (0xFFFFFFFF)
+#define ZR_UPROC3_STATE2_DEFAULT (0x0000)
+#define ZR_UPROC3_STATE2_FMASK (0xFFFFFFFF)
+#define ZR_UPROC3_STATE3       FCI_GLBRX_REG(0x0174)
+#define ZR_UPROC3_STATE3_WMASK (0xFFFFFFFF)
+#define ZR_UPROC3_STATE3_MASK  (0xFFFFFFFF)
+#define ZR_UPROC3_STATE3_DEFAULT (0x0000)
+#define ZR_UPROC3_STATE3_FMASK (0xFFFFFFFF)
+#define ZR_UPROC3_STATE4       FCI_GLBRX_REG(0x0178)
+#define ZR_UPROC3_STATE4_WMASK (0xFFFFFFFF)
+#define ZR_UPROC3_STATE4_MASK  (0xFFFFFFFF)
+#define ZR_UPROC3_STATE4_DEFAULT (0x0000)
+#define ZR_UPROC3_STATE4_FMASK (0xFFFFFFFF)
+#define ZR_UPROC4_STATE0       FCI_GLBRX_REG(0x017C)
+#define ZR_UPROC4_STATE0_WMASK (0xFFFFFF00)
+#define ZR_UPROC4_STATE0_MASK  (0xFFFFFFFF)
+#define ZR_UPROC4_STATE0_DEFAULT (0x0000)
+#define ZR_UPROC4_STATE0_FMASK (0xFFFFFFFF)
+#define ZR_UPROC4_STATE1       FCI_GLBRX_REG(0x0180)
+#define ZR_UPROC4_STATE1_WMASK (0xFFFFFFFF)
+#define ZR_UPROC4_STATE1_MASK  (0xFFFFFFFF)
+#define ZR_UPROC4_STATE1_DEFAULT (0x0000)
+#define ZR_UPROC4_STATE1_FMASK (0xFFFFFFFF)
+#define ZR_UPROC4_STATE2       FCI_GLBRX_REG(0x0184)
+#define ZR_UPROC4_STATE2_WMASK (0xFFFFFFFF)
+#define ZR_UPROC4_STATE2_MASK  (0xFFFFFFFF)
+#define ZR_UPROC4_STATE2_DEFAULT (0x0000)
+#define ZR_UPROC4_STATE2_FMASK (0xFFFFFFFF)
+#define ZR_UPROC4_STATE3       FCI_GLBRX_REG(0x0188)
+#define ZR_UPROC4_STATE3_WMASK (0xFFFFFFFF)
+#define ZR_UPROC4_STATE3_MASK  (0xFFFFFFFF)
+#define ZR_UPROC4_STATE3_DEFAULT (0x0000)
+#define ZR_UPROC4_STATE3_FMASK (0xFFFFFFFF)
+#define ZR_UPROC4_STATE4       FCI_GLBRX_REG(0x018C)
+#define ZR_UPROC4_STATE4_WMASK (0xFFFFFFFF)
+#define ZR_UPROC4_STATE4_MASK  (0xFFFFFFFF)
+#define ZR_UPROC4_STATE4_DEFAULT (0x0000)
+#define ZR_UPROC4_STATE4_FMASK (0xFFFFFFFF)
+#define ZR_UPROC5_STATE0       FCI_GLBRX_REG(0x0190)
+#define ZR_UPROC5_STATE0_WMASK (0xFFFFFF00)
+#define ZR_UPROC5_STATE0_MASK  (0xFFFFFFFF)
+#define ZR_UPROC5_STATE0_DEFAULT (0x0000)
+#define ZR_UPROC5_STATE0_FMASK (0xFFFFFFFF)
+#define ZR_UPROC5_STATE1       FCI_GLBRX_REG(0x0194)
+#define ZR_UPROC5_STATE1_WMASK (0xFFFFFFFF)
+#define ZR_UPROC5_STATE1_MASK  (0xFFFFFFFF)
+#define ZR_UPROC5_STATE1_DEFAULT (0x0000)
+#define ZR_UPROC5_STATE1_FMASK (0xFFFFFFFF)
+#define ZR_UPROC5_STATE2       FCI_GLBRX_REG(0x0198)
+#define ZR_UPROC5_STATE2_WMASK (0xFFFFFFFF)
+#define ZR_UPROC5_STATE2_MASK  (0xFFFFFFFF)
+#define ZR_UPROC5_STATE2_DEFAULT (0x0000)
+#define ZR_UPROC5_STATE2_FMASK (0xFFFFFFFF)
+#define ZR_UPROC5_STATE3       FCI_GLBRX_REG(0x019C)
+#define ZR_UPROC5_STATE3_WMASK (0xFFFFFFFF)
+#define ZR_UPROC5_STATE3_MASK  (0xFFFFFFFF)
+#define ZR_UPROC5_STATE3_DEFAULT (0x0000)
+#define ZR_UPROC5_STATE3_FMASK (0xFFFFFFFF)
+#define ZR_UPROC5_STATE4       FCI_GLBRX_REG(0x01A0)
+#define ZR_UPROC5_STATE4_WMASK (0xFFFFFFFF)
+#define ZR_UPROC5_STATE4_MASK  (0xFFFFFFFF)
+#define ZR_UPROC5_STATE4_DEFAULT (0x0000)
+#define ZR_UPROC5_STATE4_FMASK (0xFFFFFFFF)
+#define ZR_UPROC6_STATE0       FCI_GLBRX_REG(0x01A4)
+#define ZR_UPROC6_STATE0_WMASK (0xFFFFFF00)
+#define ZR_UPROC6_STATE0_MASK  (0xFFFFFFFF)
+#define ZR_UPROC6_STATE0_DEFAULT (0x0000)
+#define ZR_UPROC6_STATE0_FMASK (0xFFFFFFFF)
+#define ZR_UPROC6_STATE1       FCI_GLBRX_REG(0x01A8)
+#define ZR_UPROC6_STATE1_WMASK (0xFFFFFFFF)
+#define ZR_UPROC6_STATE1_MASK  (0xFFFFFFFF)
+#define ZR_UPROC6_STATE1_DEFAULT (0x0000)
+#define ZR_UPROC6_STATE1_FMASK (0xFFFFFFFF)
+#define ZR_UPROC6_STATE2       FCI_GLBRX_REG(0x01AC)
+#define ZR_UPROC6_STATE2_WMASK (0xFFFFFFFF)
+#define ZR_UPROC6_STATE2_MASK  (0xFFFFFFFF)
+#define ZR_UPROC6_STATE2_DEFAULT (0x0000)
+#define ZR_UPROC6_STATE2_FMASK (0xFFFFFFFF)
+#define ZR_UPROC6_STATE3       FCI_GLBRX_REG(0x01B0)
+#define ZR_UPROC6_STATE3_WMASK (0xFFFFFFFF)
+#define ZR_UPROC6_STATE3_MASK  (0xFFFFFFFF)
+#define ZR_UPROC6_STATE3_DEFAULT (0x0000)
+#define ZR_UPROC6_STATE3_FMASK (0xFFFFFFFF)
+#define ZR_UPROC6_STATE4       FCI_GLBRX_REG(0x01B4)
+#define ZR_UPROC6_STATE4_WMASK (0xFFFFFFFF)
+#define ZR_UPROC6_STATE4_MASK  (0xFFFFFFFF)
+#define ZR_UPROC6_STATE4_DEFAULT (0x0000)
+#define ZR_UPROC6_STATE4_FMASK (0xFFFFFFFF)
+#define ZR_UPROC7_STATE0       FCI_GLBRX_REG(0x01B8)
+#define ZR_UPROC7_STATE0_WMASK (0xFFFFFF00)
+#define ZR_UPROC7_STATE0_MASK  (0xFFFFFFFF)
+#define ZR_UPROC7_STATE0_DEFAULT (0x0000)
+#define ZR_UPROC7_STATE0_FMASK (0xFFFFFFFF)
+#define ZR_UPROC7_STATE1       FCI_GLBRX_REG(0x01BC)
+#define ZR_UPROC7_STATE1_WMASK (0xFFFFFFFF)
+#define ZR_UPROC7_STATE1_MASK  (0xFFFFFFFF)
+#define ZR_UPROC7_STATE1_DEFAULT (0x0000)
+#define ZR_UPROC7_STATE1_FMASK (0xFFFFFFFF)
+#define ZR_UPROC7_STATE2       FCI_GLBRX_REG(0x01C0)
+#define ZR_UPROC7_STATE2_WMASK (0xFFFFFFFF)
+#define ZR_UPROC7_STATE2_MASK  (0xFFFFFFFF)
+#define ZR_UPROC7_STATE2_DEFAULT (0x0000)
+#define ZR_UPROC7_STATE2_FMASK (0xFFFFFFFF)
+#define ZR_UPROC7_STATE3       FCI_GLBRX_REG(0x01C4)
+#define ZR_UPROC7_STATE3_WMASK (0xFFFFFFFF)
+#define ZR_UPROC7_STATE3_MASK  (0xFFFFFFFF)
+#define ZR_UPROC7_STATE3_DEFAULT (0x0000)
+#define ZR_UPROC7_STATE3_FMASK (0xFFFFFFFF)
+#define ZR_UPROC7_STATE4       FCI_GLBRX_REG(0x01C8)
+#define ZR_UPROC7_STATE4_WMASK (0xFFFFFFFF)
+#define ZR_UPROC7_STATE4_MASK  (0xFFFFFFFF)
+#define ZR_UPROC7_STATE4_DEFAULT (0x0000)
+#define ZR_UPROC7_STATE4_FMASK (0xFFFFFFFF)
+#define ZR_UPROC8_STATE0       FCI_GLBRX_REG(0x01CC)
+#define ZR_UPROC8_STATE0_WMASK (0xFFFFFF00)
+#define ZR_UPROC8_STATE0_MASK  (0xFFFFFFFF)
+#define ZR_UPROC8_STATE0_DEFAULT (0x0000)
+#define ZR_UPROC8_STATE0_FMASK (0xFFFFFFFF)
+#define ZR_UPROC8_STATE1       FCI_GLBRX_REG(0x01D0)
+#define ZR_UPROC8_STATE1_WMASK (0xFFFFFFFF)
+#define ZR_UPROC8_STATE1_MASK  (0xFFFFFFFF)
+#define ZR_UPROC8_STATE1_DEFAULT (0x0000)
+#define ZR_UPROC8_STATE1_FMASK (0xFFFFFFFF)
+#define ZR_UPROC8_STATE2       FCI_GLBRX_REG(0x01D4)
+#define ZR_UPROC8_STATE2_WMASK (0xFFFFFFFF)
+#define ZR_UPROC8_STATE2_MASK  (0xFFFFFFFF)
+#define ZR_UPROC8_STATE2_DEFAULT (0x0000)
+#define ZR_UPROC8_STATE2_FMASK (0xFFFFFFFF)
+#define ZR_UPROC8_STATE3       FCI_GLBRX_REG(0x01D8)
+#define ZR_UPROC8_STATE3_WMASK (0xFFFFFFFF)
+#define ZR_UPROC8_STATE3_MASK  (0xFFFFFFFF)
+#define ZR_UPROC8_STATE3_DEFAULT (0x0000)
+#define ZR_UPROC8_STATE3_FMASK (0xFFFFFFFF)
+#define ZR_UPROC8_STATE4       FCI_GLBRX_REG(0x01DC)
+#define ZR_UPROC8_STATE4_WMASK (0xFFFFFFFF)
+#define ZR_UPROC8_STATE4_MASK  (0xFFFFFFFF)
+#define ZR_UPROC8_STATE4_DEFAULT (0x0000)
+#define ZR_UPROC8_STATE4_FMASK (0xFFFFFFFF)
+#define ZR_UPROC9_STATE0       FCI_GLBRX_REG(0x01E0)
+#define ZR_UPROC9_STATE0_WMASK (0xFFFFFF00)
+#define ZR_UPROC9_STATE0_MASK  (0xFFFFFFFF)
+#define ZR_UPROC9_STATE0_DEFAULT (0x0000)
+#define ZR_UPROC9_STATE0_FMASK (0xFFFFFFFF)
+#define ZR_UPROC9_STATE1       FCI_GLBRX_REG(0x01E4)
+#define ZR_UPROC9_STATE1_WMASK (0xFFFFFFFF)
+#define ZR_UPROC9_STATE1_MASK  (0xFFFFFFFF)
+#define ZR_UPROC9_STATE1_DEFAULT (0x0000)
+#define ZR_UPROC9_STATE1_FMASK (0xFFFFFFFF)
+#define ZR_UPROC9_STATE2       FCI_GLBRX_REG(0x01E8)
+#define ZR_UPROC9_STATE2_WMASK (0xFFFFFFFF)
+#define ZR_UPROC9_STATE2_MASK  (0xFFFFFFFF)
+#define ZR_UPROC9_STATE2_DEFAULT (0x0000)
+#define ZR_UPROC9_STATE2_FMASK (0xFFFFFFFF)
+#define ZR_UPROC9_STATE3       FCI_GLBRX_REG(0x01EC)
+#define ZR_UPROC9_STATE3_WMASK (0xFFFFFFFF)
+#define ZR_UPROC9_STATE3_MASK  (0xFFFFFFFF)
+#define ZR_UPROC9_STATE3_DEFAULT (0x0000)
+#define ZR_UPROC9_STATE3_FMASK (0xFFFFFFFF)
+#define ZR_UPROC9_STATE4       FCI_GLBRX_REG(0x01F0)
+#define ZR_UPROC9_STATE4_WMASK (0xFFFFFFFF)
+#define ZR_UPROC9_STATE4_MASK  (0xFFFFFFFF)
+#define ZR_UPROC9_STATE4_DEFAULT (0x0000)
+#define ZR_UPROC9_STATE4_FMASK (0xFFFFFFFF)
+#define ZR_UPROC_STATE5        FCI_GLBRX_REG(0x01F4)
+#define ZR_UPROC_STATE5_WMASK  (0xFFFFF)
+#define ZR_UPROC_STATE5_MASK   (0xFFFFF)
+#define ZR_UPROC_STATE5_DEFAULT (0x0000)
+#define ZR_UPROC_STATE5_FMASK  (0xFFFFF)
+#define ZR_ALU_STATE           FCI_GLBRX_REG(0x01F8)
+#define ZR_ALU_STATE_WMASK     (0x3FFFFFFF)
+#define ZR_ALU_STATE_MASK      (0x3FFFFFFF)
+#define ZR_ALU_STATE_DEFAULT   (0x0000)
+#define ZR_ALU_STATE_FMASK     (0x3FFFFFFF)
+#define ZR_ALU_CLI_REQ         FCI_GLBRX_REG(0x01FC)
+#define ZR_ALU_CLI_REQ_WMASK   (0x03FF)
+#define ZR_ALU_CLI_REQ_MASK    (0x03FF)
+#define ZR_ALU_CLI_REQ_DEFAULT (0x0000)
+#define ZR_ALU_CLI_REQ_FMASK   (0x03FF)
+#define ZR_WB_DBG              FCI_GLBRX_REG(0x0200)
+#define ZR_WB_DBG_WMASK        (0x0000)
+#define ZR_WB_DBG_MASK         (0x01FF)
+#define ZR_WB_DBG_DEFAULT      (0x0000)
+#define ZR_WB_DBG_FMASK        (0x01FF)
+#define ZR_WB_RCHK0            FCI_GLBRX_REG(0x0204)
+#define ZR_WB_RCHK0_WMASK      (0x0000)
+#define ZR_WB_RCHK0_MASK       (0xFFFFFFFF)
+#define ZR_WB_RCHK0_DEFAULT    (0x0000)
+#define ZR_WB_RCHK0_FMASK      (0xFFFFFFFF)
+#define ZR_WB_RCHK1            FCI_GLBRX_REG(0x0208)
+#define ZR_WB_RCHK1_WMASK      (0x0000)
+#define ZR_WB_RCHK1_MASK       (0xFFFFFFFF)
+#define ZR_WB_RCHK1_DEFAULT    (0x0000)
+#define ZR_WB_RCHK1_FMASK      (0xFFFFFFFF)
+#define ZR_WB_RCHK2            FCI_GLBRX_REG(0x020C)
+#define ZR_WB_RCHK2_WMASK      (0x0000)
+#define ZR_WB_RCHK2_MASK       (0xFFFFFFFF)
+#define ZR_WB_RCHK2_DEFAULT    (0x0000)
+#define ZR_WB_RCHK2_FMASK      (0xFFFFFFFF)
+#define ZR_WB_RCHK3            FCI_GLBRX_REG(0x0210)
+#define ZR_WB_RCHK3_WMASK      (0x0000)
+#define ZR_WB_RCHK3_MASK       (0xFFFFFFFF)
+#define ZR_WB_RCHK3_DEFAULT    (0x0000)
+#define ZR_WB_RCHK3_FMASK      (0xFFFFFFFF)
+#define ZR_WB_RSYND0           FCI_GLBRX_REG(0x0214)
+#define ZR_WB_RSYND0_WMASK     (0x0000)
+#define ZR_WB_RSYND0_MASK      (0xFFFFFFFF)
+#define ZR_WB_RSYND0_DEFAULT   (0x0000)
+#define ZR_WB_RSYND0_FMASK     (0xFFFFFFFF)
+#define ZR_WB_RSYND1           FCI_GLBRX_REG(0x0218)
+#define ZR_WB_RSYND1_WMASK     (0x0000)
+#define ZR_WB_RSYND1_MASK      (0xFFFFFFFF)
+#define ZR_WB_RSYND1_DEFAULT   (0x0000)
+#define ZR_WB_RSYND1_FMASK     (0xFFFFFFFF)
+#define ZR_WB_RSYND2           FCI_GLBRX_REG(0x021C)
+#define ZR_WB_RSYND2_WMASK     (0x0000)
+#define ZR_WB_RSYND2_MASK      (0xFFFFFFFF)
+#define ZR_WB_RSYND2_DEFAULT   (0x0000)
+#define ZR_WB_RSYND2_FMASK     (0xFFFFFFFF)
+#define ZR_WB_RSYND3           FCI_GLBRX_REG(0x0220)
+#define ZR_WB_RSYND3_WMASK     (0x0000)
+#define ZR_WB_RSYND3_MASK      (0xFFFFFFFF)
+#define ZR_WB_RSYND3_DEFAULT   (0x0000)
+#define ZR_WB_RSYND3_FMASK     (0xFFFFFFFF)
+#define ZR_WB_AJ0              FCI_GLBRX_REG(0x0224)
+#define ZR_WB_AJ0_WMASK        (0x0000)
+#define ZR_WB_AJ0_MASK         (0xFFFFFFFF)
+#define ZR_WB_AJ0_DEFAULT      (0x0000)
+#define ZR_WB_AJ0_FMASK        (0xFFFFFFFF)
+#define ZR_WB_AJ1              FCI_GLBRX_REG(0x0228)
+#define ZR_WB_AJ1_WMASK        (0x0000)
+#define ZR_WB_AJ1_MASK         (0xFFFFFFFF)
+#define ZR_WB_AJ1_DEFAULT      (0x0000)
+#define ZR_WB_AJ1_FMASK        (0xFFFFFFFF)
+#define ZR_WB_AJ2              FCI_GLBRX_REG(0x022C)
+#define ZR_WB_AJ2_WMASK        (0x0000)
+#define ZR_WB_AJ2_MASK         (0xFFFFFFFF)
+#define ZR_WB_AJ2_DEFAULT      (0x0000)
+#define ZR_WB_AJ2_FMASK        (0xFFFFFFFF)
+#define ZR_WB_AJ3              FCI_GLBRX_REG(0x0230)
+#define ZR_WB_AJ3_WMASK        (0x0000)
+#define ZR_WB_AJ3_MASK         (0xFFFFFFFF)
+#define ZR_WB_AJ3_DEFAULT      (0x0000)
+#define ZR_WB_AJ3_FMASK        (0xFFFFFFFF)
+#define ZR_FIFO_ACCESS         FCI_GLBRX_REG(0x0234)
+#define ZR_FIFO_ACCESS_WMASK   (0xBFFFF7FF)
+#define ZR_FIFO_ACCESS_MASK    (0xBFFFFFFF)
+#define ZR_FIFO_ACCESS_DEFAULT (0x0800)
+#define ZR_FIFO_ACCESS_FMASK   (0xBFFFFFFF)
+#define ZR_CONFIG              FCI_GLBRX_REG(0x0238)
+#define ZR_CONFIG_WMASK        (0xFFFF)
+#define ZR_CONFIG_MASK         (0xFFFF)
+#define ZR_CONFIG_DEFAULT      (0x0000)
+#define ZR_CONFIG_FMASK        (0xFFFF)
+#define ZR_PMS_SIZE            FCI_GLBRX_REG(0x023C)
+#define ZR_PMS_SIZE_WMASK      (0xFFFFFFFF)
+#define ZR_PMS_SIZE_MASK       (0xFFFFFFFF)
+#define ZR_PMS_SIZE_DEFAULT    (0x0000)
+#define ZR_PMS_SIZE_FMASK      (0xFFFFFFFF)
+#define ZR_DT_SIZE             FCI_GLBRX_REG(0x0240)
+#define ZR_DT_SIZE_WMASK       (0xFFFFFFFF)
+#define ZR_DT_SIZE_MASK        (0xFFFFFFFF)
+#define ZR_DT_SIZE_DEFAULT     (0x0000)
+#define ZR_DT_SIZE_FMASK       (0xFFFFFFFF)
+#define ZR_QTDTB_CONFIG_LP0    FCI_GLBRX_REG(0x0244)
+#define ZR_QTDTB_CONFIG_LP0_WMASK (0xCFFF0FFF)
+#define ZR_QTDTB_CONFIG_LP0_MASK (0xCFFF0FFF)
+#define ZR_QTDTB_CONFIG_LP0_DEFAULT (0x0000)
+#define ZR_QTDTB_CONFIG_LP0_FMASK (0xCFFF0FFF)
+#define ZR_QTDTB_CONFIG_LP1    FCI_GLBRX_REG(0x0248)
+#define ZR_QTDTB_CONFIG_LP1_WMASK (0xCFFF0FFF)
+#define ZR_QTDTB_CONFIG_LP1_MASK (0xCFFF0FFF)
+#define ZR_QTDTB_CONFIG_LP1_DEFAULT (0x0000)
+#define ZR_QTDTB_CONFIG_LP1_FMASK (0xCFFF0FFF)
+#define ZR_QTDTB_CONFIG_LP2    FCI_GLBRX_REG(0x024C)
+#define ZR_QTDTB_CONFIG_LP2_WMASK (0xFFF0FFF)
+#define ZR_QTDTB_CONFIG_LP2_MASK (0xFFF0FFF)
+#define ZR_QTDTB_CONFIG_LP2_DEFAULT (0x0000)
+#define ZR_QTDTB_CONFIG_LP2_FMASK (0xFFF0FFF)
+#define ZR_QTDTB_ADDR_LP01     FCI_GLBRX_REG(0x0250)
+#define ZR_QTDTB_ADDR_LP01_WMASK (0xFFF0FFF)
+#define ZR_QTDTB_ADDR_LP01_MASK (0xFFF0FFF)
+#define ZR_QTDTB_ADDR_LP01_DEFAULT (0x0000)
+#define ZR_QTDTB_ADDR_LP01_FMASK (0xFFF0FFF)
+#define ZR_QTDTB_ADDR_LP2      FCI_GLBRX_REG(0x0254)
+#define ZR_QTDTB_ADDR_LP2_WMASK (0x0FFF)
+#define ZR_QTDTB_ADDR_LP2_MASK (0x0FFF)
+#define ZR_QTDTB_ADDR_LP2_DEFAULT (0x0000)
+#define ZR_QTDTB_ADDR_LP2_FMASK (0x0FFF)
+#define ZR_DTB_OFFSET          FCI_GLBRX_REG(0x0258)
+#define ZR_DTB_OFFSET_WMASK    (0x0FFF)
+#define ZR_DTB_OFFSET_MASK     (0x0FFF)
+#define ZR_DTB_OFFSET_DEFAULT  (0x0000)
+#define ZR_DTB_OFFSET_FMASK    (0x0FFF)
+#define ZR_QTSCORE             FCI_GLBRX_REG(0x025C)
+#define ZR_QTSCORE_WMASK       (0x3FF00FF)
+#define ZR_QTSCORE_MASK        (0x3FF00FF)
+#define ZR_QTSCORE_DEFAULT     (0x0000)
+#define ZR_QTSCORE_FMASK       (0x3FF00FF)
+#define ZR_STAT_CTRL           FCI_GLBRX_REG(0x0260)
+#define ZR_STAT_CTRL_WMASK     (0x0101)
+#define ZR_STAT_CTRL_MASK      (0x0101)
+#define ZR_STAT_CTRL_DEFAULT   (0x0000)
+#define ZR_STAT_CTRL_FMASK     (0x0100)
+#define ZR_ALU_CLI_REQ_ALIAS0  FCI_GLBRX_REG(0x0264)
+#define ZR_ALU_CLI_REQ_ALIAS0_WMASK (0x0000)
+#define ZR_ALU_CLI_REQ_ALIAS0_MASK (0x1010101)
+#define ZR_ALU_CLI_REQ_ALIAS0_DEFAULT (0x0000)
+#define ZR_ALU_CLI_REQ_ALIAS0_FMASK (0x0000)
+#define ZR_ALU_CLI_REQ_ALIAS1  FCI_GLBRX_REG(0x0268)
+#define ZR_ALU_CLI_REQ_ALIAS1_WMASK (0x0000)
+#define ZR_ALU_CLI_REQ_ALIAS1_MASK (0x1010101)
+#define ZR_ALU_CLI_REQ_ALIAS1_DEFAULT (0x0000)
+#define ZR_ALU_CLI_REQ_ALIAS1_FMASK (0x0000)
+#define ZR_ALU_CLI_REQ_ALIAS2  FCI_GLBRX_REG(0x026C)
+#define ZR_ALU_CLI_REQ_ALIAS2_WMASK (0x0000)
+#define ZR_ALU_CLI_REQ_ALIAS2_MASK (0x0101)
+#define ZR_ALU_CLI_REQ_ALIAS2_DEFAULT (0x0000)
+#define ZR_ALU_CLI_REQ_ALIAS2_FMASK (0x0000)
+
+/* Ft Memory Address Constants */ 
+
+/* Ft Global Address Constants */ 
+#define ft_global_base         (0x20C800)
+#define FT_GLOBAL(r)           (int)(ft_global_base + (r))
+#define ft_global_size         (0x0200)
+
+#define FT_RX_CTRL             FT_GLOBAL(0x0000)
+#define FT_RX_CTRL_WMASK       (0x0003)
+#define FT_RX_CTRL_MASK        (0x0003)
+#define FT_RX_CTRL_DEFAULT     (0x0000)
+#define FT_RX_CTRL_FMASK       (0x0003)
+#define FT_RX_CTRL_A           FT_GLOBAL(0x0004)
+#define FT_RX_CTRL_A_WMASK     (0x0003)
+#define FT_RX_CTRL_A_MASK      (0x001F)
+#define FT_RX_CTRL_A_DEFAULT   (0x0000)
+#define FT_RX_CTRL_A_FMASK     (0x0003)
+#define FT_TX_CTRL             FT_GLOBAL(0x0008)
+#define FT_TX_CTRL_WMASK       (0x0003)
+#define FT_TX_CTRL_MASK        (0x003B)
+#define FT_TX_CTRL_DEFAULT     (0x0010)
+#define FT_TX_CTRL_FMASK       (0x0003)
+#define FT_TX_CTRL_A           FT_GLOBAL(0x000C)
+#define FT_TX_CTRL_A_WMASK     (0x0003)
+#define FT_TX_CTRL_A_MASK      (0x003B)
+#define FT_TX_CTRL_A_DEFAULT   (0x0010)
+#define FT_TX_CTRL_A_FMASK     (0x0003)
+#define FT_STATUS              FT_GLOBAL(0x0010)
+#define FT_STATUS_WMASK        (0x000A)
+#define FT_STATUS_MASK         (0x000F)
+#define FT_STATUS_DEFAULT      (0x0000)
+#define FT_STATUS_FMASK        (0x0005)
+#define FT_RX_SCALE            FT_GLOBAL(0x0014)
+#define FT_RX_SCALE_WMASK      (0x3FFF)
+#define FT_RX_SCALE_MASK       (0x3FFF)
+#define FT_RX_SCALE_DEFAULT    (0x0000)
+#define FT_RX_SCALE_FMASK      (0x3FFF)
+#define FT_TX_SCALE            FT_GLOBAL(0x0018)
+#define FT_TX_SCALE_WMASK      (0x3FFF)
+#define FT_TX_SCALE_MASK       (0x3FFF)
+#define FT_TX_SCALE_DEFAULT    (0x0000)
+#define FT_TX_SCALE_FMASK      (0x3FFF)
+
+/* Ftb Memory Address Constants */ 
+#define ftb_iffta_base         (0x210000)
+#define ftb_iffta_mask         (0xFFFFFFFF)
+#define ftb_iffta_size         (0x4000)
+#define ftb_iffta_default      (0x0000)
+#define ftb_ifftb_base         (0x214000)
+#define ftb_ifftb_mask         (0xFFFFFFFF)
+#define ftb_ifftb_size         (0x4000)
+#define ftb_ifftb_default      (0x0000)
+#define ftb_ifftc_base         (0x218000)
+#define ftb_ifftc_mask         (0xFFFFFFFF)
+#define ftb_ifftc_size         (0x4000)
+#define ftb_ifftc_default      (0x0000)
+#define ftb_ffta_base          (0x21C000)
+#define ftb_ffta_mask          (0xFFFFFFFF)
+#define ftb_ffta_size          (0x4000)
+#define ftb_ffta_default       (0x0000)
+#define ftb_fftb_base          (0x220000)
+#define ftb_fftb_mask          (0xFFFFFFFF)
+#define ftb_fftb_size          (0x4000)
+#define ftb_fftb_default       (0x0000)
+#define ftb_fftc_base          (0x224000)
+#define ftb_fftc_mask          (0xFFFFFFFF)
+#define ftb_fftc_size          (0x4000)
+#define ftb_fftc_default       (0x0000)
+
+/* Ftb Global Address Constants */ 
+#define ftb_global_base        (0x20D200)
+#define FTB_GLOBAL(r)          (int)(ftb_global_base + (r))
+#define ftb_global_size        (0x0200)
+
+#define FTB_CTRL               FTB_GLOBAL(0x0000)
+#define FTB_CTRL_WMASK         (0x38FFF)
+#define FTB_CTRL_MASK          (0x38FFF)
+#define FTB_CTRL_DEFAULT       (0x0000)
+#define FTB_CTRL_FMASK         (0x38FFF)
+#define FTB_IFFT_TSIZE         FTB_GLOBAL(0x0004)
+#define FTB_IFFT_TSIZE_WMASK   (0x7777)
+#define FTB_IFFT_TSIZE_MASK    (0x7777)
+#define FTB_IFFT_TSIZE_DEFAULT (0x2222)
+#define FTB_IFFT_TSIZE_FMASK   (0x7777)
+#define FTB_RX_STATUS          FTB_GLOBAL(0x0008)
+#define FTB_RX_STATUS_WMASK    (0x0000)
+#define FTB_RX_STATUS_MASK     (0x01FF)
+#define FTB_RX_STATUS_DEFAULT  (0x0080)
+#define FTB_RX_STATUS_FMASK    (0x0000)
+#define FTB_TX_STATUS          FTB_GLOBAL(0x000C)
+#define FTB_TX_STATUS_WMASK    (0x0000)
+#define FTB_TX_STATUS_MASK     (0x01FF)
+#define FTB_TX_STATUS_DEFAULT  (0x0081)
+#define FTB_TX_STATUS_FMASK    (0x0000)
+
+/* Ilv Memory Address Constants */ 
+#define ilv_dtb_base           (0x254000)
+#define ilv_dtb_mask           (0xFFFFFFFF)
+#define ilv_dtb_size           (0x2C00)
+#define ilv_dtb_default        (0x0000)
+#define ilv_dmetric_base       (0x257000)
+#define ilv_dmetric_mask       (0xFFFFFFFF)
+#define ilv_dmetric_size       (0x0800)
+#define ilv_dmetric_default    (0x0000)
+
+
+/* Qt Memory Address Constants */ 
+#define qt_abgtn_base          (0x230000)
+#define qt_abgtn_mask          (0xFFFFFFFF)
+#define qt_abgtn_size          (0x4400)
+#define qt_abgtn_default       (0x0000)
+#define qt_txaegt_base         (0x238000)
+#define qt_txaegt_mask         (0x70007)
+#define qt_txaegt_size         (0x2200)
+#define qt_txaegt_default      (0x0000)
+#define qt_rxfdqm_base         (0x23C000)
+#define qt_rxfdqm_mask         (0xFFFFFFFF)
+#define qt_rxfdqm_size         (0x4000)
+#define qt_rxfdqm_default      (0x0000)
+#define qt_rxfdqe_base         (0x240000)
+#define qt_rxfdqe_mask         (0x000F)
+#define qt_rxfdqe_size         (0x4000)
+#define qt_rxfdqe_default      (0x0000)
+#define qt_mco_ma_base         (0x24E000)
+#define qt_mco_ma_mask         (0xFFFFFFFF)
+#define qt_mco_ma_size         (0x0100)
+#define qt_mco_ma_default      (0x0000)
+#define qt_mco_ff_base         (0x24E100)
+#define qt_mco_ff_mask         (0xFFFFFFFF)
+#define qt_mco_ff_size         (0x0100)
+#define qt_mco_ff_default      (0x0000)
+#define qt_mco_ex_base         (0x24E200)
+#define qt_mco_ex_mask         (0x000F)
+#define qt_mco_ex_size         (0x0100)
+#define qt_mco_ex_default      (0x0000)
+#define qt_xyt_base            (0x24E800)
+#define qt_xyt_mask            (0xFFFFFFFF)
+#define qt_xyt_size            (0x0500)
+#define qt_xyt_default         (0x0000)
+#define qt_spm_base            (0x24F000)
+#define qt_spm_mask            (0x0000)
+#define qt_spm_size            (0x0180)
+#define qt_spm_default         (0x0000)
+#define qt_npsp_base           (0x24F200)
+#define qt_npsp_mask           (0x3FFFF)
+#define qt_npsp_size           (0x0180)
+#define qt_npsp_default        (0x0000)
+#define qt_vdt_base            (0x24F400)
+#define qt_vdt_mask            (0xFFFF)
+#define qt_vdt_size            (0x00C0)
+#define qt_vdt_default         (0x0000)
+#define qt_fdqasph_base        (0x24F500)
+#define qt_fdqasph_mask        (0x007F)
+#define qt_fdqasph_size        (0x0060)
+#define qt_fdqasph_default     (0x0000)
+#define qt_fdqaspl_base        (0x24F800)
+#define qt_fdqaspl_mask        (0xFFFFFFFF)
+#define qt_fdqaspl_size        (0x0300)
+#define qt_fdqaspl_default     (0x0000)
+#define qt_noiseaccl_base      (0x250000)
+#define qt_noiseaccl_mask      (0xFFFFFFFF)
+#define qt_noiseaccl_size      (0x1000)
+#define qt_noiseaccl_default   (0x0000)
+#define qt_noiseacch_base      (0x251000)
+#define qt_noiseacch_mask      (0xFFFF)
+#define qt_noiseacch_size      (0x1000)
+#define qt_noiseacch_default   (0x0000)
+#define qt_qtxpram_base        (0x252000)
+#define qt_qtxpram_mask        (0xFFFFFFFF)
+#define qt_qtxpram_size        (0x0100)
+#define qt_qtxpram_default     (0x0000)
+#define qt_qrxpram_base        (0x252400)
+#define qt_qrxpram_mask        (0xFFFFFFFF)
+#define qt_qrxpram_size        (0x0100)
+#define qt_qrxpram_default     (0x0000)
+#define qt_rxfbt_base          (0x252500)
+#define qt_rxfbt_mask          (0xFFFFFFFF)
+#define qt_rxfbt_size          (0x0100)
+#define qt_rxfbt_default       (0x0000)
+#define qt_rxfdt_base          (0x252600)
+#define qt_rxfdt_mask          (0xFF00FF00)
+#define qt_rxfdt_size          (0x0200)
+#define qt_rxfdt_default       (0x0000)
+
+/* Qt Global Address Constants */ 
+#define qt_global_base         (0x20CA00)
+#define QT_GLOBAL(r)           (int)(qt_global_base + (r))
+#define qt_global_size         (0x0100)
+
+#define IT_ENABLE              QT_GLOBAL(0x0000)
+#define IT_ENABLE_WMASK        (0x0001)
+#define IT_ENABLE_MASK         (0x0001)
+#define IT_ENABLE_DEFAULT      (0x0000)
+#define IT_ENABLE_FMASK        (0x0001)
+#define IR_ENABLE              QT_GLOBAL(0x0004)
+#define IR_ENABLE_WMASK        (0x0001)
+#define IR_ENABLE_MASK         (0x0001)
+#define IR_ENABLE_DEFAULT      (0x0000)
+#define IR_ENABLE_FMASK        (0x0001)
+#define IR_NSC                 QT_GLOBAL(0x0008)
+#define IR_NSC_WMASK           (0x0007)
+#define IR_NSC_MASK            (0x0007)
+#define IR_NSC_DEFAULT         (0x0000)
+#define IR_NSC_FMASK           (0x0007)
+#define IR_PRBS_CTRL           QT_GLOBAL(0x000C)
+#define IR_PRBS_CTRL_WMASK     (0x0003)
+#define IR_PRBS_CTRL_MASK      (0x0003)
+#define IR_PRBS_CTRL_DEFAULT   (0x0000)
+#define IR_PRBS_CTRL_FMASK     (0x0003)
+#define IR_PRBS0               QT_GLOBAL(0x0010)
+#define IR_PRBS0_WMASK         (0xFFFFFFFF)
+#define IR_PRBS0_MASK          (0xFFFFFFFF)
+#define IR_PRBS0_DEFAULT       (0x0000)
+#define IR_PRBS0_FMASK         (0xFFFFFFFF)
+#define IR_PRBS1               QT_GLOBAL(0x0014)
+#define IR_PRBS1_WMASK         (0xFFFFFFFF)
+#define IR_PRBS1_MASK          (0xFFFFFFFF)
+#define IR_PRBS1_DEFAULT       (0x0000)
+#define IR_PRBS1_FMASK         (0xFFFFFFFF)
+#define I_ABGT_OFFSET          QT_GLOBAL(0x0018)
+#define I_ABGT_OFFSET_WMASK    (0x1FFF1FFF)
+#define I_ABGT_OFFSET_MASK     (0x1FFF1FFF)
+#define I_ABGT_OFFSET_DEFAULT  (0x0000)
+#define I_ABGT_OFFSET_FMASK    (0x1FFF1FFF)
+
+/* Qt Qtxpram Address Constants */ 
+#define qt_qtxpram_reg_base    (0x252000)
+#define QT_QTXPRAM_REG(r)      (int)(qt_qtxpram_reg_base + (r))
+#define qt_qtxpram_reg_size    (0x0100)
+
+#define IT_CONFIG              QT_QTXPRAM_REG(0x0000)
+#define IT_CONFIG_WMASK        (0x0077)
+#define IT_CONFIG_MASK         (0x0077)
+#define IT_CONFIG_DEFAULT      (0x0000)
+#define IT_CONFIG_FMASK        (0x0077)
+#define IT_TCM_CTRL            QT_QTXPRAM_REG(0x0004)
+#define IT_TCM_CTRL_WMASK      (0x17FFFFF)
+#define IT_TCM_CTRL_MASK       (0x17FFFFF)
+#define IT_TCM_CTRL_DEFAULT    (0x0000)
+#define IT_TCM_CTRL_FMASK      (0x17FFFFF)
+#define IT_MISC                QT_QTXPRAM_REG(0x0008)
+#define IT_MISC_WMASK          (0xFFFFF0)
+#define IT_MISC_MASK           (0xFFFFF0)
+#define IT_MISC_DEFAULT        (0x0000)
+#define IT_MISC_FMASK          (0xFFFFF0)
+#define IT_ACT_ADDR            QT_QTXPRAM_REG(0x000C)
+#define IT_ACT_ADDR_WMASK      (0xFFF0FFF)
+#define IT_ACT_ADDR_MASK       (0xFFF0FFF)
+#define IT_ACT_ADDR_DEFAULT    (0x0000)
+#define IT_ACT_ADDR_FMASK      (0xFFF0FFF)
+#define IT_LP0_BITS            QT_QTXPRAM_REG(0x0010)
+#define IT_LP0_BITS_WMASK      (0xFFFF)
+#define IT_LP0_BITS_MASK       (0xFFFF)
+#define IT_LP0_BITS_DEFAULT    (0x0000)
+#define IT_LP0_BITS_FMASK      (0xFFFF)
+#define IT_LP1_BITS            QT_QTXPRAM_REG(0x0014)
+#define IT_LP1_BITS_WMASK      (0xFFFF)
+#define IT_LP1_BITS_MASK       (0xFFFF)
+#define IT_LP1_BITS_DEFAULT    (0x0000)
+#define IT_LP1_BITS_FMASK      (0xFFFF)
+#define IT_LP2_BITS            QT_QTXPRAM_REG(0x0018)
+#define IT_LP2_BITS_WMASK      (0xFFFF)
+#define IT_LP2_BITS_MASK       (0xFFFF)
+#define IT_LP2_BITS_DEFAULT    (0x0000)
+#define IT_LP2_BITS_FMASK      (0xFFFF)
+#define IT_DUMMY               QT_QTXPRAM_REG(0x001C)
+#define IT_DUMMY_WMASK         (0xFFFF)
+#define IT_DUMMY_MASK          (0xFFFF)
+#define IT_DUMMY_DEFAULT       (0x0000)
+#define IT_DUMMY_FMASK         (0xFFFF)
+#define IT_LP0_BIT_FIFO        QT_QTXPRAM_REG(0x0020)
+#define IT_LP0_BIT_FIFO_WMASK  (0x07FF)
+#define IT_LP0_BIT_FIFO_MASK   (0x07FF)
+#define IT_LP0_BIT_FIFO_DEFAULT (0x0000)
+#define IT_LP0_BIT_FIFO_FMASK  (0x07FF)
+#define IT_LP1_BIT_FIFO        QT_QTXPRAM_REG(0x0024)
+#define IT_LP1_BIT_FIFO_WMASK  (0x07FF)
+#define IT_LP1_BIT_FIFO_MASK   (0x07FF)
+#define IT_LP1_BIT_FIFO_DEFAULT (0x0000)
+#define IT_LP1_BIT_FIFO_FMASK  (0x07FF)
+#define IT_LP2_BIT_FIFO        QT_QTXPRAM_REG(0x0028)
+#define IT_LP2_BIT_FIFO_WMASK  (0x07FF)
+#define IT_LP2_BIT_FIFO_MASK   (0x07FF)
+#define IT_LP2_BIT_FIFO_DEFAULT (0x0000)
+#define IT_LP2_BIT_FIFO_FMASK  (0x07FF)
+#define IT_PILOT               QT_QTXPRAM_REG(0x002C)
+#define IT_PILOT_WMASK         (0xFFFFFFFF)
+#define IT_PILOT_MASK          (0xFFFFFFFF)
+#define IT_PILOT_DEFAULT       (0x0000)
+#define IT_PILOT_FMASK         (0xFFFFFFFF)
+#define IT_PTINDEX             QT_QTXPRAM_REG(0x0030)
+#define IT_PTINDEX_WMASK       (0x7FFF)
+#define IT_PTINDEX_MASK        (0x7FFF)
+#define IT_PTINDEX_DEFAULT     (0x0000)
+#define IT_PTINDEX_FMASK       (0x7FFF)
+#define IT_PRBS                QT_QTXPRAM_REG(0x0034)
+#define IT_PRBS_WMASK          (0xFFFFFFFF)
+#define IT_PRBS_MASK           (0xFFFFFFFF)
+#define IT_PRBS_DEFAULT        (0x0000)
+#define IT_PRBS_FMASK          (0xFFFFFFFF)
+#define IT_PRBS_MISC           QT_QTXPRAM_REG(0x0038)
+#define IT_PRBS_MISC_WMASK     (0xFFFFFFF8)
+#define IT_PRBS_MISC_MASK      (0xFFFFFFF8)
+#define IT_PRBS_MISC_DEFAULT   (0x0000)
+#define IT_PRBS_MISC_FMASK     (0xFFFFFFF8)
+#define IT_PRBS_POLY           QT_QTXPRAM_REG(0x003C)
+#define IT_PRBS_POLY_WMASK     (0xFFFFFFFF)
+#define IT_PRBS_POLY_MASK      (0xFFFFFFFF)
+#define IT_PRBS_POLY_DEFAULT   (0x0000)
+#define IT_PRBS_POLY_FMASK     (0xFFFFFFFF)
+#define IT_PRBS_DATA0          QT_QTXPRAM_REG(0x0040)
+#define IT_PRBS_DATA0_WMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA0_MASK     (0xFFFFFFFF)
+#define IT_PRBS_DATA0_DEFAULT  (0x0000)
+#define IT_PRBS_DATA0_FMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA1          QT_QTXPRAM_REG(0x0044)
+#define IT_PRBS_DATA1_WMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA1_MASK     (0xFFFFFFFF)
+#define IT_PRBS_DATA1_DEFAULT  (0x0000)
+#define IT_PRBS_DATA1_FMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA2          QT_QTXPRAM_REG(0x0048)
+#define IT_PRBS_DATA2_WMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA2_MASK     (0xFFFFFFFF)
+#define IT_PRBS_DATA2_DEFAULT  (0x0000)
+#define IT_PRBS_DATA2_FMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA3          QT_QTXPRAM_REG(0x004C)
+#define IT_PRBS_DATA3_WMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA3_MASK     (0xFFFFFFFF)
+#define IT_PRBS_DATA3_DEFAULT  (0x0000)
+#define IT_PRBS_DATA3_FMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA4          QT_QTXPRAM_REG(0x0050)
+#define IT_PRBS_DATA4_WMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA4_MASK     (0xFFFFFFFF)
+#define IT_PRBS_DATA4_DEFAULT  (0x0000)
+#define IT_PRBS_DATA4_FMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA5          QT_QTXPRAM_REG(0x0054)
+#define IT_PRBS_DATA5_WMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA5_MASK     (0xFFFFFFFF)
+#define IT_PRBS_DATA5_DEFAULT  (0x0000)
+#define IT_PRBS_DATA5_FMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA6          QT_QTXPRAM_REG(0x0058)
+#define IT_PRBS_DATA6_WMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA6_MASK     (0xFFFFFFFF)
+#define IT_PRBS_DATA6_DEFAULT  (0x0000)
+#define IT_PRBS_DATA6_FMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA7          QT_QTXPRAM_REG(0x005C)
+#define IT_PRBS_DATA7_WMASK    (0xFFFFFFFF)
+#define IT_PRBS_DATA7_MASK     (0xFFFFFFFF)
+#define IT_PRBS_DATA7_DEFAULT  (0x0000)
+#define IT_PRBS_DATA7_FMASK    (0xFFFFFFFF)
+#define IT_REF_GAIN            QT_QTXPRAM_REG(0x0060)
+#define IT_REF_GAIN_WMASK      (0x7FFF)
+#define IT_REF_GAIN_MASK       (0x7FFF)
+#define IT_REF_GAIN_DEFAULT    (0x0000)
+#define IT_REF_GAIN_FMASK      (0x7FFF)
+#define IT_NYQ_TONE_DATA       QT_QTXPRAM_REG(0x0064)
+#define IT_NYQ_TONE_DATA_WMASK (0xFFFFFFFF)
+#define IT_NYQ_TONE_DATA_MASK  (0xFFFFFFFF)
+#define IT_NYQ_TONE_DATA_DEFAULT (0x0000)
+#define IT_NYQ_TONE_DATA_FMASK (0xFFFFFFFF)
+#define IT_TXCG_0              QT_QTXPRAM_REG(0x0068)
+#define IT_TXCG_0_WMASK        (0x7FFFF)
+#define IT_TXCG_0_MASK         (0x7FFFF)
+#define IT_TXCG_0_DEFAULT      (0x0000)
+#define IT_TXCG_0_FMASK        (0x7FFFF)
+#define IT_TXCG_1              QT_QTXPRAM_REG(0x006C)
+#define IT_TXCG_1_WMASK        (0x7FFFF)
+#define IT_TXCG_1_MASK         (0x7FFFF)
+#define IT_TXCG_1_DEFAULT      (0x0000)
+#define IT_TXCG_1_FMASK        (0x7FFFF)
+#define IT_TXCG_2              QT_QTXPRAM_REG(0x0070)
+#define IT_TXCG_2_WMASK        (0x7FFFF)
+#define IT_TXCG_2_MASK         (0x7FFFF)
+#define IT_TXCG_2_DEFAULT      (0x0000)
+#define IT_TXCG_2_FMASK        (0x7FFFF)
+#define IT_TXCG_3              QT_QTXPRAM_REG(0x0074)
+#define IT_TXCG_3_WMASK        (0x7FFFF)
+#define IT_TXCG_3_MASK         (0x7FFFF)
+#define IT_TXCG_3_DEFAULT      (0x0000)
+#define IT_TXCG_3_FMASK        (0x7FFFF)
+#define IT_TXCG_4              QT_QTXPRAM_REG(0x0078)
+#define IT_TXCG_4_WMASK        (0x7FFFF)
+#define IT_TXCG_4_MASK         (0x7FFFF)
+#define IT_TXCG_4_DEFAULT      (0x0000)
+#define IT_TXCG_4_FMASK        (0x7FFFF)
+#define IT_TXCG_5              QT_QTXPRAM_REG(0x007C)
+#define IT_TXCG_5_WMASK        (0x7FFFF)
+#define IT_TXCG_5_MASK         (0x7FFFF)
+#define IT_TXCG_5_DEFAULT      (0x0000)
+#define IT_TXCG_5_FMASK        (0x7FFFF)
+#define IT_TXCG_6              QT_QTXPRAM_REG(0x0080)
+#define IT_TXCG_6_WMASK        (0x7FFFF)
+#define IT_TXCG_6_MASK         (0x7FFFF)
+#define IT_TXCG_6_DEFAULT      (0x0000)
+#define IT_TXCG_6_FMASK        (0x7FFFF)
+#define IT_TXCG_7              QT_QTXPRAM_REG(0x0084)
+#define IT_TXCG_7_WMASK        (0x7FFFF)
+#define IT_TXCG_7_MASK         (0x7FFFF)
+#define IT_TXCG_7_DEFAULT      (0x0000)
+#define IT_TXCG_7_FMASK        (0x7FFFF)
+#define IT_TXCG_8              QT_QTXPRAM_REG(0x0088)
+#define IT_TXCG_8_WMASK        (0x7FFFF)
+#define IT_TXCG_8_MASK         (0x7FFFF)
+#define IT_TXCG_8_DEFAULT      (0x0000)
+#define IT_TXCG_8_FMASK        (0x7FFFF)
+#define IT_TXCG_9              QT_QTXPRAM_REG(0x008C)
+#define IT_TXCG_9_WMASK        (0x7FFFF)
+#define IT_TXCG_9_MASK         (0x7FFFF)
+#define IT_TXCG_9_DEFAULT      (0x0000)
+#define IT_TXCG_9_FMASK        (0x7FFFF)
+#define IT_TXCG_10             QT_QTXPRAM_REG(0x0090)
+#define IT_TXCG_10_WMASK       (0x7FFFF)
+#define IT_TXCG_10_MASK        (0x7FFFF)
+#define IT_TXCG_10_DEFAULT     (0x0000)
+#define IT_TXCG_10_FMASK       (0x7FFFF)
+#define IT_TXCG_11             QT_QTXPRAM_REG(0x0094)
+#define IT_TXCG_11_WMASK       (0x7FFFF)
+#define IT_TXCG_11_MASK        (0x7FFFF)
+#define IT_TXCG_11_DEFAULT     (0x0000)
+#define IT_TXCG_11_FMASK       (0x7FFFF)
+#define IT_TXCG_12             QT_QTXPRAM_REG(0x0098)
+#define IT_TXCG_12_WMASK       (0x7FFFF)
+#define IT_TXCG_12_MASK        (0x7FFFF)
+#define IT_TXCG_12_DEFAULT     (0x0000)
+#define IT_TXCG_12_FMASK       (0x7FFFF)
+#define IT_TXCG_13             QT_QTXPRAM_REG(0x009C)
+#define IT_TXCG_13_WMASK       (0x7FFFF)
+#define IT_TXCG_13_MASK        (0x7FFFF)
+#define IT_TXCG_13_DEFAULT     (0x0000)
+#define IT_TXCG_13_FMASK       (0x7FFFF)
+#define IT_TXCG_14             QT_QTXPRAM_REG(0x00A0)
+#define IT_TXCG_14_WMASK       (0x7FFFF)
+#define IT_TXCG_14_MASK        (0x7FFFF)
+#define IT_TXCG_14_DEFAULT     (0x0000)
+#define IT_TXCG_14_FMASK       (0x7FFFF)
+#define IT_TXCG_15             QT_QTXPRAM_REG(0x00A4)
+#define IT_TXCG_15_WMASK       (0x7FFFF)
+#define IT_TXCG_15_MASK        (0x7FFFF)
+#define IT_TXCG_15_DEFAULT     (0x0000)
+#define IT_TXCG_15_FMASK       (0x7FFFF)
+#define IT_IFFTZ_RNG0          QT_QTXPRAM_REG(0x00A8)
+#define IT_IFFTZ_RNG0_WMASK    (0x1FFFFFF)
+#define IT_IFFTZ_RNG0_MASK     (0x1FFFFFF)
+#define IT_IFFTZ_RNG0_DEFAULT  (0x0000)
+#define IT_IFFTZ_RNG0_FMASK    (0x1FFFFFF)
+#define IT_IFFTZ_RNG1          QT_QTXPRAM_REG(0x00AC)
+#define IT_IFFTZ_RNG1_WMASK    (0x1FFFFFF)
+#define IT_IFFTZ_RNG1_MASK     (0x1FFFFFF)
+#define IT_IFFTZ_RNG1_DEFAULT  (0x0000)
+#define IT_IFFTZ_RNG1_FMASK    (0x1FFFFFF)
+#define IT_IFFTZ_RNG2          QT_QTXPRAM_REG(0x00B0)
+#define IT_IFFTZ_RNG2_WMASK    (0x1FFFFFF)
+#define IT_IFFTZ_RNG2_MASK     (0x1FFFFFF)
+#define IT_IFFTZ_RNG2_DEFAULT  (0x0000)
+#define IT_IFFTZ_RNG2_FMASK    (0x1FFFFFF)
+#define IT_IFFTZ_RNG3          QT_QTXPRAM_REG(0x00B4)
+#define IT_IFFTZ_RNG3_WMASK    (0x1FFFFFF)
+#define IT_IFFTZ_RNG3_MASK     (0x1FFFFFF)
+#define IT_IFFTZ_RNG3_DEFAULT  (0x0000)
+#define IT_IFFTZ_RNG3_FMASK    (0x1FFFFFF)
+#define IT_IFFTZ_RNG4          QT_QTXPRAM_REG(0x00B8)
+#define IT_IFFTZ_RNG4_WMASK    (0x1FFFFFF)
+#define IT_IFFTZ_RNG4_MASK     (0x1FFFFFF)
+#define IT_IFFTZ_RNG4_DEFAULT  (0x0000)
+#define IT_IFFTZ_RNG4_FMASK    (0x1FFFFFF)
+#define IT_IFFTZ_RNG5          QT_QTXPRAM_REG(0x00BC)
+#define IT_IFFTZ_RNG5_WMASK    (0x1FFFFFF)
+#define IT_IFFTZ_RNG5_MASK     (0x1FFFFFF)
+#define IT_IFFTZ_RNG5_DEFAULT  (0x0000)
+#define IT_IFFTZ_RNG5_FMASK    (0x1FFFFFF)
+#define IT_TONE0_DATA          QT_QTXPRAM_REG(0x00C0)
+#define IT_TONE0_DATA_WMASK    (0xFFFFFFFF)
+#define IT_TONE0_DATA_MASK     (0xFFFFFFFF)
+#define IT_TONE0_DATA_DEFAULT  (0x0000)
+#define IT_TONE0_DATA_FMASK    (0xFFFFFFFF)
+#define IT_DCI_CTRL            QT_QTXPRAM_REG(0x00C4)
+#define IT_DCI_CTRL_WMASK      (0x1FFFFFF)
+#define IT_DCI_CTRL_MASK       (0x1FFFFFF)
+#define IT_DCI_CTRL_DEFAULT    (0x0000)
+#define IT_DCI_CTRL_FMASK      (0x1FFFFFF)
+
+/* Qt Qrxpram Address Constants */ 
+#define qt_qrxpram_reg_base    (0x252400)
+#define QT_QRXPRAM_REG(r)      (int)(qt_qrxpram_reg_base + (r))
+#define qt_qrxpram_reg_size    (0x0100)
+
+#define IR_CONFIG              QT_QRXPRAM_REG(0x0000)
+#define IR_CONFIG_WMASK        (0x0FFF)
+#define IR_CONFIG_MASK         (0x0FFF)
+#define IR_CONFIG_DEFAULT      (0x0000)
+#define IR_CONFIG_FMASK        (0x0FFF)
+#define IR_TCM_CTRL            QT_QRXPRAM_REG(0x0004)
+#define IR_TCM_CTRL_WMASK      (0x17FFFFF)
+#define IR_TCM_CTRL_MASK       (0x17FFFFF)
+#define IR_TCM_CTRL_DEFAULT    (0x0000)
+#define IR_TCM_CTRL_FMASK      (0x17FFFFF)
+#define IR_MISC                QT_QRXPRAM_REG(0x0008)
+#define IR_MISC_WMASK          (0x7FEFFFE0)
+#define IR_MISC_MASK           (0x7FEFFFE0)
+#define IR_MISC_DEFAULT        (0x0000)
+#define IR_MISC_FMASK          (0x7FEFFFE0)
+#define IR_ACT_ADDR            QT_QRXPRAM_REG(0x000C)
+#define IR_ACT_ADDR_WMASK      (0xFFF0FFF)
+#define IR_ACT_ADDR_MASK       (0xFFF0FFF)
+#define IR_ACT_ADDR_DEFAULT    (0x0000)
+#define IR_ACT_ADDR_FMASK      (0xFFF0FFF)
+#define IR_LP0_BITS            QT_QRXPRAM_REG(0x0010)
+#define IR_LP0_BITS_WMASK      (0xFFFF)
+#define IR_LP0_BITS_MASK       (0xFFFF)
+#define IR_LP0_BITS_DEFAULT    (0x0000)
+#define IR_LP0_BITS_FMASK      (0xFFFF)
+#define IR_LP1_BITS            QT_QRXPRAM_REG(0x0014)
+#define IR_LP1_BITS_WMASK      (0xFFFF)
+#define IR_LP1_BITS_MASK       (0xFFFF)
+#define IR_LP1_BITS_DEFAULT    (0x0000)
+#define IR_LP1_BITS_FMASK      (0xFFFF)
+#define IR_LP2_BITS            QT_QRXPRAM_REG(0x0018)
+#define IR_LP2_BITS_WMASK      (0xFFFF)
+#define IR_LP2_BITS_MASK       (0xFFFF)
+#define IR_LP2_BITS_DEFAULT    (0x0000)
+#define IR_LP2_BITS_FMASK      (0xFFFF)
+#define IR_DUMMY               QT_QRXPRAM_REG(0x001C)
+#define IR_DUMMY_WMASK         (0xFFFF)
+#define IR_DUMMY_MASK          (0xFFFF)
+#define IR_DUMMY_DEFAULT       (0x0000)
+#define IR_DUMMY_FMASK         (0xFFFF)
+#define IR_LP0_BIT_FIFO        QT_QRXPRAM_REG(0x0020)
+#define IR_LP0_BIT_FIFO_WMASK  (0x07FF)
+#define IR_LP0_BIT_FIFO_MASK   (0x07FF)
+#define IR_LP0_BIT_FIFO_DEFAULT (0x0000)
+#define IR_LP0_BIT_FIFO_FMASK  (0x07FF)
+#define IR_LP1_BIT_FIFO        QT_QRXPRAM_REG(0x0024)
+#define IR_LP1_BIT_FIFO_WMASK  (0x07FF)
+#define IR_LP1_BIT_FIFO_MASK   (0x07FF)
+#define IR_LP1_BIT_FIFO_DEFAULT (0x0000)
+#define IR_LP1_BIT_FIFO_FMASK  (0x07FF)
+#define IR_LP2_BIT_FIFO        QT_QRXPRAM_REG(0x0028)
+#define IR_LP2_BIT_FIFO_WMASK  (0x07FF)
+#define IR_LP2_BIT_FIFO_MASK   (0x07FF)
+#define IR_LP2_BIT_FIFO_DEFAULT (0x0000)
+#define IR_LP2_BIT_FIFO_FMASK  (0x07FF)
+#define IR_DEROT_MISC          QT_QRXPRAM_REG(0x002C)
+#define IR_DEROT_MISC_WMASK    (0x7FFF)
+#define IR_DEROT_MISC_MASK     (0x7FFF)
+#define IR_DEROT_MISC_DEFAULT  (0x0000)
+#define IR_DEROT_MISC_FMASK    (0x7FFF)
+#define IR_DEROT_POLY          QT_QRXPRAM_REG(0x0030)
+#define IR_DEROT_POLY_WMASK    (0xFFFFFFFF)
+#define IR_DEROT_POLY_MASK     (0xFFFFFFFF)
+#define IR_DEROT_POLY_DEFAULT  (0x0000)
+#define IR_DEROT_POLY_FMASK    (0xFFFFFFFF)
+#define IR_FD_RNG0             QT_QRXPRAM_REG(0x0034)
+#define IR_FD_RNG0_WMASK       (0xBFFFFFFF)
+#define IR_FD_RNG0_MASK        (0xBFFFFFFF)
+#define IR_FD_RNG0_DEFAULT     (0x0000)
+#define IR_FD_RNG0_FMASK       (0xBFFFFFFF)
+#define IR_FD_RNG1             QT_QRXPRAM_REG(0x0038)
+#define IR_FD_RNG1_WMASK       (0xBFFFFFFF)
+#define IR_FD_RNG1_MASK        (0xBFFFFFFF)
+#define IR_FD_RNG1_DEFAULT     (0x0000)
+#define IR_FD_RNG1_FMASK       (0xBFFFFFFF)
+#define IR_FD_RNG1_BASE        QT_QRXPRAM_REG(0x003C)
+#define IR_FD_RNG1_BASE_WMASK  (0x0FFF)
+#define IR_FD_RNG1_BASE_MASK   (0x0FFF)
+#define IR_FD_RNG1_BASE_DEFAULT (0x0000)
+#define IR_FD_RNG1_BASE_FMASK  (0x0FFF)
+#define IR_NPR_IIBRAM          QT_QRXPRAM_REG(0x0040)
+#define IR_NPR_IIBRAM_WMASK    (0x8000FFFF)
+#define IR_NPR_IIBRAM_MASK     (0x8000FFFF)
+#define IR_NPR_IIBRAM_DEFAULT  (0x0000)
+#define IR_NPR_IIBRAM_FMASK    (0x8000FFFF)
+#define IR_QUAD0               QT_QRXPRAM_REG(0x0044)
+#define IR_QUAD0_WMASK         (0xFFFFFFFF)
+#define IR_QUAD0_MASK          (0xFFFFFFFF)
+#define IR_QUAD0_DEFAULT       (0x0000)
+#define IR_QUAD0_FMASK         (0xFFFFFFFF)
+#define IR_QUAD1               QT_QRXPRAM_REG(0x0048)
+#define IR_QUAD1_WMASK         (0xFFFFFFFF)
+#define IR_QUAD1_MASK          (0xFFFFFFFF)
+#define IR_QUAD1_DEFAULT       (0x0000)
+#define IR_QUAD1_FMASK         (0xFFFFFFFF)
+#define IR_SLOWDOWN            QT_QRXPRAM_REG(0x004C)
+#define IR_SLOWDOWN_WMASK      (0x00FF)
+#define IR_SLOWDOWN_MASK       (0x00FF)
+#define IR_SLOWDOWN_DEFAULT    (0x0000)
+#define IR_SLOWDOWN_FMASK      (0x00FF)
+#define IR_PTINDEX             QT_QRXPRAM_REG(0x0050)
+#define IR_PTINDEX_WMASK       (0x1FFF)
+#define IR_PTINDEX_MASK        (0x1FFF)
+#define IR_PTINDEX_DEFAULT     (0x0000)
+#define IR_PTINDEX_FMASK       (0x1FFF)
+#define IR_PILOT               QT_QRXPRAM_REG(0x0054)
+#define IR_PILOT_WMASK         (0xFFFFFFFF)
+#define IR_PILOT_MASK          (0xFFFFFFFF)
+#define IR_PILOT_DEFAULT       (0x0000)
+#define IR_PILOT_FMASK         (0xFFFFFFFF)
+#define IR_FDQADAPT            QT_QRXPRAM_REG(0x0058)
+#define IR_FDQADAPT_WMASK      (0x73FF)
+#define IR_FDQADAPT_MASK       (0x73FF)
+#define IR_FDQADAPT_DEFAULT    (0x0000)
+#define IR_FDQADAPT_FMASK      (0x73FF)
+#define IR_VECPOW_L            QT_QRXPRAM_REG(0x005C)
+#define IR_VECPOW_L_WMASK      (0xFFFFFFFF)
+#define IR_VECPOW_L_MASK       (0xFFFFFFFF)
+#define IR_VECPOW_L_DEFAULT    (0x0000)
+#define IR_VECPOW_L_FMASK      (0xFFFFFFFF)
+#define IR_VECPOW_H            QT_QRXPRAM_REG(0x0060)
+#define IR_VECPOW_H_WMASK      (0x03FF)
+#define IR_VECPOW_H_MASK       (0x03FF)
+#define IR_VECPOW_H_DEFAULT    (0x0000)
+#define IR_VECPOW_H_FMASK      (0x03FF)
+#define IR_RMETRIC_CTL         QT_QRXPRAM_REG(0x0064)
+#define IR_RMETRIC_CTL_WMASK   (0x001F)
+#define IR_RMETRIC_CTL_MASK    (0x001F)
+#define IR_RMETRIC_CTL_DEFAULT (0x0000)
+#define IR_RMETRIC_CTL_FMASK   (0x001F)
+#define IR_RMETRIC_VAL         QT_QRXPRAM_REG(0x0068)
+#define IR_RMETRIC_VAL_WMASK   (0x00FF)
+#define IR_RMETRIC_VAL_MASK    (0x00FF)
+#define IR_RMETRIC_VAL_DEFAULT (0x0000)
+#define IR_RMETRIC_VAL_FMASK   (0x00FF)
+#define IR_RXCG_0              QT_QRXPRAM_REG(0x006C)
+#define IR_RXCG_0_WMASK        (0x7FFFF)
+#define IR_RXCG_0_MASK         (0x7FFFF)
+#define IR_RXCG_0_DEFAULT      (0x0000)
+#define IR_RXCG_0_FMASK        (0x7FFFF)
+#define IR_RXCG_1              QT_QRXPRAM_REG(0x0070)
+#define IR_RXCG_1_WMASK        (0x7FFFF)
+#define IR_RXCG_1_MASK         (0x7FFFF)
+#define IR_RXCG_1_DEFAULT      (0x0000)
+#define IR_RXCG_1_FMASK        (0x7FFFF)
+#define IR_RXCG_2              QT_QRXPRAM_REG(0x0074)
+#define IR_RXCG_2_WMASK        (0x7FFFF)
+#define IR_RXCG_2_MASK         (0x7FFFF)
+#define IR_RXCG_2_DEFAULT      (0x0000)
+#define IR_RXCG_2_FMASK        (0x7FFFF)
+#define IR_RXCG_3              QT_QRXPRAM_REG(0x0078)
+#define IR_RXCG_3_WMASK        (0x7FFFF)
+#define IR_RXCG_3_MASK         (0x7FFFF)
+#define IR_RXCG_3_DEFAULT      (0x0000)
+#define IR_RXCG_3_FMASK        (0x7FFFF)
+#define IR_RXCG_4              QT_QRXPRAM_REG(0x007C)
+#define IR_RXCG_4_WMASK        (0x7FFFF)
+#define IR_RXCG_4_MASK         (0x7FFFF)
+#define IR_RXCG_4_DEFAULT      (0x0000)
+#define IR_RXCG_4_FMASK        (0x7FFFF)
+#define IR_RXCG_5              QT_QRXPRAM_REG(0x0080)
+#define IR_RXCG_5_WMASK        (0x7FFFF)
+#define IR_RXCG_5_MASK         (0x7FFFF)
+#define IR_RXCG_5_DEFAULT      (0x0000)
+#define IR_RXCG_5_FMASK        (0x7FFFF)
+#define IR_RXCG_6              QT_QRXPRAM_REG(0x0084)
+#define IR_RXCG_6_WMASK        (0x7FFFF)
+#define IR_RXCG_6_MASK         (0x7FFFF)
+#define IR_RXCG_6_DEFAULT      (0x0000)
+#define IR_RXCG_6_FMASK        (0x7FFFF)
+#define IR_RXCG_7              QT_QRXPRAM_REG(0x0088)
+#define IR_RXCG_7_WMASK        (0x7FFFF)
+#define IR_RXCG_7_MASK         (0x7FFFF)
+#define IR_RXCG_7_DEFAULT      (0x0000)
+#define IR_RXCG_7_FMASK        (0x7FFFF)
+#define IR_RXCG_8              QT_QRXPRAM_REG(0x008C)
+#define IR_RXCG_8_WMASK        (0x7FFFF)
+#define IR_RXCG_8_MASK         (0x7FFFF)
+#define IR_RXCG_8_DEFAULT      (0x0000)
+#define IR_RXCG_8_FMASK        (0x7FFFF)
+#define IR_RXCG_9              QT_QRXPRAM_REG(0x0090)
+#define IR_RXCG_9_WMASK        (0x7FFFF)
+#define IR_RXCG_9_MASK         (0x7FFFF)
+#define IR_RXCG_9_DEFAULT      (0x0000)
+#define IR_RXCG_9_FMASK        (0x7FFFF)
+#define IR_RXCG_10             QT_QRXPRAM_REG(0x0094)
+#define IR_RXCG_10_WMASK       (0x7FFFF)
+#define IR_RXCG_10_MASK        (0x7FFFF)
+#define IR_RXCG_10_DEFAULT     (0x0000)
+#define IR_RXCG_10_FMASK       (0x7FFFF)
+#define IR_RXCG_11             QT_QRXPRAM_REG(0x0098)
+#define IR_RXCG_11_WMASK       (0x7FFFF)
+#define IR_RXCG_11_MASK        (0x7FFFF)
+#define IR_RXCG_11_DEFAULT     (0x0000)
+#define IR_RXCG_11_FMASK       (0x7FFFF)
+#define IR_RXCG_12             QT_QRXPRAM_REG(0x009C)
+#define IR_RXCG_12_WMASK       (0x7FFFF)
+#define IR_RXCG_12_MASK        (0x7FFFF)
+#define IR_RXCG_12_DEFAULT     (0x0000)
+#define IR_RXCG_12_FMASK       (0x7FFFF)
+#define IR_RXCG_13             QT_QRXPRAM_REG(0x00A0)
+#define IR_RXCG_13_WMASK       (0x7FFFF)
+#define IR_RXCG_13_MASK        (0x7FFFF)
+#define IR_RXCG_13_DEFAULT     (0x0000)
+#define IR_RXCG_13_FMASK       (0x7FFFF)
+#define IR_RXCG_14             QT_QRXPRAM_REG(0x00A4)
+#define IR_RXCG_14_WMASK       (0x7FFFF)
+#define IR_RXCG_14_MASK        (0x7FFFF)
+#define IR_RXCG_14_DEFAULT     (0x0000)
+#define IR_RXCG_14_FMASK       (0x7FFFF)
+#define IR_RXCG_15             QT_QRXPRAM_REG(0x00A8)
+#define IR_RXCG_15_WMASK       (0x7FFFF)
+#define IR_RXCG_15_MASK        (0x7FFFF)
+#define IR_RXCG_15_DEFAULT     (0x0000)
+#define IR_RXCG_15_FMASK       (0x7FFFF)
+
+/* Qtp Memory Address Constants */ 
+#define qtp_ibat_base          (0x244000)
+#define qtp_ibat_mask          (0xF0F0F0F)
+#define qtp_ibat_size          (0x1000)
+#define qtp_ibat_default       (0x0000)
+#define qtp_igst_base          (0x246000)
+#define qtp_igst_mask          (0xFFFFFFFF)
+#define qtp_igst_size          (0x2000)
+#define qtp_igst_default       (0x0000)
+#define qtp_iegt_base          (0x248000)
+#define qtp_iegt_mask          (0xF0F0F0F)
+#define qtp_iegt_size          (0x1000)
+#define qtp_iegt_default       (0x0000)
+#define qtp_itot_base          (0x24A000)
+#define qtp_itot_mask          (0xFFF0FFF)
+#define qtp_itot_size          (0x2000)
+#define qtp_itot_default       (0x0000)
+#define qtp_ifbt_base          (0x24C000)
+#define qtp_ifbt_mask          (0xFFF0FFF)
+#define qtp_ifbt_size          (0x0080)
+#define qtp_ifbt_default       (0x0000)
+#define qtp_txpram_base        (0x252800)
+#define qtp_txpram_mask        (0xFFFFFFFF)
+#define qtp_txpram_size        (0x0040)
+#define qtp_txpram_default     (0x0000)
+#define qtp_rxpram_base        (0x252840)
+#define qtp_rxpram_mask        (0xFFFFFFFF)
+#define qtp_rxpram_size        (0x0040)
+#define qtp_rxpram_default     (0x0000)
+
+/* Qtp Global Address Constants */ 
+#define qtp_global_base        (0x20CB00)
+#define QTP_GLOBAL(r)          (int)(qtp_global_base + (r))
+#define qtp_global_size        (0x0100)
+
+#define QTP_CONFIG             QTP_GLOBAL(0x0000)
+#define QTP_CONFIG_WMASK       (0x0007)
+#define QTP_CONFIG_MASK        (0x0007)
+#define QTP_CONFIG_DEFAULT     (0x0000)
+#define QTP_CONFIG_FMASK       (0x0007)
+#define QTP_STATUS             QTP_GLOBAL(0x0004)
+#define QTP_STATUS_WMASK       (0x0003)
+#define QTP_STATUS_MASK        (0x0003)
+#define QTP_STATUS_DEFAULT     (0x0000)
+#define QTP_STATUS_FMASK       (0x0000)
+#define QTP_TX_PRBS_DATA0      QTP_GLOBAL(0x0008)
+#define QTP_TX_PRBS_DATA0_WMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA0_MASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA0_DEFAULT (0x0000)
+#define QTP_TX_PRBS_DATA0_FMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA1      QTP_GLOBAL(0x000C)
+#define QTP_TX_PRBS_DATA1_WMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA1_MASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA1_DEFAULT (0x0000)
+#define QTP_TX_PRBS_DATA1_FMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA2      QTP_GLOBAL(0x0010)
+#define QTP_TX_PRBS_DATA2_WMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA2_MASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA2_DEFAULT (0x0000)
+#define QTP_TX_PRBS_DATA2_FMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA3      QTP_GLOBAL(0x0014)
+#define QTP_TX_PRBS_DATA3_WMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA3_MASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA3_DEFAULT (0x0000)
+#define QTP_TX_PRBS_DATA3_FMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA4      QTP_GLOBAL(0x0018)
+#define QTP_TX_PRBS_DATA4_WMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA4_MASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA4_DEFAULT (0x0000)
+#define QTP_TX_PRBS_DATA4_FMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA5      QTP_GLOBAL(0x001C)
+#define QTP_TX_PRBS_DATA5_WMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA5_MASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA5_DEFAULT (0x0000)
+#define QTP_TX_PRBS_DATA5_FMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA6      QTP_GLOBAL(0x0020)
+#define QTP_TX_PRBS_DATA6_WMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA6_MASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA6_DEFAULT (0x0000)
+#define QTP_TX_PRBS_DATA6_FMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA7      QTP_GLOBAL(0x0024)
+#define QTP_TX_PRBS_DATA7_WMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA7_MASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_DATA7_DEFAULT (0x0000)
+#define QTP_TX_PRBS_DATA7_FMASK (0xFFFFFFFF)
+
+/* Qtp Txpram Address Constants */ 
+#define qtp_txpram_reg_base    (0x252800)
+#define QTP_TXPRAM_REG(r)      (int)(qtp_txpram_reg_base + (r))
+#define qtp_txpram_reg_size    (0x0100)
+
+#define QTP_TX_CTRL            QTP_TXPRAM_REG(0x0000)
+#define QTP_TX_CTRL_WMASK      (0x3FFF)
+#define QTP_TX_CTRL_MASK       (0x3FFF)
+#define QTP_TX_CTRL_DEFAULT    (0x0000)
+#define QTP_TX_CTRL_FMASK      (0x3FFF)
+#define QTP_TXTC_CTRL          QTP_TXPRAM_REG(0x0004)
+#define QTP_TXTC_CTRL_WMASK    (0x3FFFFFFF)
+#define QTP_TXTC_CTRL_MASK     (0x3FFFFFFF)
+#define QTP_TXTC_CTRL_DEFAULT  (0x0000)
+#define QTP_TXTC_CTRL_FMASK    (0x3FFFFFFF)
+#define QTP_TXTC_TOT_AD        QTP_TXPRAM_REG(0x0008)
+#define QTP_TXTC_TOT_AD_WMASK  (0xFFFFFF)
+#define QTP_TXTC_TOT_AD_MASK   (0xFFFFFF)
+#define QTP_TXTC_TOT_AD_DEFAULT (0x0000)
+#define QTP_TXTC_TOT_AD_FMASK  (0xFFFFFF)
+#define QTP_TXTC_ACT_AD        QTP_TXPRAM_REG(0x000C)
+#define QTP_TXTC_ACT_AD_WMASK  (0xFFFFFF)
+#define QTP_TXTC_ACT_AD_MASK   (0xFFFFFF)
+#define QTP_TXTC_ACT_AD_DEFAULT (0x0000)
+#define QTP_TXTC_ACT_AD_FMASK  (0xFFFFFF)
+#define QTP_TX_PRBS            QTP_TXPRAM_REG(0x0010)
+#define QTP_TX_PRBS_WMASK      (0xFFFFFFFF)
+#define QTP_TX_PRBS_MASK       (0xFFFFFFFF)
+#define QTP_TX_PRBS_DEFAULT    (0x0000)
+#define QTP_TX_PRBS_FMASK      (0xFFFFFFFF)
+#define QTP_TX_PRBS_MISC       QTP_TXPRAM_REG(0x0014)
+#define QTP_TX_PRBS_MISC_WMASK (0xFFFFFDF0)
+#define QTP_TX_PRBS_MISC_MASK  (0xFFFFFDF0)
+#define QTP_TX_PRBS_MISC_DEFAULT (0x0000)
+#define QTP_TX_PRBS_MISC_FMASK (0xFFFFFDF0)
+#define QTP_TX_PRBS_POLY       QTP_TXPRAM_REG(0x0018)
+#define QTP_TX_PRBS_POLY_WMASK (0xFFFFFFFF)
+#define QTP_TX_PRBS_POLY_MASK  (0xFFFFFFFF)
+#define QTP_TX_PRBS_POLY_DEFAULT (0x0000)
+#define QTP_TX_PRBS_POLY_FMASK (0xFFFFFFFF)
+
+/* Qtp Rxpram Address Constants */ 
+#define qtp_rxpram_reg_base    (0x252840)
+#define QTP_RXPRAM_REG(r)      (int)(qtp_rxpram_reg_base + (r))
+#define qtp_rxpram_reg_size    (0x0100)
+
+#define QTP_RX_CTRL            QTP_RXPRAM_REG(0x0000)
+#define QTP_RX_CTRL_WMASK      (0x3FFF)
+#define QTP_RX_CTRL_MASK       (0x3FFF)
+#define QTP_RX_CTRL_DEFAULT    (0x0000)
+#define QTP_RX_CTRL_FMASK      (0x3FFF)
+#define QTP_RXTC_CTRL          QTP_RXPRAM_REG(0x0004)
+#define QTP_RXTC_CTRL_WMASK    (0x3FFFFFFF)
+#define QTP_RXTC_CTRL_MASK     (0x3FFFFFFF)
+#define QTP_RXTC_CTRL_DEFAULT  (0x0000)
+#define QTP_RXTC_CTRL_FMASK    (0x3FFFFFFF)
+#define QTP_RXTC_TOT_AD        QTP_RXPRAM_REG(0x0008)
+#define QTP_RXTC_TOT_AD_WMASK  (0xFFFFFF)
+#define QTP_RXTC_TOT_AD_MASK   (0xFFFFFF)
+#define QTP_RXTC_TOT_AD_DEFAULT (0x0000)
+#define QTP_RXTC_TOT_AD_FMASK  (0xFFFFFF)
+#define QTP_RXTC_ACT_AD        QTP_RXPRAM_REG(0x000C)
+#define QTP_RXTC_ACT_AD_WMASK  (0xFFFFFF)
+#define QTP_RXTC_ACT_AD_MASK   (0xFFFFFF)
+#define QTP_RXTC_ACT_AD_DEFAULT (0x0000)
+#define QTP_RXTC_ACT_AD_FMASK  (0xFFFFFF)
+#define QTP_RX_PRBS            QTP_RXPRAM_REG(0x0010)
+#define QTP_RX_PRBS_WMASK      (0xFFFFFFFF)
+#define QTP_RX_PRBS_MASK       (0xFFFFFFFF)
+#define QTP_RX_PRBS_DEFAULT    (0x0000)
+#define QTP_RX_PRBS_FMASK      (0xFFFFFFFF)
+#define QTP_RX_PRBS_MISC       QTP_RXPRAM_REG(0x0014)
+#define QTP_RX_PRBS_MISC_WMASK (0x7DF0)
+#define QTP_RX_PRBS_MISC_MASK  (0x7DF0)
+#define QTP_RX_PRBS_MISC_DEFAULT (0x0000)
+#define QTP_RX_PRBS_MISC_FMASK (0x7DF0)
+#define QTP_RX_PRBS_POLY       QTP_RXPRAM_REG(0x0018)
+#define QTP_RX_PRBS_POLY_WMASK (0xFFFFFFFF)
+#define QTP_RX_PRBS_POLY_MASK  (0xFFFFFFFF)
+#define QTP_RX_PRBS_POLY_DEFAULT (0x0000)
+#define QTP_RX_PRBS_POLY_FMASK (0xFFFFFFFF)
+#define QTP_RX_PRBS_OFFSET     QTP_RXPRAM_REG(0x001C)
+#define QTP_RX_PRBS_OFFSET_WMASK (0xFFF0FFF)
+#define QTP_RX_PRBS_OFFSET_MASK (0xFFF0FFF)
+#define QTP_RX_PRBS_OFFSET_DEFAULT (0x0000)
+#define QTP_RX_PRBS_OFFSET_FMASK (0xFFF0FFF)
+
+/* Vfdf Memory Address Constants */ 
+#define vfdf_decimco_base      (0x200000)
+#define vfdf_decimco_mask      (0xFFFFFFFF)
+#define vfdf_decimco_size      (0x0120)
+#define vfdf_decimco_default   (0x0000)
+#define vfdf_decimps_base      (0x200800)
+#define vfdf_decimps_mask      (0xFFFFFFFF)
+#define vfdf_decimps_size      (0x0220)
+#define vfdf_decimps_default   (0x0000)
+#define vfdf_rxwincops_base    (0x201000)
+#define vfdf_rxwincops_mask    (0xFFFFFFFF)
+#define vfdf_rxwincops_size    (0x0300)
+#define vfdf_rxwincops_default (0x0000)
+#define vfdf_txwincops_base    (0x201800)
+#define vfdf_txwincops_mask    (0xFFFFFFFF)
+#define vfdf_txwincops_size    (0x0480)
+#define vfdf_txwincops_default (0x0000)
+#define vfdf_dectdqps_base     (0x202000)
+#define vfdf_dectdqps_mask     (0xFFFFFFFF)
+#define vfdf_dectdqps_size     (0x0800)
+#define vfdf_dectdqps_default  (0x0000)
+#define vfdf_dectdqco_base     (0x202800)
+#define vfdf_dectdqco_mask     (0xFFFFFFFF)
+#define vfdf_dectdqco_size     (0x0600)
+#define vfdf_dectdqco_default  (0x0000)
+#define vfdf_txiir_co_base     (0x204000)
+#define vfdf_txiir_co_mask     (0x3FFFFF)
+#define vfdf_txiir_co_size     (0x007C)
+#define vfdf_txiir_co_default  (0x0000)
+#define vfdf_rxiir_co_base     (0x204100)
+#define vfdf_rxiir_co_mask     (0x3FFFF)
+#define vfdf_rxiir_co_size     (0x007C)
+#define vfdf_rxiir_co_default  (0x0000)
+#define vfdf_interpco_base     (0x204400)
+#define vfdf_interpco_mask     (0xFFFFFFFF)
+#define vfdf_interpco_size     (0x0200)
+#define vfdf_interpco_default  (0x0000)
+#define vfdf_decadapt_base     (0x204800)
+#define vfdf_decadapt_mask     (0xFFFFFFFF)
+#define vfdf_decadapt_size     (0x0800)
+#define vfdf_decadapt_default  (0x0000)
+#define vfdf_srcco_b00_rx_base (0x205000)
+#define vfdf_srcco_b00_rx_mask (0x1FFF0FF)
+#define vfdf_srcco_b00_rx_size (0x0800)
+#define vfdf_srcco_b00_rx_default (0x0000)
+#define vfdf_srcco_b01_rx_base (0x205800)
+#define vfdf_srcco_b01_rx_mask (0x3FFF1FF)
+#define vfdf_srcco_b01_rx_size (0x0800)
+#define vfdf_srcco_b01_rx_default (0x0000)
+#define vfdf_srcco_b02_rx_base (0x206000)
+#define vfdf_srcco_b02_rx_mask (0x1FFFF7FF)
+#define vfdf_srcco_b02_rx_size (0x0800)
+#define vfdf_srcco_b02_rx_default (0x0000)
+#define vfdf_srcco_b12_rx_base (0x206800)
+#define vfdf_srcco_b12_rx_mask (0x1FFFF7FF)
+#define vfdf_srcco_b12_rx_size (0x0800)
+#define vfdf_srcco_b12_rx_default (0x0000)
+#define vfdf_srcco_b11_rx_base (0x207000)
+#define vfdf_srcco_b11_rx_mask (0x3FFF1FF)
+#define vfdf_srcco_b11_rx_size (0x0800)
+#define vfdf_srcco_b11_rx_default (0x0000)
+#define vfdf_srcco_b10_rx_base (0x207800)
+#define vfdf_srcco_b10_rx_mask (0x1FFF0FF)
+#define vfdf_srcco_b10_rx_size (0x0800)
+#define vfdf_srcco_b10_rx_default (0x0000)
+#define vfdf_srcco_b00_tx_base (0x208000)
+#define vfdf_srcco_b00_tx_mask (0x1FFF0FF)
+#define vfdf_srcco_b00_tx_size (0x0800)
+#define vfdf_srcco_b00_tx_default (0x0000)
+#define vfdf_srcco_b01_tx_base (0x208800)
+#define vfdf_srcco_b01_tx_mask (0x3FFF1FF)
+#define vfdf_srcco_b01_tx_size (0x0800)
+#define vfdf_srcco_b01_tx_default (0x0000)
+#define vfdf_srcco_b02_tx_base (0x209000)
+#define vfdf_srcco_b02_tx_mask (0x1FFFF7FF)
+#define vfdf_srcco_b02_tx_size (0x0800)
+#define vfdf_srcco_b02_tx_default (0x0000)
+#define vfdf_srcco_b12_tx_base (0x209800)
+#define vfdf_srcco_b12_tx_mask (0x1FFFF7FF)
+#define vfdf_srcco_b12_tx_size (0x0800)
+#define vfdf_srcco_b12_tx_default (0x0000)
+#define vfdf_srcco_b11_tx_base (0x20A000)
+#define vfdf_srcco_b11_tx_mask (0x3FFF1FF)
+#define vfdf_srcco_b11_tx_size (0x0800)
+#define vfdf_srcco_b11_tx_default (0x0000)
+#define vfdf_srcco_b10_tx_base (0x20A800)
+#define vfdf_srcco_b10_tx_mask (0x1FFF0FF)
+#define vfdf_srcco_b10_tx_size (0x0800)
+#define vfdf_srcco_b10_tx_default (0x0000)
+
+/* Vfdf Global Address Constants */ 
+#define vfdf_global_base       (0x20C600)
+#define VFDF_GLOBAL(r)         (int)(vfdf_global_base + (r))
+#define vfdf_global_size       (0x0200)
+
+#define V_CONTROL              VFDF_GLOBAL(0x0000)
+#define V_CONTROL_WMASK        (0xDFFFC802)
+#define V_CONTROL_MASK         (0xDFFFCA02)
+#define V_CONTROL_DEFAULT      (0x50000000)
+#define V_CONTROL_FMASK        (0xDFFFC802)
+#define V_BLOCK_RSTN           VFDF_GLOBAL(0x0004)
+#define V_BLOCK_RSTN_WMASK     (0x0077)
+#define V_BLOCK_RSTN_MASK      (0x0077)
+#define V_BLOCK_RSTN_DEFAULT   (0x0077)
+#define V_BLOCK_RSTN_FMASK     (0x0077)
+#define V_OVERFLOW             VFDF_GLOBAL(0x0008)
+#define V_OVERFLOW_WMASK       (0x1FEBF)
+#define V_OVERFLOW_MASK        (0x1FEBF)
+#define V_OVERFLOW_DEFAULT     (0x0000)
+#define V_OVERFLOW_FMASK       (0x0000)
+#define V_TXIIR1_CFG           VFDF_GLOBAL(0x000C)
+#define V_TXIIR1_CFG_WMASK     (0x1F7FFFF)
+#define V_TXIIR1_CFG_MASK      (0x1F7FFFF)
+#define V_TXIIR1_CFG_DEFAULT   (0x0000)
+#define V_TXIIR1_CFG_FMASK     (0x1F7FFFF)
+#define V_TXIIR2_CFG           VFDF_GLOBAL(0x0010)
+#define V_TXIIR2_CFG_WMASK     (0xF00FF)
+#define V_TXIIR2_CFG_MASK      (0xF00FF)
+#define V_TXIIR2_CFG_DEFAULT   (0x0000)
+#define V_TXIIR2_CFG_FMASK     (0xF00FF)
+#define V_RXIIR1_CFG           VFDF_GLOBAL(0x0014)
+#define V_RXIIR1_CFG_WMASK     (0x1F7FFFF)
+#define V_RXIIR1_CFG_MASK      (0x1F7FFFF)
+#define V_RXIIR1_CFG_DEFAULT   (0x0000)
+#define V_RXIIR1_CFG_FMASK     (0x1F7FFFF)
+#define V_RXIIR2_CFG           VFDF_GLOBAL(0x0018)
+#define V_RXIIR2_CFG_WMASK     (0xF00FF)
+#define V_RXIIR2_CFG_MASK      (0xF00FF)
+#define V_RXIIR2_CFG_DEFAULT   (0x0000)
+#define V_RXIIR2_CFG_FMASK     (0xF00FF)
+#define V_INTERP_CFG           VFDF_GLOBAL(0x001C)
+#define V_INTERP_CFG_WMASK     (0xF0F21F07)
+#define V_INTERP_CFG_MASK      (0xF0F21F07)
+#define V_INTERP_CFG_DEFAULT   (0x80020000)
+#define V_INTERP_CFG_FMASK     (0xF0F21F07)
+#define V_DECIM_CFG            VFDF_GLOBAL(0x0020)
+#define V_DECIM_CFG_WMASK      (0xFFF13F1F)
+#define V_DECIM_CFG_MASK       (0xFFF13F1F)
+#define V_DECIM_CFG_DEFAULT    (0x80000000)
+#define V_DECIM_CFG_FMASK      (0xFFF13F1F)
+#define V_DEC_CFG              VFDF_GLOBAL(0x0024)
+#define V_DEC_CFG_WMASK        (0xFF3F7F7F)
+#define V_DEC_CFG_MASK         (0xFF3F7F7F)
+#define V_DEC_CFG_DEFAULT      (0x0000)
+#define V_DEC_CFG_FMASK        (0xFF3F7F7F)
+#define V_TDQ_CFG              VFDF_GLOBAL(0x0028)
+#define V_TDQ_CFG_WMASK        (0x2FE001E0)
+#define V_TDQ_CFG_MASK         (0x2FE001E0)
+#define V_TDQ_CFG_DEFAULT      (0x0000)
+#define V_TDQ_CFG_FMASK        (0x2FE001E0)
+#define V_DEC_CAPTURE          VFDF_GLOBAL(0x002C)
+#define V_DEC_CAPTURE_WMASK    (0x700007FE)
+#define V_DEC_CAPTURE_MASK     (0x7FFFFFFE)
+#define V_DEC_CAPTURE_DEFAULT  (0x1800)
+#define V_DEC_CAPTURE_FMASK    (0x7FFFFFFE)
+#define V_ADAPT_CTRL           VFDF_GLOBAL(0x0030)
+#define V_ADAPT_CTRL_WMASK     (0x0EE6)
+#define V_ADAPT_CTRL_MASK      (0x0EEF)
+#define V_ADAPT_CTRL_DEFAULT   (0x0000)
+#define V_ADAPT_CTRL_FMASK     (0x0EEE)
+#define V_TX_VARGAIN           VFDF_GLOBAL(0x0034)
+#define V_TX_VARGAIN_WMASK     (0xFFFFF)
+#define V_TX_VARGAIN_MASK      (0xFFFFF)
+#define V_TX_VARGAIN_DEFAULT   (0x0000)
+#define V_TX_VARGAIN_FMASK     (0xFFFFF)
+#define V_TX_AVARGAIN          VFDF_GLOBAL(0x0038)
+#define V_TX_AVARGAIN_WMASK    (0xFFFFF)
+#define V_TX_AVARGAIN_MASK     (0xFFFFF)
+#define V_TX_AVARGAIN_DEFAULT  (0x0000)
+#define V_TX_AVARGAIN_FMASK    (0xFFFFF)
+#define V_RX_VARGAIN           VFDF_GLOBAL(0x003C)
+#define V_RX_VARGAIN_WMASK     (0x7FFFF)
+#define V_RX_VARGAIN_MASK      (0x7FFFF)
+#define V_RX_VARGAIN_DEFAULT   (0x0000)
+#define V_RX_VARGAIN_FMASK     (0x7FFFF)
+#define V_RX_AVARGAIN          VFDF_GLOBAL(0x0040)
+#define V_RX_AVARGAIN_WMASK    (0x7FFFF)
+#define V_RX_AVARGAIN_MASK     (0x7FFFF)
+#define V_RX_AVARGAIN_DEFAULT  (0x0000)
+#define V_RX_AVARGAIN_FMASK    (0x7FFFF)
+#define V_ADC_ADJUST           VFDF_GLOBAL(0x0044)
+#define V_ADC_ADJUST_WMASK     (0xFFFFF)
+#define V_ADC_ADJUST_MASK      (0xFFFFF)
+#define V_ADC_ADJUST_DEFAULT   (0x0000)
+#define V_ADC_ADJUST_FMASK     (0xFFFFF)
+#define V_FRAME_SKEW           VFDF_GLOBAL(0x0048)
+#define V_FRAME_SKEW_WMASK     (0x1000000)
+#define V_FRAME_SKEW_MASK      (0x100FFFF)
+#define V_FRAME_SKEW_DEFAULT   (0x0000)
+#define V_FRAME_SKEW_FMASK     (0xFFFF)
+#define V_TX_EXTEN             VFDF_GLOBAL(0x004C)
+#define V_TX_EXTEN_WMASK       (0x17FFFFFF)
+#define V_TX_EXTEN_MASK        (0x17FFFFFF)
+#define V_TX_EXTEN_DEFAULT     (0x0000)
+#define V_TX_EXTEN_FMASK       (0x17FFFFFF)
+#define V_TX_EXTEN_A           VFDF_GLOBAL(0x0050)
+#define V_TX_EXTEN_A_WMASK     (0x17FFFFFF)
+#define V_TX_EXTEN_A_MASK      (0x17FFFFFF)
+#define V_TX_EXTEN_A_DEFAULT   (0x0000)
+#define V_TX_EXTEN_A_FMASK     (0x17FFFFFF)
+#define V_TX_BETA              VFDF_GLOBAL(0x0054)
+#define V_TX_BETA_WMASK        (0x01FF)
+#define V_TX_BETA_MASK         (0x01FF)
+#define V_TX_BETA_DEFAULT      (0x0000)
+#define V_TX_BETA_FMASK        (0x01FF)
+#define V_TX_BETA_A            VFDF_GLOBAL(0x0058)
+#define V_TX_BETA_A_WMASK      (0x01FF)
+#define V_TX_BETA_A_MASK       (0x01FF)
+#define V_TX_BETA_A_DEFAULT    (0x0000)
+#define V_TX_BETA_A_FMASK      (0x01FF)
+#define V_TX_FSIZE             VFDF_GLOBAL(0x005C)
+#define V_TX_FSIZE_WMASK       (0xF3FFF)
+#define V_TX_FSIZE_MASK        (0xF3FFF)
+#define V_TX_FSIZE_DEFAULT     (0x0000)
+#define V_TX_FSIZE_FMASK       (0xF3FFF)
+#define V_TX_FSIZE_A           VFDF_GLOBAL(0x0060)
+#define V_TX_FSIZE_A_WMASK     (0xF3FFF)
+#define V_TX_FSIZE_A_MASK      (0xF3FFF)
+#define V_TX_FSIZE_A_DEFAULT   (0x0000)
+#define V_TX_FSIZE_A_FMASK     (0xF3FFF)
+#define V_FSOFFSET_IN          VFDF_GLOBAL(0x0064)
+#define V_FSOFFSET_IN_WMASK    (0x3FFF)
+#define V_FSOFFSET_IN_MASK     (0x3FFF)
+#define V_FSOFFSET_IN_DEFAULT  (0x0000)
+#define V_FSOFFSET_IN_FMASK    (0x3FFF)
+#define V_FSOFFSET_ER          VFDF_GLOBAL(0x0068)
+#define V_FSOFFSET_ER_WMASK    (0x3FFF)
+#define V_FSOFFSET_ER_MASK     (0x3FFF)
+#define V_FSOFFSET_ER_DEFAULT  (0x0000)
+#define V_FSOFFSET_ER_FMASK    (0x3FFF)
+#define V_RX_EXTEN             VFDF_GLOBAL(0x006C)
+#define V_RX_EXTEN_WMASK       (0x1FFFFFFF)
+#define V_RX_EXTEN_MASK        (0x1FFFFFFF)
+#define V_RX_EXTEN_DEFAULT     (0x0000)
+#define V_RX_EXTEN_FMASK       (0x1FFFFFFF)
+#define V_RX_EXTEN_A           VFDF_GLOBAL(0x0070)
+#define V_RX_EXTEN_A_WMASK     (0x1FFFFFFF)
+#define V_RX_EXTEN_A_MASK      (0x1FFFFFFF)
+#define V_RX_EXTEN_A_DEFAULT   (0x0000)
+#define V_RX_EXTEN_A_FMASK     (0x1FFFFFFF)
+#define V_RX_WSIZE             VFDF_GLOBAL(0x0074)
+#define V_RX_WSIZE_WMASK       (0x01FF)
+#define V_RX_WSIZE_MASK        (0x01FF)
+#define V_RX_WSIZE_DEFAULT     (0x0000)
+#define V_RX_WSIZE_FMASK       (0x01FF)
+#define V_RX_WSIZE_A           VFDF_GLOBAL(0x0078)
+#define V_RX_WSIZE_A_WMASK     (0x01FF)
+#define V_RX_WSIZE_A_MASK      (0x01FF)
+#define V_RX_WSIZE_A_DEFAULT   (0x0000)
+#define V_RX_WSIZE_A_FMASK     (0x01FF)
+#define V_RX_FSIZE             VFDF_GLOBAL(0x007C)
+#define V_RX_FSIZE_WMASK       (0xF3FFF)
+#define V_RX_FSIZE_MASK        (0xF3FFF)
+#define V_RX_FSIZE_DEFAULT     (0x0000)
+#define V_RX_FSIZE_FMASK       (0xF3FFF)
+#define V_RX_FSIZE_A           VFDF_GLOBAL(0x0080)
+#define V_RX_FSIZE_A_WMASK     (0xF3FFF)
+#define V_RX_FSIZE_A_MASK      (0xF3FFF)
+#define V_RX_FSIZE_A_DEFAULT   (0x0000)
+#define V_RX_FSIZE_A_FMASK     (0xF3FFF)
+#define V_SERDES_XBAR          VFDF_GLOBAL(0x0084)
+#define V_SERDES_XBAR_WMASK    (0x0301)
+#define V_SERDES_XBAR_MASK     (0x0301)
+#define V_SERDES_XBAR_DEFAULT  (0x0000)
+#define V_SERDES_XBAR_FMASK    (0x0301)
+#define V_SRCFR                VFDF_GLOBAL(0x0088)
+#define V_SRCFR_WMASK          (0xFFFFF)
+#define V_SRCFR_MASK           (0xFFFFF)
+#define V_SRCFR_DEFAULT        (0x0000)
+#define V_SRCFR_FMASK          (0xFFFFF)
+#define V_SRCCTL               VFDF_GLOBAL(0x008C)
+#define V_SRCCTL_WMASK         (0xFFFFFF)
+#define V_SRCCTL_MASK          (0xFFFFFF)
+#define V_SRCCTL_DEFAULT       (0x0000)
+#define V_SRCCTL_FMASK         (0xFFFFFF)
+#define V_SRC_CFG              VFDF_GLOBAL(0x0090)
+#define V_SRC_CFG_WMASK        (0xC0F3007F)
+#define V_SRC_CFG_MASK         (0xC0F3007F)
+#define V_SRC_CFG_DEFAULT      (0x0000)
+#define V_SRC_CFG_FMASK        (0xC0F3007F)
+#define V_HBFILT_CFG           VFDF_GLOBAL(0x0094)
+#define V_HBFILT_CFG_WMASK     (0xF0F10000)
+#define V_HBFILT_CFG_MASK      (0xF0F10000)
+#define V_HBFILT_CFG_DEFAULT   (0x0000)
+#define V_HBFILT_CFG_FMASK     (0xF0F10000)
+#define V_AFE_SERIAL_CFG       VFDF_GLOBAL(0x0098)
+#define V_AFE_SERIAL_CFG_WMASK (0x800FFFFF)
+#define V_AFE_SERIAL_CFG_MASK  (0xC00FFFFF)
+#define V_AFE_SERIAL_CFG_DEFAULT (0x0010)
+#define V_AFE_SERIAL_CFG_FMASK (0x400FFFFF)
+#define V_AFE_SERIAL_ADDR      VFDF_GLOBAL(0x009C)
+#define V_AFE_SERIAL_ADDR_WMASK (0x3FFF)
+#define V_AFE_SERIAL_ADDR_MASK (0x3FFF)
+#define V_AFE_SERIAL_ADDR_DEFAULT (0x0000)
+#define V_AFE_SERIAL_ADDR_FMASK (0x3FFF)
+#define V_AFE_SERIAL_WDATA     VFDF_GLOBAL(0x00A0)
+#define V_AFE_SERIAL_WDATA_WMASK (0xFFFF)
+#define V_AFE_SERIAL_WDATA_MASK (0xFFFF)
+#define V_AFE_SERIAL_WDATA_DEFAULT (0x0000)
+#define V_AFE_SERIAL_WDATA_FMASK (0xFFFF)
+#define V_AFE_SERIAL_RDATA     VFDF_GLOBAL(0x00A4)
+#define V_AFE_SERIAL_RDATA_WMASK (0x0000)
+#define V_AFE_SERIAL_RDATA_MASK (0xFFFF)
+#define V_AFE_SERIAL_RDATA_DEFAULT (0x0000)
+#define V_AFE_SERIAL_RDATA_FMASK (0xFFFF)
+
+#endif
+
--- /dev/null
+++ b/board/vr9/lowlevel_init.S
@@ -0,0 +1,1060 @@
+
+/*
+ *  Memory sub-system initialization code for INCA-IP2 development board.
+ *  Andre Messerschmidt
+ *  Copyright (c) 2005  Infineon Technologies AG 
+ *
+ *  Based on Inca-IP code 
+ *  Copyright (c) 2003  Wolfgang Denk <wd@denx.de>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+/* History:
+      Wu Qi Ming Sep 18, 2009 initial version
+ */
+#include <config.h>
+#include <version.h>
+#include <asm/regdef.h>
+#include <asm/mipsregs.h>
+
+#ifdef CONFIG_VR9_DDR1
+  #ifdef CONFIG_VR9_CPU_333M_RAM_166M
+   #ifdef CONFIG_ENABLE_POWER_MANAGEMENT
+    #include "ddr1/xrx200_ddr1_167M_lp_settings.h"
+   #else
+    #include "ddr1/xrx200_ddr1_167M_settings.h"
+   #endif
+  #elif defined(CONFIG_VR9_CPU_393M_RAM_196M)
+    #ifdef CONFIG_ENABLE_POWER_MANAGEMENT
+        #include "ddr1/xrx200_ddr1_200M_lp_settings.h"
+	#else
+        #include "ddr1/xrx200_ddr1_200M_settings.h"
+	#endif	
+  #else /*500M/200M, use the same ddr setting file*/
+    #include "ddr1/xrx200_ddr1_200M_settings.h"
+  #endif
+#endif
+
+#ifdef CONFIG_VR9_DDR2
+  #if defined(CONFIG_VR9_CPU_393M_RAM_196M) || defined(CONFIG_VR9_CPU_500M_RAM_200M) || defined(CONFIG_VR9_CPU_600M_RAM_200M)
+   #ifdef CONFIG_ENABLE_POWER_MANAGEMENT
+       #include "ddr2/xrx200_ddr2_200M_lp_settings.h"
+   #else
+       #include "ddr2/xrx200_ddr2_200M_settings.h"
+   #endif	
+  #elif defined(CONFIG_VR9_CPU_500M_RAM_250M) 
+   #ifdef CONFIG_ENABLE_POWER_MANAGEMENT
+       #include "ddr2/xrx200_ddr2_250M_lp_settings.h"
+   #else
+       #include "ddr2/xrx200_ddr2_250M_settings.h"
+   #endif
+  #elif defined(CONFIG_VR9_CPU_600M_RAM_300M) 
+   #ifdef CONFIG_ENABLE_POWER_MANAGEMENT
+       #include "ddr2/xrx200_ddr2_300M_lp_settings.h"
+   #else
+       #include "ddr2/xrx200_ddr2_300M_settings.h"
+   #endif 
+  #else /*333M/166M, use the same ddr setting file*/
+   #ifdef CONFIG_ENABLE_POWER_MANAGEMENT
+       #include "ddr2/xrx200_ddr2_167M_lp_settings.h"
+   #else
+       #include "ddr2/xrx200_ddr2_167M_settings.h"
+   #endif
+  #endif
+#endif
+
+#define PMU_OFFSET  0xBF102000
+#define PMU_PWDCR1  (PMU_OFFSET + 0x0024)
+
+#define CGU_OFFSET  0xBF103000
+#define PLL0_CFG    (CGU_OFFSET + 0x0004)
+#define PLL1_CFG    (CGU_OFFSET + 0x0008)    
+#define CGU_SYS     (CGU_OFFSET + 0x000C)
+#define CGU_CLKFSR  (CGU_OFFSET + 0x0010)
+#define CGU_CLKGSR  (CGU_OFFSET + 0x0014)
+#define CGU_CLKGCR0 (CGU_OFFSET + 0x0018)
+#define CGU_CLKGCR1 (CGU_OFFSET + 0x001C)
+#define CGU_UPDATE  (CGU_OFFSET + 0x0020)
+#define IF_CLK      (CGU_OFFSET + 0x0024)
+#define CGU_DDR     (CGU_OFFSET + 0x0028)
+#define CGU_CT1SR   (CGU_OFFSET + 0x002C)
+#define CGU_CT_KVAL (CGU_OFFSET + 0x0030)
+#define CGU_PCMCR   (CGU_OFFSET + 0x0034)
+#define PCI_CR      (CGU_OFFSET + 0x0038)
+#define GPHY1_Cfg   (CGU_OFFSET + 0x0040)
+#define GPHY0_Cfg   (CGU_OFFSET + 0x004C)
+#define PLL2_CFG    (CGU_OFFSET + 0x0060)
+
+
+#define RCU_OFFSET   0xBF203000
+#define RST_REQ      (RCU_OFFSET + 0x0010)
+
+#define DDR_OFFSET   0xbf401000
+#define DDR_CCR00      (DDR_OFFSET + 0x0000 )
+#define DDR_CCR01      (DDR_OFFSET + 0x0010 )
+#define DDR_CCR02      (DDR_OFFSET + 0x0020 )
+#define DDR_CCR03      (DDR_OFFSET + 0x0030 )
+#define DDR_CCR04      (DDR_OFFSET + 0x0040 )
+#define DDR_CCR05      (DDR_OFFSET + 0x0050 )
+#define DDR_CCR06      (DDR_OFFSET + 0x0060 )
+#define DDR_CCR07      (DDR_OFFSET + 0x0070 )
+#define DDR_CCR08      (DDR_OFFSET + 0x0080 )
+#define DDR_CCR09      (DDR_OFFSET + 0x0090 )
+#define DDR_CCR10      (DDR_OFFSET + 0x00A0 )
+#define DDR_CCR11      (DDR_OFFSET + 0x00B0 )
+#define DDR_CCR12      (DDR_OFFSET + 0x00C0 )
+#define DDR_CCR13      (DDR_OFFSET + 0x00D0 )
+#define DDR_CCR14      (DDR_OFFSET + 0x00E0 )
+#define DDR_CCR15      (DDR_OFFSET + 0x00F0 )
+#define DDR_CCR16      (DDR_OFFSET + 0x0100 )
+#define DDR_CCR17      (DDR_OFFSET + 0x0110 )
+#define DDR_CCR18      (DDR_OFFSET + 0x0120 )
+#define DDR_CCR19      (DDR_OFFSET + 0x0130 )
+#define DDR_CCR20      (DDR_OFFSET + 0x0140 )
+#define DDR_CCR21      (DDR_OFFSET + 0x0150 )
+#define DDR_CCR22      (DDR_OFFSET + 0x0160 )
+#define DDR_CCR23      (DDR_OFFSET + 0x0170 )
+#define DDR_CCR24      (DDR_OFFSET + 0x0180 )
+#define DDR_CCR25      (DDR_OFFSET + 0x0190 )
+#define DDR_CCR26      (DDR_OFFSET + 0x01A0 )
+#define DDR_CCR27      (DDR_OFFSET + 0x01B0 )
+#define DDR_CCR28      (DDR_OFFSET + 0x01C0 )
+#define DDR_CCR29      (DDR_OFFSET + 0x01D0 )
+#define DDR_CCR30      (DDR_OFFSET + 0x01E0 )
+#define DDR_CCR31      (DDR_OFFSET + 0x01F0 )
+#define DDR_CCR32      (DDR_OFFSET + 0x0200 )
+#define DDR_CCR33      (DDR_OFFSET + 0x0210 )
+#define DDR_CCR34      (DDR_OFFSET + 0x0220 )
+#define DDR_CCR35      (DDR_OFFSET + 0x0230 )
+#define DDR_CCR36      (DDR_OFFSET + 0x0240 )
+#define DDR_CCR37      (DDR_OFFSET + 0x0250 )
+#define DDR_CCR38      (DDR_OFFSET + 0x0260 )
+#define DDR_CCR39      (DDR_OFFSET + 0x0270 )
+#define DDR_CCR40      (DDR_OFFSET + 0x0280 )
+#define DDR_CCR41      (DDR_OFFSET + 0x0290 )
+#define DDR_CCR42      (DDR_OFFSET + 0x02A0 )
+#define DDR_CCR43      (DDR_OFFSET + 0x02B0 )
+#define DDR_CCR44      (DDR_OFFSET + 0x02C0 )
+#define DDR_CCR45      (DDR_OFFSET + 0x02D0 )
+#define DDR_CCR46      (DDR_OFFSET + 0x02E0 )
+#define DDR_CCR47      (DDR_OFFSET + 0x02F0 )
+#define DDR_CCR48      (DDR_OFFSET + 0x0300 )
+#define DDR_CCR49      (DDR_OFFSET + 0x0310 )
+#define DDR_CCR50      (DDR_OFFSET + 0x0320 )
+#define DDR_CCR51      (DDR_OFFSET + 0x0330 )
+#define DDR_CCR52      (DDR_OFFSET + 0x0340 )
+#define DDR_CCR53      (DDR_OFFSET + 0x0350 )
+#define DDR_CCR54      (DDR_OFFSET + 0x0360 )
+#define DDR_CCR55      (DDR_OFFSET + 0x0370 )
+#define DDR_CCR56      (DDR_OFFSET + 0x0380 )
+#define DDR_CCR57      (DDR_OFFSET + 0x0390 )
+#define DDR_CCR58      (DDR_OFFSET + 0x03A0 )
+#define DDR_CCR59      (DDR_OFFSET + 0x03B0 )
+#define DDR_CCR60      (DDR_OFFSET + 0x03C0 )
+#define DDR_CCR61      (DDR_OFFSET + 0x03D0 )
+#define DDR_CCR62      (DDR_OFFSET + 0x03E0 )
+#define DDR_CCR63      (DDR_OFFSET + 0x03F0 )
+#define DDR_CCR64      (DDR_OFFSET + 0x0400 )
+#define DDR_CCR65      (DDR_OFFSET + 0x0410 )
+#define DDR_CCR66      (DDR_OFFSET + 0x0420 )
+#define DDR_CCR67      (DDR_OFFSET + 0x0430 )
+#define DDR_CCR68      (DDR_OFFSET + 0x0440 )
+#define DDR_CCR69      (DDR_OFFSET + 0x0450 )
+#define DDR_CCR70      (DDR_OFFSET + 0x0460 )
+#define DDR_CCR71      (DDR_OFFSET + 0x0470 )
+#define DDR_CCR72      (DDR_OFFSET + 0x0480 )
+#define DDR_CCR73      (DDR_OFFSET + 0x0490 )
+#define DDR_CCR74      (DDR_OFFSET + 0x04A0 )
+#define DDR_CCR75      (DDR_OFFSET + 0x04B0 )
+#define DDR_CCR76      (DDR_OFFSET + 0x04C0 )
+#define DDR_CCR77      (DDR_OFFSET + 0x04D0 )
+#define DDR_CCR78      (DDR_OFFSET + 0x04E0 )
+#define DDR_CCR79      (DDR_OFFSET + 0x04F0 )
+#define DDR_CCR80      (DDR_OFFSET + 0x0500 )
+#define DDR_CCR81      (DDR_OFFSET + 0x0510 )
+#define DDR_CCR82      (DDR_OFFSET + 0x0520 )
+#define DDR_CCR83      (DDR_OFFSET + 0x0530 )
+#define DDR_CCR84      (DDR_OFFSET + 0x0540 )
+#define DDR_CCR85      (DDR_OFFSET + 0x0550 )
+#define DDR_CCR86      (DDR_OFFSET + 0x0560 )
+#define DDR_CCR87      (DDR_OFFSET + 0x0570 )
+#define DDR_CCR88      (DDR_OFFSET + 0x0580 )
+#define DDR_CCR89      (DDR_OFFSET + 0x0590 )
+#define DDR_CCR90      (DDR_OFFSET + 0x05A0 )
+#define DDR_CCR91      (DDR_OFFSET + 0x05B0 )
+#define DDR_CCR92      (DDR_OFFSET + 0x05C0 )
+#define DDR_CCR93      (DDR_OFFSET + 0x05D0 )
+#define DDR_CCR94      (DDR_OFFSET + 0x05E0 )
+#define DDR_CCR95      (DDR_OFFSET + 0x05F0 )
+#define DDR_CCR96      (DDR_OFFSET + 0x0600 )
+#define DDR_CCR97      (DDR_OFFSET + 0x0610 )
+#define DDR_CCR98      (DDR_OFFSET + 0x0620 )
+#define DDR_CCR99      (DDR_OFFSET + 0x0630 )
+#define DDR_CCR100     (DDR_OFFSET + 0x0640 )
+#define DDR_CCR101     (DDR_OFFSET + 0x0650 )
+#define DDR_CCR102     (DDR_OFFSET + 0x0660 )
+#define DDR_CCR103     (DDR_OFFSET + 0x0670 )
+#define DDR_CCR104     (DDR_OFFSET + 0x0680 )
+#define DDR_CCR105     (DDR_OFFSET + 0x0690 )
+#define DDR_CCR106     (DDR_OFFSET + 0x06A0 )
+#define DDR_CCR107     (DDR_OFFSET + 0x06B0 )
+#define DDR_CCR108     (DDR_OFFSET + 0x06C0 )
+#define DDR_CCR109     (DDR_OFFSET + 0x06D0 )
+#define DDR_CCR110     (DDR_OFFSET + 0x06E0 )
+#define DDR_CCR111     (DDR_OFFSET + 0x06F0 )
+#define DDR_CCR112     (DDR_OFFSET + 0x0700 )
+#define DDR_CCR113     (DDR_OFFSET + 0x0710 )
+#define DDR_CCR114     (DDR_OFFSET + 0x0720 )
+#define DDR_CCR115     (DDR_OFFSET + 0x0730 )
+#define DDR_CCR116     (DDR_OFFSET + 0x0740 )
+#define DDR_CCR117     (DDR_OFFSET + 0x0750 )
+#define DDR_CCR118     (DDR_OFFSET + 0x0760 )
+#define DDR_CCR119     (DDR_OFFSET + 0x0770 )
+#define DDR_CCR120     (DDR_OFFSET + 0x0780 )
+#define DDR_CCR121     (DDR_OFFSET + 0x0790 )
+#define DDR_CCR122     (DDR_OFFSET + 0x07A0 )
+#define DDR_CCR123     (DDR_OFFSET + 0x07B0 )
+#define DDR_CCR124     (DDR_OFFSET + 0x07C0 )
+#define DDR_CCR125     (DDR_OFFSET + 0x07D0 )
+#define DDR_CCR126     (DDR_OFFSET + 0x07E0 )
+#define DDR_CCR127     (DDR_OFFSET + 0x07F0 )
+#define DDR_CCR128     (DDR_OFFSET + 0x0800 )
+#define DDR_CCR129     (DDR_OFFSET + 0x0810 )
+#define DDR_CCR130     (DDR_OFFSET + 0x0820 )
+#define DDR_CCR131     (DDR_OFFSET + 0x0830 )
+#define DDR_CCR132     (DDR_OFFSET + 0x0840 )
+#define DDR_CCR133     (DDR_OFFSET + 0x0850 )
+#define DDR_CCR134     (DDR_OFFSET + 0x0860 )
+#define DDR_CCR135     (DDR_OFFSET + 0x0870 )
+#define DDR_CCR136     (DDR_OFFSET + 0x0880 )
+#define DDR_CCR137     (DDR_OFFSET + 0x0890 )
+#define DDR_CCR138     (DDR_OFFSET + 0x08A0 )
+#define DDR_CCR139     (DDR_OFFSET + 0x08B0 )
+#define DDR_CCR140     (DDR_OFFSET + 0x08C0 )
+#define DDR_CCR141     (DDR_OFFSET + 0x08D0 )
+#define DDR_CCR142     (DDR_OFFSET + 0x08E0 )
+#define DDR_CCR143     (DDR_OFFSET + 0x08F0 )
+#define DDR_CCR144     (DDR_OFFSET + 0x0900 )
+#define DDR_CCR145     (DDR_OFFSET + 0x0910 )
+#define DDR_CCR146     (DDR_OFFSET + 0x0920 )
+#define DDR_CCR147     (DDR_OFFSET + 0x0930 )
+#define DDR_CCR148     (DDR_OFFSET + 0x0940 )
+#define DDR_CCR149     (DDR_OFFSET + 0x0950 )
+#define DDR_CCR150     (DDR_OFFSET + 0x0960 )
+#define DDR_CCR151     (DDR_OFFSET + 0x0970 )
+#define DDR_CCR152     (DDR_OFFSET + 0x0980 )
+#define DDR_CCR153     (DDR_OFFSET + 0x0990 )
+#define DDR_CCR154     (DDR_OFFSET + 0x09A0 )
+#define DDR_CCR155     (DDR_OFFSET + 0x09B0 )
+#define DDR_CCR156     (DDR_OFFSET + 0x09C0 )
+#define DDR_CCR157     (DDR_OFFSET + 0x09D0 )
+#define DDR_CCR158     (DDR_OFFSET + 0x09E0 )
+#define DDR_CCR159     (DDR_OFFSET + 0x09F0 )
+#define DDR_CCR160     (DDR_OFFSET + 0x0A00 )
+#define DDR_CCR161     (DDR_OFFSET + 0x0A10 )
+#define DDR_CCR162     (DDR_OFFSET + 0x0A20 )
+#define DDR_CCR163     (DDR_OFFSET + 0x0A30 )
+#define DDR_CCR164     (DDR_OFFSET + 0x0A40 )
+#define DDR_CCR165     (DDR_OFFSET + 0x0A50 )
+#define DDR_CCR166     (DDR_OFFSET + 0x0A60 )
+#define DDR_CCR167     (DDR_OFFSET + 0x0A70 )
+#define DDR_CCR168     (DDR_OFFSET + 0x0A80 )
+#define DDR_CCR169     (DDR_OFFSET + 0x0A90 )
+#define DDR_CCR170     (DDR_OFFSET + 0x0AA0 )
+#define DDR_CCR171     (DDR_OFFSET + 0x0AB0 )
+#define DDR_CCR172     (DDR_OFFSET + 0x0AC0 )
+#define DDR_CCR173     (DDR_OFFSET + 0x0AD0 )
+#define DDR_CCR174     (DDR_OFFSET + 0x0AE0 )
+#define DDR_CCR175     (DDR_OFFSET + 0x0AF0 )
+#define DDR_CCR176     (DDR_OFFSET + 0x0B00 )
+#define DDR_CCR177     (DDR_OFFSET + 0x0B10 )
+#define DDR_CCR178     (DDR_OFFSET + 0x0B20 )
+#define DDR_CCR179     (DDR_OFFSET + 0x0B30 )
+#define DDR_CCR180     (DDR_OFFSET + 0x0B40 )
+#define DDR_CCR181     (DDR_OFFSET + 0x0B50 )
+#define DDR_CCR182     (DDR_OFFSET + 0x0B60 )
+#define DDR_CCR183     (DDR_OFFSET + 0x0B70 )
+#define DDR_CCR184     (DDR_OFFSET + 0x0B80 )
+#define DDR_CCR185     (DDR_OFFSET + 0x0B90 )
+#define DDR_CCR186     (DDR_OFFSET + 0x0BA0 )
+#define DDR_CCR187     (DDR_OFFSET + 0x0BB0 )
+#define DDR_CCR188     (DDR_OFFSET + 0x0BC0 )
+#define DDR_CCR189     (DDR_OFFSET + 0x0BD0 )
+#define DDR_CCR190     (DDR_OFFSET + 0x0BE0 )
+#define DDR_CCR191     (DDR_OFFSET + 0x0BF0 )
+
+#if CONFIG_VR9_CRYSTAL_6M /*6M crystal clock*/
+     #define CONFIG_VR9_PLL0_CFG_VALUE 0x00B00C49
+     #define CONFIG_VR9_PLL1_CFG_VALUE 0x9D267001    
+	   #define CONFIG_VR9_PLL2_CFG_VALUE 0x293011c1
+#elif CONFIG_VR9_CRYSTAL_CPLD /*6M change to 36M via CPLD*/
+     /*fix me, change to the correct value*/
+     #define CONFIG_VR9_PLL0_CFG_VALUE 0x00B00621 
+     #define CONFIG_VR9_PLL1_CFG_VALUE 0x9BA67015 /*default value for 36M crystal*/
+     #define CONFIG_VR9_PLL2_CFG_VALUE 0x293002C1 /*default value for 36M crystal*/
+#elif CONFIG_VR9_CRYSTAL_25M /*25M crystal clock, for GRX288*/
+    /*fix me, change to the correct value*/
+    #define CONFIG_VR9_PLL0_CFG_VALUE 0x00F018D1   /*default value for 25M crystal*/
+    #define CONFIG_VR9_PLL1_CFG_VALUE 0x984E6F4D   /*default value for 25M crystal*/
+    #define CONFIG_VR9_PLL2_CFG_VALUE 0x0A200441
+    #define PLL2_DISABLE	0x0a200000
+	#define PLL2_HIGH_M	0x0a20003d
+	#define PLL2_DEFAULT	0x0a200441
+#else /*36M crystal clock, for VRX288*/
+    #define CONFIG_VR9_PLL0_CFG_VALUE 0x00b01f21 /*default value for 36M crystal*/
+    #define CONFIG_VR9_PLL1_CFG_VALUE 0x9BA67015 /*default value for 36M crystal*/
+    #define CONFIG_VR9_PLL2_CFG_VALUE 0x293002C1 /*default value for 36M crystal*/
+    #define PLL2_DISABLE	0x29300000
+	#define PLL2_HIGH_M	0x2930003d
+	#define PLL2_DEFAULT	0x293002c1
+
+#endif
+
+
+#ifdef CONFIG_VR9_CPU_125M_RAM_125M
+   #define CONFIG_VR9_CGU_SYS_VALUE    0x90
+   #define CONFIG_VR9_CGU_CLKFSR_VALUE 0x03020000
+#elif defined(CONFIG_VR9_CPU_333M_RAM_166M)
+   #define CONFIG_VR9_CGU_SYS_VALUE    0x32
+   #define CONFIG_VR9_CGU_CLKFSR_VALUE 0x03020000
+#elif defined(CONFIG_VR9_CPU_393M_RAM_196M)
+   #define CONFIG_VR9_CGU_SYS_VALUE    0x22
+   #define CONFIG_VR9_CGU_CLKFSR_VALUE 0x03020000
+#elif defined(CONFIG_VR9_CPU_500M_RAM_250M)
+   #define CONFIG_VR9_CGU_SYS_VALUE    0x12
+   #define CONFIG_VR9_CGU_CLKFSR_VALUE 0x03010000 /*PPE 432M freq*/
+#elif defined(CONFIG_VR9_CPU_600M_RAM_200M) 
+   #define CONFIG_VR9_CGU_SYS_VALUE    0x04
+   #define CONFIG_VR9_CGU_CLKFSR_VALUE 0x03010000 /*PPE 432M freq*/
+#elif defined(CONFIG_VR9_CPU_600M_RAM_300M)
+   #define CONFIG_VR9_CGU_SYS_VALUE    0x02
+   #define CONFIG_VR9_CGU_CLKFSR_VALUE 0x03000000 /*PPE 432M freq*/  
+#else
+      /*fix me, put correct values here*/
+   #define CONFIG_VR9_CGU_SYS_VALUE    0x13
+   #define CONFIG_VR9_CGU_CLKFSR_VALUE 0x03020000
+#endif
+
+
+  .set  noreorder
+
+
+#ifdef CONFIG_CHECK_PLL2_LOCK
+   .align 4
+   .globl  pll2_lock_workaround
+   .ent  pll2_lock_workaround
+
+pll2_lock_workaround: /* workaround code for PLL2 */
+   	move    t4,ra
+	li	t0,0xbf103000
+    lw	t1,0x60(t0)
+	andi	t1,t1,0x2
+	bne	zero,t1,3f  /* PLL2 lock branch to continue */
+	nop
+/* disable_pll2 */
+
+	li	t3,0x10
+1:
+	li	t1, PLL2_DISABLE
+	sw      t1,0x60(t0)
+    li	t1,0x1
+	sw	t1,0x20(t0)
+	bal	delay_asm_1ms
+	nop
+							
+/* enable pll2 at low freq */
+	li	t1, PLL2_HIGH_M
+	sw      t1,0x60(t0)
+	li	t1,0x1
+	sw	t1,0x20(t0)
+    bal	delay_asm_1ms
+	nop
+
+/* Check PLL2 lock at low freq */
+	lw	t1,0x60(t0)
+    andi	t1,t1,0x2
+	bne	zero,t1,2f  /* PLL2 lock branch to continue */
+	nop
+	addi	t3,t3,-1
+	bne	zero,t3,1b
+	nop
+
+/* Set PLL2 to Default Freq */
+2:
+	li	t1, PLL2_DEFAULT
+	sw      t1,0x60(t0)
+    li	t1,0x1
+	sw	t1,0x20(t0)
+	bal	delay_asm_1ms
+	nop
+	
+/* Continue execution */
+3:
+	move	ra,t4
+    j	ra
+	nop
+
+/* Delay routine for 1ms */
+  .align 4
+delay_asm_1ms:
+	li    k1, (CPU_CLOCK_RATE/2000)
+	mtc0  zero, CP0_COUNT
+1:
+  mfc0  k0, CP0_COUNT
+	sub   k0,k1,k0
+	bgez  k0,1b
+	nop
+    j  ra
+	nop
+	
+    .end  pll2_lock_workaround
+#endif
+
+
+
+/*
+ * void cgu_init(long)
+ */
+  .globl  cgu_init
+  .ent  cgu_init
+cgu_init:
+	li  t2, CGU_SYS
+    lw  t2, 0(t2)
+    bne t2, CONFIG_VR9_CGU_SYS_VALUE, 1f /*check if CGU_SYS is correct*/
+    nop
+	
+    li  t2, CGU_CLKFSR
+	lw  t2, 0(t2)
+	bne t2, CONFIG_VR9_CGU_CLKFSR_VALUE, 1f /*check if CGU_CLKFSR is correct*/
+	nop
+	
+freq_up2date:
+    move  t5, ra
+#ifdef CONFIG_CHECK_PLL2_LOCK
+    bal pll2_lock_workaround
+    nop
+#endif
+    move  ra, t5
+    j   ra    /*all values are correct, return*/
+	nop
+	
+1:  
+#if CONFIG_VR9_CRYSTAL_CPLD
+    /*Pull high GPIO44, P2.12, used as output*/
+    /*P2_ALTSEL0 &=~(1<<12)*/
+	li t1, 0xBE100B7C
+	lw t2, 0(t1)
+	li t3, 0xffffefff
+	and t2, t2, t3
+	sw t2, 0(t1)
+
+    /*P2_ALTSEL1 &=~(1<<12)*/
+	li t1, 0xBE100B80
+	lw t2, 0(t1)
+	li t3, 0xffffefff
+	and t2, t2, t3
+	sw t2, 0(t1)
+
+    /*P2_DIR |=1<<12*/
+	li t1, 0xBE100B78
+	lw t2, 0(t1)
+	li t3, 0x1000
+	or t2, t2, t3
+	sw t2, 0(t1)
+	
+	/*P2_OD |=1<<12*/
+    li t1, 0xBE100B84
+	lw t2, 0(t1)
+	li t3, 0x1000
+	or t2, t2, t3
+	sw t2, 0(t1)
+					
+	/*P2_OUT |=1<<12*/
+	li t1, 0xBE100B70
+	lw t2, 0(t1)
+	li t3, 0x1000
+	or t2, t2, t3
+	sw t2, 0(t1)
+
+#if 0
+    /*Pull high GPIO41, P2.9, used as output*/
+	/*P2_ALTSEL0 &=~(1<<9)*/
+	li t1, 0xBE100B7C
+	lw t2, 0(t1)
+	li t3, 0xfffffdff
+    and t2, t2, t3
+    sw t2, 0(t1)
+
+    /*P2_ALTSEL1 &=~(1<<9)*/
+	li t1, 0xBE100B80
+	lw t2, 0(t1)
+	li t3, 0xfffffdff
+	and t2, t2, t3
+    sw t2, 0(t1)
+
+    /*P2_DIR |=1<<9*/
+	li t1, 0xBE100B78
+	lw t2, 0(t1)
+	li t3, 0x200
+	or t2, t2, t3
+	sw t2, 0(t1)
+
+	/*P2_OD |=1<<9*/
+	li t1, 0xBE100B84
+	lw t2, 0(t1)
+	li t3, 0x200
+	or t2, t2, t3
+	sw t2, 0(t1)
+
+	/*P2_OUT |=1<<9*/
+	li t1, 0xBE100B70
+	lw t2, 0(t1)
+	li t3, 0x200
+	or t2, t2, t3
+	sw t2, 0(t1)
+																														
+#endif
+
+    /*setup GPIO13*/ 
+	/*REG32(0xBE100B1C) &= ~0x2000*/
+	li t1, 0xBE100B1C
+	lw t2, 0(t1)
+	li t3, 0xffffdfff
+	and t2, t2, t3
+	sw t2, 0(t1)
+
+	/*REG32(0xBE100B20) &= ~0x2000*/
+	li t1, 0xBE100B20
+	lw t2, 0(t1)
+	li t3, 0xffffdfff
+	and t2, t2, t3
+	sw t2, 0(t1)
+						
+	/*REG32(0xBE100B18) |= 0x2000*/
+	li t1, 0xBE100B18
+	lw t2, 0(t1)
+	li t3, 0x2000
+	or t2, t2, t3
+	sw t2, 0(t1)
+
+	/*REG32(0xBE100B24) |= 0x2000*/
+	li t1, 0xBE100B24
+	lw t2, 0(t1)
+	li t3, 0x2000
+	or t2, t2, t3
+	sw t2, 0(t1)
+					
+    /*Toggle GPIO13 5 times*/					
+	li t0, 0 /*5 times*/
+	li t4, 4
+1:
+	
+	/*REG32(0xBE100B10) |= 0x2000;*/
+	li t1, 0xBE100B10
+    lw t2, 0(t1)
+    li t3, 0x2000
+    or t2, t2, t3
+    sw t2, 0(t1)
+
+    /*delay*/
+    li t1, 0
+delay1:
+	li t2, 0x200
+	addi t1, t1, 1
+	bne t1, t2, delay1
+	nop
+
+	/*REG32(0xBE100B10) &= ~0x2000;*/
+	li t1, 0xBE100B10
+	lw t2, 0(t1)
+	li t3, 0xffffdfff
+	and t2, t2, t3
+	sw t2, 0(t1)
+	
+    /*delay*/
+    li t1, 0
+delay2:
+	li t2, 0x200
+	addi t1, t1, 1
+	bne t1, t2, delay2
+	nop
+	
+    addi t0, t0, 1
+	bne t0, t4, 1b
+    nop
+#endif
+
+    li  t2, CGU_SYS
+    li  a0, CONFIG_VR9_CGU_SYS_VALUE
+    sw  a0, 0(t2)    /*store predefined value to CGU_SYS*/
+    
+	li  t2, CGU_CLKFSR
+    li  a0, CONFIG_VR9_CGU_CLKFSR_VALUE /*store predefined value to CGU_CLKFSR*/
+    sw  a0, 0(t2)
+//#if defined(CONFIG_VR9_CRYSTAL_6M) || defined(CONFIG_VR9_CRYSTAL_CPLD)
+	li  t2, PLL0_CFG
+    li  a0, CONFIG_VR9_PLL0_CFG_VALUE /*store predefined value to PLL0_CFG*/
+	sw  a0, 0(t2)
+
+	li  t2, PLL1_CFG
+	li  a0, CONFIG_VR9_PLL1_CFG_VALUE /*store predefined value to PLL1_CFG*/
+	sw  a0, 0(t2)
+
+	li  t2, PLL2_CFG
+	li  a0, CONFIG_VR9_PLL2_CFG_VALUE /*store predefined value to PLL2_CFG*/
+	sw  a0, 0(t2)
+//#endif	
+    li  t2, CGU_UPDATE
+    li  a0, 1
+    sw  a0, 0(t2) /*write 0x1 to CGU_UPDATE*/
+    li  t2, RST_REQ
+    li  a0, 0xe0000000
+    sw  a0, 0(t2)  /*issue global software reset*/
+wait_reset:
+    b   wait_reset
+    nop
+    .end  cgu_init
+
+
+
+/*
+ * void ddrram_init(long)
+ */
+  .globl  ddrram_init
+  .ent  ddrram_init
+ddrram_init:
+#ifdef CONFIG_ENABLE_POWER_MANAGEMENT
+   li  t2, PMU_PWDCR1
+   lw  t3, 0(t2)
+   li  t4, 0xffffffBf
+   and t3, t3, t4 /*bit6 set to 0*/
+   sw  t3, 0(t2)
+#endif
+   li  t2, DDR_CCR07
+   li  a0, 0
+   sw  a0, 0(t2) /*put DDR controller inactive*/
+  
+   li  t2, DDR_CCR00
+   li  a0, MC_CCR00_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR01
+   li  a0, MC_CCR01_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR02
+   li  a0, MC_CCR02_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR03
+   li  a0, MC_CCR03_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR04
+   li  a0, MC_CCR04_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR05
+   li  a0, MC_CCR05_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR06
+   li  a0, MC_CCR06_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR07
+   li  a0, MC_CCR07_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR08
+   li  a0, MC_CCR08_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR09
+   li  a0, MC_CCR09_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR10
+   li  a0, MC_CCR10_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR11
+   li  a0, MC_CCR11_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR12
+   li  a0, MC_CCR12_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR13
+   li  a0, MC_CCR13_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR14
+   li  a0, MC_CCR14_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR15
+   li  a0, MC_CCR15_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR16
+   li  a0, MC_CCR16_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR17
+   li  a0, MC_CCR17_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR18
+   li  a0, MC_CCR18_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR19
+   li  a0, MC_CCR19_VALUE
+#ifdef CONFIG_LOWPOWER_AUTO_ENABLE
+   li   t1, 0xe0ffffff 
+   and  a0, a0, t1
+   li   t1, CONFIG_LOWPOWER_AUTO_ENABLE
+   andi t1, t1, 0x1f
+   sll  t1, t1, 24
+   add  a0, a0, t1 
+#endif
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR20
+   li  a0, MC_CCR20_VALUE
+#ifdef CONFIG_LOWPOWER_CONTROL
+   li  t1, 0xffffffe0
+   and a0, a0, t1
+   li  t1, CONFIG_LOWPOWER_CONTROL
+   andi t1, t1, 0x1f
+   add a0, a0, t1
+#endif   
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR21
+   li  a0, MC_CCR21_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR22
+   li  a0, MC_CCR22_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR23
+   li  a0, MC_CCR23_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR24
+   li  a0, MC_CCR24_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR25
+   li  a0, MC_CCR25_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR26
+   li  a0, MC_CCR26_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR27
+   li  a0, MC_CCR27_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR28
+   li  a0, MC_CCR28_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR29
+   li  a0, MC_CCR29_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR30
+   li  a0, MC_CCR30_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR31
+   li  a0, MC_CCR31_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR32
+   li  a0, MC_CCR32_VALUE
+#ifdef CONFIG_LOWPOWER_POWER_DOWN_CNT
+   li  t1, 0xffff0000
+   and a0, a0, t1
+   li  t1, CONFIG_LOWPOWER_POWER_DOWN_CNT
+   andi t1, t1, 0xffff
+   add a0, a0, t1
+#endif      
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR33
+   li  a0, MC_CCR33_VALUE
+#ifdef CONFIG_LOWPOWER_SELF_REFRESH_CNT
+   li  t1, 0xffff0000
+   and a0, a0, t1
+   li  t1, CONFIG_LOWPOWER_SELF_REFRESH_CNT
+   andi t1, t1, 0xffff
+   add a0, a0, t1
+#endif      
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR34
+   li  a0, MC_CCR34_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR35
+   li  a0, MC_CCR35_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR36
+   li  a0, MC_CCR36_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR37
+   li  a0, MC_CCR37_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR38
+   li  a0, MC_CCR38_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR39
+   li  a0, MC_CCR39_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR40
+   li  a0, MC_CCR40_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR41
+   li  a0, MC_CCR41_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR42
+   li  a0, MC_CCR42_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR43
+   li  a0, MC_CCR43_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR44
+   li  a0, MC_CCR44_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR45
+   li  a0, MC_CCR45_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR46
+   li  a0, MC_CCR46_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR47
+   li  a0, MC_CCR47_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR48
+   li  a0, MC_CCR48_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR49
+   li  a0, MC_CCR49_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR50
+   li  a0, MC_CCR50_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR51
+   li  a0, MC_CCR51_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR52
+   li  a0, MC_CCR52_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR53
+   li  a0, MC_CCR53_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR54
+   li  a0, MC_CCR54_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR55
+   li  a0, MC_CCR55_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR56
+   li  a0, MC_CCR56_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR57
+   li  a0, MC_CCR57_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR58
+   li  a0, MC_CCR58_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR59
+   li  a0, MC_CCR59_VALUE
+   sw  a0, 0(t2)
+
+   li  t2, DDR_CCR60
+   li  a0, MC_CCR60_VALUE
+   sw  a0, 0(t2)
+   
+   li  t2, DDR_CCR61
+   li  a0, MC_CCR61_VALUE
+   sw  a0, 0(t2)
+
+#if defined(CONFIG_TUNE_DDR) && defined(CONFIG_BOOT_FROM_NOR)
+   li      t3, IFX_CFG_FLASH_DDR_CFG_START_ADDR
+   lw      t4, 0(t3)
+   li      t3, 0x88888888
+   bne     t3, t4, ddr_not_configured
+   nop
+/*calculate the crc value*/
+    li      t3, IFX_CFG_FLASH_DDR_CFG_START_ADDR
+    addi    t3, t3, 0x4
+    lw      t4, 0(t3)
+    lw      t5, 4(t3)
+    xor     t4, t4, t5
+    lw      t5, 8(t3)
+    xor     t4, t4, t5
+    lw      t5, 0xc(t3)
+    xor     t4, t4, t5
+    lw      t5, 0x10(t3)
+    bne     t4, t5, ddr_not_configured
+    nop
+/*crc correct, load the stored value*/
+    li      t2, IFX_CFG_FLASH_DDR_CFG_START_ADDR
+    addi    t2, t2, 0x04
+    lw      t2, 0(t2)
+    li      t1, DDR_CCR39
+    sw      t2, 0(t1)
+
+    li      t2, IFX_CFG_FLASH_DDR_CFG_START_ADDR
+    addi    t2, t2, 0x08
+    lw      t2, 0(t2)
+    li      t1, DDR_CCR40
+    sw      t2, 0(t1)
+    
+    li      t2, IFX_CFG_FLASH_DDR_CFG_START_ADDR
+    addi    t2, t2, 0x0c
+    lw      t2, 0(t2)
+    li      t1, DDR_CCR43
+    sw      t2, 0(t1)
+    
+    li      t2, IFX_CFG_FLASH_DDR_CFG_START_ADDR
+    addi    t2, t2, 0x10
+    lw      t2, 0(t2)
+    li      t1, DDR_CCR44
+    sw      t2, 0(t1)
+    
+    /*ddr use stored value, put 0 in 0xBE22FF20*/
+    li      t3, 0xBE22FF20
+    li      t4, 0x0
+    sw      t4, 0(t3)
+    b       2f
+    nop
+
+ddr_not_configured:
+    /*ddr not configured, put 0xff in 0xBE22FF20*/
+    li      t3, 0xBE22FF20
+    li      t4, 0xff
+    sw      t4, 0(t3)
+    
+    /*set 0 to the 3rd Most significant byte of DDR_CCR39*/
+    li      t2, DDR_CCR39
+    lw      t1, 0(t2);
+    li      a0, 0xFFFF00FF;
+    and     t1, t1, a0
+    sw      t1, 0(t2)
+    
+    /*set 0 to the 3rd Most significant byte of DDR_CCR40*/
+    li      t2, DDR_CCR40
+    lw      t1, 0(t2);
+    li      a0, 0xFFFF00FF;
+    and     t1, t1, a0
+    sw      t1, 0(t2)
+    
+#endif
+2:
+   /*need to disable fpi burst in register "always_last"*/
+   li      t3, 0xBF400430
+   li      t4, 0x04
+   sw      t4, 0(t3)
+
+   li  t2, DDR_CCR07
+   li  a0, 0x1010100
+   sw  a0, 0(t2) /*put DDR controller active*/
+  
+   /*DENALI_CTL_47 and DENALI_CTL_48 registers bit 0 indicates DLL lock status*/
+1:
+   li  t2, DDR_CCR47
+   lw  t2, 0(t2)
+   li  t3, 0x01
+   and t2, t3
+   bne t2, t3, 1b 
+   nop
+   li  t2, DDR_CCR48
+   lw  t2, 0(t2)
+   li  t3, 0x01
+   and t2, t3
+   bne t2, t3, 1b
+   nop 			   
+   j  ra
+   nop
+   .end ddrram_init
+   
+   
+   
+  .globl  lowlevel_init
+  .ent  lowlevel_init
+lowlevel_init:
+  /* EBU, CGU and SDRAM/DDR-RAM Initialization.
+   */
+  move  t6, ra
+
+    bal cgu_init
+    nop
+ 
+#ifdef CONFIG_TUNE_DDR
+    li      t1, DDR_CCR07
+    lw      t1, 0(t1)
+    andi    t1, t1, 0x100
+    bne     t1, zero, ddr_init_finish
+    nop
+#endif
+ 
+ 
+  bal ddrram_init
+  nop
+
+
+ddr_init_finish:
+  move  ra, t6
+  j ra
+  nop
+
+  .end  lowlevel_init
--- /dev/null
+++ b/board/vr9/nand_spl_board.c
@@ -0,0 +1,359 @@
+#include <config.h>
+#include <common.h>
+#include <command.h>
+#include <asm/addrspace.h>
+#include <asm/vr9.h>
+#include <environment.h>
+#include <nand.h>
+
+
+#define DDR_OFFSET   0xbf401000
+#define DDR_CCR00      (DDR_OFFSET + 0x0000 )
+#define DDR_CCR01      (DDR_OFFSET + 0x0010 )
+#define DDR_CCR02      (DDR_OFFSET + 0x0020 )
+#define DDR_CCR03      (DDR_OFFSET + 0x0030 )
+#define DDR_CCR04      (DDR_OFFSET + 0x0040 )
+#define DDR_CCR05      (DDR_OFFSET + 0x0050 )
+#define DDR_CCR06      (DDR_OFFSET + 0x0060 )
+#define DDR_CCR07      (DDR_OFFSET + 0x0070 )
+#define DDR_CCR08      (DDR_OFFSET + 0x0080 )
+#define DDR_CCR09      (DDR_OFFSET + 0x0090 )
+#define DDR_CCR10      (DDR_OFFSET + 0x00A0 )
+#define DDR_CCR11      (DDR_OFFSET + 0x00B0 )
+#define DDR_CCR12      (DDR_OFFSET + 0x00C0 )
+#define DDR_CCR13      (DDR_OFFSET + 0x00D0 )
+#define DDR_CCR14      (DDR_OFFSET + 0x00E0 )
+#define DDR_CCR15      (DDR_OFFSET + 0x00F0 )
+#define DDR_CCR16      (DDR_OFFSET + 0x0100 )
+#define DDR_CCR17      (DDR_OFFSET + 0x0110 )
+#define DDR_CCR18      (DDR_OFFSET + 0x0120 )
+#define DDR_CCR19      (DDR_OFFSET + 0x0130 )
+#define DDR_CCR20      (DDR_OFFSET + 0x0140 )
+#define DDR_CCR21      (DDR_OFFSET + 0x0150 )
+#define DDR_CCR22      (DDR_OFFSET + 0x0160 )
+#define DDR_CCR23      (DDR_OFFSET + 0x0170 )
+#define DDR_CCR24      (DDR_OFFSET + 0x0180 )
+#define DDR_CCR25      (DDR_OFFSET + 0x0190 )
+#define DDR_CCR26      (DDR_OFFSET + 0x01A0 )
+#define DDR_CCR27      (DDR_OFFSET + 0x01B0 )
+#define DDR_CCR28      (DDR_OFFSET + 0x01C0 )
+#define DDR_CCR29      (DDR_OFFSET + 0x01D0 )
+#define DDR_CCR30      (DDR_OFFSET + 0x01E0 )
+#define DDR_CCR31      (DDR_OFFSET + 0x01F0 )
+#define DDR_CCR32      (DDR_OFFSET + 0x0200 )
+#define DDR_CCR33      (DDR_OFFSET + 0x0210 )
+#define DDR_CCR34      (DDR_OFFSET + 0x0220 )
+#define DDR_CCR35      (DDR_OFFSET + 0x0230 )
+#define DDR_CCR36      (DDR_OFFSET + 0x0240 )
+#define DDR_CCR37      (DDR_OFFSET + 0x0250 )
+#define DDR_CCR38      (DDR_OFFSET + 0x0260 )
+#define DDR_CCR39      (DDR_OFFSET + 0x0270 )
+#define DDR_CCR40      (DDR_OFFSET + 0x0280 )
+#define DDR_CCR41      (DDR_OFFSET + 0x0290 )
+#define DDR_CCR42      (DDR_OFFSET + 0x02A0 )
+#define DDR_CCR43      (DDR_OFFSET + 0x02B0 )
+#define DDR_CCR44      (DDR_OFFSET + 0x02C0 )
+#define DDR_CCR45      (DDR_OFFSET + 0x02D0 )
+#define DDR_CCR46      (DDR_OFFSET + 0x02E0 )
+#define DDR_CCR47      (DDR_OFFSET + 0x02F0 )
+#define DDR_CCR48      (DDR_OFFSET + 0x0300 )
+#define DDR_CCR49      (DDR_OFFSET + 0x0310 )
+#define DDR_CCR50      (DDR_OFFSET + 0x0320 )
+#define DDR_CCR51      (DDR_OFFSET + 0x0330 )
+#define DDR_CCR52      (DDR_OFFSET + 0x0340 )
+#define DDR_CCR53      (DDR_OFFSET + 0x0350 )
+#define DDR_CCR54      (DDR_OFFSET + 0x0360 )
+#define DDR_CCR55      (DDR_OFFSET + 0x0370 )
+#define DDR_CCR56      (DDR_OFFSET + 0x0380 )
+#define DDR_CCR57      (DDR_OFFSET + 0x0390 )
+#define DDR_CCR58      (DDR_OFFSET + 0x03A0 )
+#define DDR_CCR59      (DDR_OFFSET + 0x03B0 )
+#define DDR_CCR60      (DDR_OFFSET + 0x03C0 )
+#define DDR_CCR61      (DDR_OFFSET + 0x03D0 )
+#define DDR_CCR62      (DDR_OFFSET + 0x03E0 )
+#define DDR_CCR63      (DDR_OFFSET + 0x03F0 )
+#define DDR_CCR64      (DDR_OFFSET + 0x0400 )
+#define DDR_CCR65      (DDR_OFFSET + 0x0410 )
+#define DDR_CCR66      (DDR_OFFSET + 0x0420 )
+#define DDR_CCR67      (DDR_OFFSET + 0x0430 )
+#define DDR_CCR68      (DDR_OFFSET + 0x0440 )
+#define DDR_CCR69      (DDR_OFFSET + 0x0450 )
+#define DDR_CCR70      (DDR_OFFSET + 0x0460 )
+#define DDR_CCR71      (DDR_OFFSET + 0x0470 )
+#define DDR_CCR72      (DDR_OFFSET + 0x0480 )
+#define DDR_CCR73      (DDR_OFFSET + 0x0490 )
+#define DDR_CCR74      (DDR_OFFSET + 0x04A0 )
+#define DDR_CCR75      (DDR_OFFSET + 0x04B0 )
+#define DDR_CCR76      (DDR_OFFSET + 0x04C0 )
+#define DDR_CCR77      (DDR_OFFSET + 0x04D0 )
+#define DDR_CCR78      (DDR_OFFSET + 0x04E0 )
+#define DDR_CCR79      (DDR_OFFSET + 0x04F0 )
+#define DDR_CCR80      (DDR_OFFSET + 0x0500 )
+#define DDR_CCR81      (DDR_OFFSET + 0x0510 )
+#define DDR_CCR82      (DDR_OFFSET + 0x0520 )
+#define DDR_CCR83      (DDR_OFFSET + 0x0530 )
+#define DDR_CCR84      (DDR_OFFSET + 0x0540 )
+#define DDR_CCR85      (DDR_OFFSET + 0x0550 )
+#define DDR_CCR86      (DDR_OFFSET + 0x0560 )
+#define DDR_CCR87      (DDR_OFFSET + 0x0570 )
+#define DDR_CCR88      (DDR_OFFSET + 0x0580 )
+#define DDR_CCR89      (DDR_OFFSET + 0x0590 )
+#define DDR_CCR90      (DDR_OFFSET + 0x05A0 )
+#define DDR_CCR91      (DDR_OFFSET + 0x05B0 )
+#define DDR_CCR92      (DDR_OFFSET + 0x05C0 )
+#define DDR_CCR93      (DDR_OFFSET + 0x05D0 )
+#define DDR_CCR94      (DDR_OFFSET + 0x05E0 )
+#define DDR_CCR95      (DDR_OFFSET + 0x05F0 )
+#define DDR_CCR96      (DDR_OFFSET + 0x0600 )
+#define DDR_CCR97      (DDR_OFFSET + 0x0610 )
+#define DDR_CCR98      (DDR_OFFSET + 0x0620 )
+#define DDR_CCR99      (DDR_OFFSET + 0x0630 )
+#define DDR_CCR100     (DDR_OFFSET + 0x0640 )
+#define DDR_CCR101     (DDR_OFFSET + 0x0650 )
+#define DDR_CCR102     (DDR_OFFSET + 0x0660 )
+#define DDR_CCR103     (DDR_OFFSET + 0x0670 )
+#define DDR_CCR104     (DDR_OFFSET + 0x0680 )
+#define DDR_CCR105     (DDR_OFFSET + 0x0690 )
+#define DDR_CCR106     (DDR_OFFSET + 0x06A0 )
+#define DDR_CCR107     (DDR_OFFSET + 0x06B0 )
+#define DDR_CCR108     (DDR_OFFSET + 0x06C0 )
+#define DDR_CCR109     (DDR_OFFSET + 0x06D0 )
+#define DDR_CCR110     (DDR_OFFSET + 0x06E0 )
+#define DDR_CCR111     (DDR_OFFSET + 0x06F0 )
+#define DDR_CCR112     (DDR_OFFSET + 0x0700 )
+#define DDR_CCR113     (DDR_OFFSET + 0x0710 )
+#define DDR_CCR114     (DDR_OFFSET + 0x0720 )
+#define DDR_CCR115     (DDR_OFFSET + 0x0730 )
+#define DDR_CCR116     (DDR_OFFSET + 0x0740 )
+#define DDR_CCR117     (DDR_OFFSET + 0x0750 )
+#define DDR_CCR118     (DDR_OFFSET + 0x0760 )
+#define DDR_CCR119     (DDR_OFFSET + 0x0770 )
+#define DDR_CCR120     (DDR_OFFSET + 0x0780 )
+#define DDR_CCR121     (DDR_OFFSET + 0x0790 )
+#define DDR_CCR122     (DDR_OFFSET + 0x07A0 )
+#define DDR_CCR123     (DDR_OFFSET + 0x07B0 )
+#define DDR_CCR124     (DDR_OFFSET + 0x07C0 )
+#define DDR_CCR125     (DDR_OFFSET + 0x07D0 )
+#define DDR_CCR126     (DDR_OFFSET + 0x07E0 )
+#define DDR_CCR127     (DDR_OFFSET + 0x07F0 )
+#define DDR_CCR128     (DDR_OFFSET + 0x0800 )
+#define DDR_CCR129     (DDR_OFFSET + 0x0810 )
+#define DDR_CCR130     (DDR_OFFSET + 0x0820 )
+#define DDR_CCR131     (DDR_OFFSET + 0x0830 )
+#define DDR_CCR132     (DDR_OFFSET + 0x0840 )
+#define DDR_CCR133     (DDR_OFFSET + 0x0850 )
+#define DDR_CCR134     (DDR_OFFSET + 0x0860 )
+#define DDR_CCR135     (DDR_OFFSET + 0x0870 )
+#define DDR_CCR136     (DDR_OFFSET + 0x0880 )
+#define DDR_CCR137     (DDR_OFFSET + 0x0890 )
+#define DDR_CCR138     (DDR_OFFSET + 0x08A0 )
+#define DDR_CCR139     (DDR_OFFSET + 0x08B0 )
+#define DDR_CCR140     (DDR_OFFSET + 0x08C0 )
+#define DDR_CCR141     (DDR_OFFSET + 0x08D0 )
+#define DDR_CCR142     (DDR_OFFSET + 0x08E0 )
+#define DDR_CCR143     (DDR_OFFSET + 0x08F0 )
+#define DDR_CCR144     (DDR_OFFSET + 0x0900 )
+#define DDR_CCR145     (DDR_OFFSET + 0x0910 )
+#define DDR_CCR146     (DDR_OFFSET + 0x0920 )
+#define DDR_CCR147     (DDR_OFFSET + 0x0930 )
+#define DDR_CCR148     (DDR_OFFSET + 0x0940 )
+#define DDR_CCR149     (DDR_OFFSET + 0x0950 )
+#define DDR_CCR150     (DDR_OFFSET + 0x0960 )
+#define DDR_CCR151     (DDR_OFFSET + 0x0970 )
+#define DDR_CCR152     (DDR_OFFSET + 0x0980 )
+#define DDR_CCR153     (DDR_OFFSET + 0x0990 )
+#define DDR_CCR154     (DDR_OFFSET + 0x09A0 )
+#define DDR_CCR155     (DDR_OFFSET + 0x09B0 )
+#define DDR_CCR156     (DDR_OFFSET + 0x09C0 )
+#define DDR_CCR157     (DDR_OFFSET + 0x09D0 )
+#define DDR_CCR158     (DDR_OFFSET + 0x09E0 )
+#define DDR_CCR159     (DDR_OFFSET + 0x09F0 )
+#define DDR_CCR160     (DDR_OFFSET + 0x0A00 )
+#define DDR_CCR161     (DDR_OFFSET + 0x0A10 )
+#define DDR_CCR162     (DDR_OFFSET + 0x0A20 )
+#define DDR_CCR163     (DDR_OFFSET + 0x0A30 )
+#define DDR_CCR164     (DDR_OFFSET + 0x0A40 )
+#define DDR_CCR165     (DDR_OFFSET + 0x0A50 )
+#define DDR_CCR166     (DDR_OFFSET + 0x0A60 )
+#define DDR_CCR167     (DDR_OFFSET + 0x0A70 )
+#define DDR_CCR168     (DDR_OFFSET + 0x0A80 )
+#define DDR_CCR169     (DDR_OFFSET + 0x0A90 )
+#define DDR_CCR170     (DDR_OFFSET + 0x0AA0 )
+#define DDR_CCR171     (DDR_OFFSET + 0x0AB0 )
+#define DDR_CCR172     (DDR_OFFSET + 0x0AC0 )
+#define DDR_CCR173     (DDR_OFFSET + 0x0AD0 )
+#define DDR_CCR174     (DDR_OFFSET + 0x0AE0 )
+#define DDR_CCR175     (DDR_OFFSET + 0x0AF0 )
+#define DDR_CCR176     (DDR_OFFSET + 0x0B00 )
+#define DDR_CCR177     (DDR_OFFSET + 0x0B10 )
+#define DDR_CCR178     (DDR_OFFSET + 0x0B20 )
+#define DDR_CCR179     (DDR_OFFSET + 0x0B30 )
+#define DDR_CCR180     (DDR_OFFSET + 0x0B40 )
+#define DDR_CCR181     (DDR_OFFSET + 0x0B50 )
+#define DDR_CCR182     (DDR_OFFSET + 0x0B60 )
+#define DDR_CCR183     (DDR_OFFSET + 0x0B70 )
+#define DDR_CCR184     (DDR_OFFSET + 0x0B80 )
+#define DDR_CCR185     (DDR_OFFSET + 0x0B90 )
+#define DDR_CCR186     (DDR_OFFSET + 0x0BA0 )
+#define DDR_CCR187     (DDR_OFFSET + 0x0BB0 )
+#define DDR_CCR188     (DDR_OFFSET + 0x0BC0 )
+#define DDR_CCR189     (DDR_OFFSET + 0x0BD0 )
+#define DDR_CCR190     (DDR_OFFSET + 0x0BE0 )
+#define DDR_CCR191     (DDR_OFFSET + 0x0BF0 )
+
+
+#define MC_MODUL_BASE		0xBF800000
+#define MC_ERRCAUSE   	MC_MODUL_BASE+0x0010
+#define MC_ERRADDR     	MC_MODUL_BASE+0x0020
+#define MC_CON		      MC_MODUL_BASE+0x0060
+#define MC_SRAM_ENABLE		0x00000004
+#define MC_SDRAM_ENABLE		0x00000002
+#define MC_DDRRAM_ENABLE	0x00000001
+#define MC_DDR_MODUL_BASE	0xBF801000
+
+#define MC_DC03		MC_DDR_MODUL_BASE+0x0030
+#define MC_DC15   MC_DDR_MODUL_BASE+0x00F0
+#define MC_DC21		MC_DDR_MODUL_BASE+0x0150
+#define MC_DC22		MC_DDR_MODUL_BASE+0x0160
+#define MC_DC24		MC_DDR_MODUL_BASE+0x0180
+
+void nand_gpio_init(void)
+{
+	  *BSP_GPIO_P3_DIR=0x2;
+    *BSP_GPIO_P3_ALTSEL0=0x3;
+    *BSP_GPIO_P3_ALTSEL1=0x0;
+    *BSP_GPIO_P3_OD=0x3;
+    
+    /* set GPIO pins for NAND */
+    /* P0.13 FL_A24 01:output*/
+    /* P1.8 FL_A23 01:output*/
+    *BSP_GPIO_P0_ALTSEL0 |= 0x2000;
+    *BSP_GPIO_P0_ALTSEL1 &= (~0x2000);
+    *BSP_GPIO_P0_DIR |= (0x2000);
+    *BSP_GPIO_P1_ALTSEL0 |= 0x100;
+    *BSP_GPIO_P1_ALTSEL1 &= (~0x100);
+    *BSP_GPIO_P1_DIR |= (0x100);
+}
+									  
+
+void *malloc(unsigned int size)
+{
+   
+    return NULL;
+}
+
+static void nand_read_page(u32 page_addr, u32 dest_addr)
+{
+   int i;
+   u8 *tmp;
+   u8 col_addr_num;
+     u8 page_addr_num;
+
+   if(CONFIG_NAND_PAGE_SIZE<=0x200){
+     col_addr_num=1;
+
+     if(CONFIG_NAND_FLASH_SIZE<32){
+        page_addr_num=2;
+      }else
+        page_addr_num=3;
+   }else{
+     col_addr_num=2;
+
+     if(CONFIG_NAND_FLASH_SIZE<128){
+          page_addr_num=2;
+      }else{
+        page_addr_num=3;
+      }
+   }
+   NAND_CE_SET;
+
+   NAND_SETCLE;
+   NAND_WRITE(WRITE_CMD,0);
+   NAND_CLRCLE;
+   NAND_SETALE;
+   for(i=0;i<col_addr_num;i++){
+    NAND_WRITE(WRITE_ADDR,0);
+  }
+   for(i=0;i<page_addr_num;i++){
+     NAND_WRITE(WRITE_ADDR,(u8)((page_addr>>(i*8)) & 0xff ));
+   }
+   NAND_CLRALE;
+
+   NAND_SETCLE;
+   if(CONFIG_NAND_PAGE_SIZE>0x200){
+     NAND_WRITE(WRITE_CMD,0x30);
+   }
+  NAND_CLRCLE;
+  while(!NAND_READY){}
+
+   /* Read page */
+   tmp = (u8*)dest_addr;
+   for (i = 0; i < CONFIG_NAND_PAGE_SIZE; i++)
+   {
+     NAND_READ(READ_DATA, *tmp++);
+   }
+   NAND_CE_CLEAR;
+
+   while(!NAND_READY){}
+}
+
+void nand_spl_init(void)
+{
+	ulong  buffer[6];
+  u8    page_buf[CONFIG_NAND_PAGE_SIZE];
+  ulong ddr_magic=0x88888888;
+  ulong erase_addr1=0, erase_addr2=0;
+  ulong  ecc;
+  int i;
+  
+  erase_addr1 = IFX_CFG_FLASH_DDR_CFG_START_ADDR;
+  erase_addr2 = IFX_CFG_FLASH_DDR_CFG_START_ADDR + IFX_CFG_FLASH_DDR_CFG_SIZE;
+
+  serial_init();
+
+  buffer[0] = 0;
+
+  asm("sync");
+  nand_read_page((16384/CONFIG_NAND_PAGE_SIZE)-1,page_buf);
+  asm("sync");
+  
+  for(i=0;i<6;i++){
+    buffer[i] = *(volatile u32*)(page_buf+CONFIG_NAND_PAGE_SIZE-24+i*4); /*last 24 bytes of 16k bytes*/
+  }
+  if(buffer[0]==ddr_magic)
+       {
+             ecc=buffer[1]^buffer[2]^buffer[3]^buffer[4];
+               if(ecc!=buffer[5]){
+                  REG32(0xBe22ff20)=0xff;
+                }else{
+                    REG32(0xBe22ff20)=0;
+                }
+         }
+     else{
+        REG32(0xBe22ff20)=0xff;
+    }
+
+     REG32(DDR_CCR07) = 0; /*put DDR controller inactive*/
+      asm("sync");
+	 if(REG32(0xBe22ff20)==0xff){ 
+	      REG32(DDR_CCR39)= REG32(DDR_CCR39) & 0xffff00ff;
+	      REG32(DDR_CCR40)= REG32(DDR_CCR40) & 0xffff00ff;
+	      REG32(0xBF400430) = 0x04;
+	    }else{
+	      REG32(DDR_CCR39)= buffer[1];
+	  	  REG32(DDR_CCR40)= buffer[2];
+        REG32(DDR_CCR43)= buffer[3];
+	      REG32(DDR_CCR44)= buffer[4];
+      }
+   asm("sync");   
+   REG32(DDR_CCR07) = 0x1010100; /*put DDR controller active*/
+   while(!(REG32(DDR_CCR47) & 0x01));
+   while(!(REG32(DDR_CCR48) & 0x01)); 
+
+	 asm("sync");
+	 tune_ddr();
+     
+	 asm("sync");
+   nand_boot();
+	
+}
--- /dev/null
+++ b/board/vr9/sfddr_board.c
@@ -0,0 +1,605 @@
+/*
+ * (C) Copyright 2003
+ * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <common.h>
+#include <command.h>
+#include <version.h>
+#include <net.h>
+#include <environment.h>
+
+//#include <LzmaWrapper.h>
+
+
+#define DDR_OFFSET   0xbf401000
+#define DDR_CCR00      (DDR_OFFSET + 0x0000 )
+#define DDR_CCR01      (DDR_OFFSET + 0x0010 )
+#define DDR_CCR02      (DDR_OFFSET + 0x0020 )
+#define DDR_CCR03      (DDR_OFFSET + 0x0030 )
+#define DDR_CCR04      (DDR_OFFSET + 0x0040 )
+#define DDR_CCR05      (DDR_OFFSET + 0x0050 )
+#define DDR_CCR06      (DDR_OFFSET + 0x0060 )
+#define DDR_CCR07      (DDR_OFFSET + 0x0070 )
+#define DDR_CCR08      (DDR_OFFSET + 0x0080 )
+#define DDR_CCR09      (DDR_OFFSET + 0x0090 )
+#define DDR_CCR10      (DDR_OFFSET + 0x00A0 )
+#define DDR_CCR11      (DDR_OFFSET + 0x00B0 )
+#define DDR_CCR12      (DDR_OFFSET + 0x00C0 )
+#define DDR_CCR13      (DDR_OFFSET + 0x00D0 )
+#define DDR_CCR14      (DDR_OFFSET + 0x00E0 )
+#define DDR_CCR15      (DDR_OFFSET + 0x00F0 )
+#define DDR_CCR16      (DDR_OFFSET + 0x0100 )
+#define DDR_CCR17      (DDR_OFFSET + 0x0110 )
+#define DDR_CCR18      (DDR_OFFSET + 0x0120 )
+#define DDR_CCR19      (DDR_OFFSET + 0x0130 )
+#define DDR_CCR20      (DDR_OFFSET + 0x0140 )
+#define DDR_CCR21      (DDR_OFFSET + 0x0150 )
+#define DDR_CCR22      (DDR_OFFSET + 0x0160 )
+#define DDR_CCR23      (DDR_OFFSET + 0x0170 )
+#define DDR_CCR24      (DDR_OFFSET + 0x0180 )
+#define DDR_CCR25      (DDR_OFFSET + 0x0190 )
+#define DDR_CCR26      (DDR_OFFSET + 0x01A0 )
+#define DDR_CCR27      (DDR_OFFSET + 0x01B0 )
+#define DDR_CCR28      (DDR_OFFSET + 0x01C0 )
+#define DDR_CCR29      (DDR_OFFSET + 0x01D0 )
+#define DDR_CCR30      (DDR_OFFSET + 0x01E0 )
+#define DDR_CCR31      (DDR_OFFSET + 0x01F0 )
+#define DDR_CCR32      (DDR_OFFSET + 0x0200 )
+#define DDR_CCR33      (DDR_OFFSET + 0x0210 )
+#define DDR_CCR34      (DDR_OFFSET + 0x0220 )
+#define DDR_CCR35      (DDR_OFFSET + 0x0230 )
+#define DDR_CCR36      (DDR_OFFSET + 0x0240 )
+#define DDR_CCR37      (DDR_OFFSET + 0x0250 )
+#define DDR_CCR38      (DDR_OFFSET + 0x0260 )
+#define DDR_CCR39      (DDR_OFFSET + 0x0270 )
+#define DDR_CCR40      (DDR_OFFSET + 0x0280 )
+#define DDR_CCR41      (DDR_OFFSET + 0x0290 )
+#define DDR_CCR42      (DDR_OFFSET + 0x02A0 )
+#define DDR_CCR43      (DDR_OFFSET + 0x02B0 )
+#define DDR_CCR44      (DDR_OFFSET + 0x02C0 )
+#define DDR_CCR45      (DDR_OFFSET + 0x02D0 )
+#define DDR_CCR46      (DDR_OFFSET + 0x02E0 )
+#define DDR_CCR47      (DDR_OFFSET + 0x02F0 )
+#define DDR_CCR48      (DDR_OFFSET + 0x0300 )
+#define DDR_CCR49      (DDR_OFFSET + 0x0310 )
+#define DDR_CCR50      (DDR_OFFSET + 0x0320 )
+#define DDR_CCR51      (DDR_OFFSET + 0x0330 )
+#define DDR_CCR52      (DDR_OFFSET + 0x0340 )
+#define DDR_CCR53      (DDR_OFFSET + 0x0350 )
+#define DDR_CCR54      (DDR_OFFSET + 0x0360 )
+#define DDR_CCR55      (DDR_OFFSET + 0x0370 )
+#define DDR_CCR56      (DDR_OFFSET + 0x0380 )
+#define DDR_CCR57      (DDR_OFFSET + 0x0390 )
+#define DDR_CCR58      (DDR_OFFSET + 0x03A0 )
+#define DDR_CCR59      (DDR_OFFSET + 0x03B0 )
+#define DDR_CCR60      (DDR_OFFSET + 0x03C0 )
+#define DDR_CCR61      (DDR_OFFSET + 0x03D0 )
+#define DDR_CCR62      (DDR_OFFSET + 0x03E0 )
+#define DDR_CCR63      (DDR_OFFSET + 0x03F0 )
+#define DDR_CCR64      (DDR_OFFSET + 0x0400 )
+#define DDR_CCR65      (DDR_OFFSET + 0x0410 )
+#define DDR_CCR66      (DDR_OFFSET + 0x0420 )
+#define DDR_CCR67      (DDR_OFFSET + 0x0430 )
+#define DDR_CCR68      (DDR_OFFSET + 0x0440 )
+#define DDR_CCR69      (DDR_OFFSET + 0x0450 )
+#define DDR_CCR70      (DDR_OFFSET + 0x0460 )
+#define DDR_CCR71      (DDR_OFFSET + 0x0470 )
+#define DDR_CCR72      (DDR_OFFSET + 0x0480 )
+#define DDR_CCR73      (DDR_OFFSET + 0x0490 )
+#define DDR_CCR74      (DDR_OFFSET + 0x04A0 )
+#define DDR_CCR75      (DDR_OFFSET + 0x04B0 )
+#define DDR_CCR76      (DDR_OFFSET + 0x04C0 )
+#define DDR_CCR77      (DDR_OFFSET + 0x04D0 )
+#define DDR_CCR78      (DDR_OFFSET + 0x04E0 )
+#define DDR_CCR79      (DDR_OFFSET + 0x04F0 )
+#define DDR_CCR80      (DDR_OFFSET + 0x0500 )
+#define DDR_CCR81      (DDR_OFFSET + 0x0510 )
+#define DDR_CCR82      (DDR_OFFSET + 0x0520 )
+#define DDR_CCR83      (DDR_OFFSET + 0x0530 )
+#define DDR_CCR84      (DDR_OFFSET + 0x0540 )
+#define DDR_CCR85      (DDR_OFFSET + 0x0550 )
+#define DDR_CCR86      (DDR_OFFSET + 0x0560 )
+#define DDR_CCR87      (DDR_OFFSET + 0x0570 )
+#define DDR_CCR88      (DDR_OFFSET + 0x0580 )
+#define DDR_CCR89      (DDR_OFFSET + 0x0590 )
+#define DDR_CCR90      (DDR_OFFSET + 0x05A0 )
+#define DDR_CCR91      (DDR_OFFSET + 0x05B0 )
+#define DDR_CCR92      (DDR_OFFSET + 0x05C0 )
+#define DDR_CCR93      (DDR_OFFSET + 0x05D0 )
+#define DDR_CCR94      (DDR_OFFSET + 0x05E0 )
+#define DDR_CCR95      (DDR_OFFSET + 0x05F0 )
+#define DDR_CCR96      (DDR_OFFSET + 0x0600 )
+#define DDR_CCR97      (DDR_OFFSET + 0x0610 )
+#define DDR_CCR98      (DDR_OFFSET + 0x0620 )
+#define DDR_CCR99      (DDR_OFFSET + 0x0630 )
+#define DDR_CCR100     (DDR_OFFSET + 0x0640 )
+#define DDR_CCR101     (DDR_OFFSET + 0x0650 )
+#define DDR_CCR102     (DDR_OFFSET + 0x0660 )
+#define DDR_CCR103     (DDR_OFFSET + 0x0670 )
+#define DDR_CCR104     (DDR_OFFSET + 0x0680 )
+#define DDR_CCR105     (DDR_OFFSET + 0x0690 )
+#define DDR_CCR106     (DDR_OFFSET + 0x06A0 )
+#define DDR_CCR107     (DDR_OFFSET + 0x06B0 )
+#define DDR_CCR108     (DDR_OFFSET + 0x06C0 )
+#define DDR_CCR109     (DDR_OFFSET + 0x06D0 )
+#define DDR_CCR110     (DDR_OFFSET + 0x06E0 )
+#define DDR_CCR111     (DDR_OFFSET + 0x06F0 )
+#define DDR_CCR112     (DDR_OFFSET + 0x0700 )
+#define DDR_CCR113     (DDR_OFFSET + 0x0710 )
+#define DDR_CCR114     (DDR_OFFSET + 0x0720 )
+#define DDR_CCR115     (DDR_OFFSET + 0x0730 )
+#define DDR_CCR116     (DDR_OFFSET + 0x0740 )
+#define DDR_CCR117     (DDR_OFFSET + 0x0750 )
+#define DDR_CCR118     (DDR_OFFSET + 0x0760 )
+#define DDR_CCR119     (DDR_OFFSET + 0x0770 )
+#define DDR_CCR120     (DDR_OFFSET + 0x0780 )
+#define DDR_CCR121     (DDR_OFFSET + 0x0790 )
+#define DDR_CCR122     (DDR_OFFSET + 0x07A0 )
+#define DDR_CCR123     (DDR_OFFSET + 0x07B0 )
+#define DDR_CCR124     (DDR_OFFSET + 0x07C0 )
+#define DDR_CCR125     (DDR_OFFSET + 0x07D0 )
+#define DDR_CCR126     (DDR_OFFSET + 0x07E0 )
+#define DDR_CCR127     (DDR_OFFSET + 0x07F0 )
+#define DDR_CCR128     (DDR_OFFSET + 0x0800 )
+#define DDR_CCR129     (DDR_OFFSET + 0x0810 )
+#define DDR_CCR130     (DDR_OFFSET + 0x0820 )
+#define DDR_CCR131     (DDR_OFFSET + 0x0830 )
+#define DDR_CCR132     (DDR_OFFSET + 0x0840 )
+#define DDR_CCR133     (DDR_OFFSET + 0x0850 )
+#define DDR_CCR134     (DDR_OFFSET + 0x0860 )
+#define DDR_CCR135     (DDR_OFFSET + 0x0870 )
+#define DDR_CCR136     (DDR_OFFSET + 0x0880 )
+#define DDR_CCR137     (DDR_OFFSET + 0x0890 )
+#define DDR_CCR138     (DDR_OFFSET + 0x08A0 )
+#define DDR_CCR139     (DDR_OFFSET + 0x08B0 )
+#define DDR_CCR140     (DDR_OFFSET + 0x08C0 )
+#define DDR_CCR141     (DDR_OFFSET + 0x08D0 )
+#define DDR_CCR142     (DDR_OFFSET + 0x08E0 )
+#define DDR_CCR143     (DDR_OFFSET + 0x08F0 )
+#define DDR_CCR144     (DDR_OFFSET + 0x0900 )
+#define DDR_CCR145     (DDR_OFFSET + 0x0910 )
+#define DDR_CCR146     (DDR_OFFSET + 0x0920 )
+#define DDR_CCR147     (DDR_OFFSET + 0x0930 )
+#define DDR_CCR148     (DDR_OFFSET + 0x0940 )
+#define DDR_CCR149     (DDR_OFFSET + 0x0950 )
+#define DDR_CCR150     (DDR_OFFSET + 0x0960 )
+#define DDR_CCR151     (DDR_OFFSET + 0x0970 )
+#define DDR_CCR152     (DDR_OFFSET + 0x0980 )
+#define DDR_CCR153     (DDR_OFFSET + 0x0990 )
+#define DDR_CCR154     (DDR_OFFSET + 0x09A0 )
+#define DDR_CCR155     (DDR_OFFSET + 0x09B0 )
+#define DDR_CCR156     (DDR_OFFSET + 0x09C0 )
+#define DDR_CCR157     (DDR_OFFSET + 0x09D0 )
+#define DDR_CCR158     (DDR_OFFSET + 0x09E0 )
+#define DDR_CCR159     (DDR_OFFSET + 0x09F0 )
+#define DDR_CCR160     (DDR_OFFSET + 0x0A00 )
+#define DDR_CCR161     (DDR_OFFSET + 0x0A10 )
+#define DDR_CCR162     (DDR_OFFSET + 0x0A20 )
+#define DDR_CCR163     (DDR_OFFSET + 0x0A30 )
+#define DDR_CCR164     (DDR_OFFSET + 0x0A40 )
+#define DDR_CCR165     (DDR_OFFSET + 0x0A50 )
+#define DDR_CCR166     (DDR_OFFSET + 0x0A60 )
+#define DDR_CCR167     (DDR_OFFSET + 0x0A70 )
+#define DDR_CCR168     (DDR_OFFSET + 0x0A80 )
+#define DDR_CCR169     (DDR_OFFSET + 0x0A90 )
+#define DDR_CCR170     (DDR_OFFSET + 0x0AA0 )
+#define DDR_CCR171     (DDR_OFFSET + 0x0AB0 )
+#define DDR_CCR172     (DDR_OFFSET + 0x0AC0 )
+#define DDR_CCR173     (DDR_OFFSET + 0x0AD0 )
+#define DDR_CCR174     (DDR_OFFSET + 0x0AE0 )
+#define DDR_CCR175     (DDR_OFFSET + 0x0AF0 )
+#define DDR_CCR176     (DDR_OFFSET + 0x0B00 )
+#define DDR_CCR177     (DDR_OFFSET + 0x0B10 )
+#define DDR_CCR178     (DDR_OFFSET + 0x0B20 )
+#define DDR_CCR179     (DDR_OFFSET + 0x0B30 )
+#define DDR_CCR180     (DDR_OFFSET + 0x0B40 )
+#define DDR_CCR181     (DDR_OFFSET + 0x0B50 )
+#define DDR_CCR182     (DDR_OFFSET + 0x0B60 )
+#define DDR_CCR183     (DDR_OFFSET + 0x0B70 )
+#define DDR_CCR184     (DDR_OFFSET + 0x0B80 )
+#define DDR_CCR185     (DDR_OFFSET + 0x0B90 )
+#define DDR_CCR186     (DDR_OFFSET + 0x0BA0 )
+#define DDR_CCR187     (DDR_OFFSET + 0x0BB0 )
+#define DDR_CCR188     (DDR_OFFSET + 0x0BC0 )
+#define DDR_CCR189     (DDR_OFFSET + 0x0BD0 )
+#define DDR_CCR190     (DDR_OFFSET + 0x0BE0 )
+#define DDR_CCR191     (DDR_OFFSET + 0x0BF0 )
+
+
+#define MC_MODUL_BASE		0xBF800000
+#define MC_ERRCAUSE   	MC_MODUL_BASE+0x0010
+#define MC_ERRADDR     	MC_MODUL_BASE+0x0020
+#define MC_CON		      MC_MODUL_BASE+0x0060
+#define MC_SRAM_ENABLE		0x00000004
+#define MC_SDRAM_ENABLE		0x00000002
+#define MC_DDRRAM_ENABLE	0x00000001
+#define MC_DDR_MODUL_BASE	0xBF801000
+
+#define MC_DC03		MC_DDR_MODUL_BASE+0x0030
+#define MC_DC15   MC_DDR_MODUL_BASE+0x00F0
+#define MC_DC21		MC_DDR_MODUL_BASE+0x0150
+#define MC_DC22		MC_DDR_MODUL_BASE+0x0160
+#define MC_DC24		MC_DDR_MODUL_BASE+0x0180
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define	TOTAL_MALLOC_LEN	CONFIG_SYS_MALLOC_LEN
+
+
+ulong monitor_flash_len;
+
+const char version_string[] =
+	U_BOOT_VERSION" (" __DATE__ " - " __TIME__ ")";
+
+static char *failed = "*** failed ***\n";
+
+#ifdef CONFIG_BOOT_FROM_SPI
+#include <spi.h>
+#include <asm/ifx_ssc.h>
+
+#ifndef CONFIG_ENV_SPI_BUS
+# define CONFIG_ENV_SPI_BUS 0
+#endif
+#ifndef CONFIG_ENV_SPI_CS
+# define CONFIG_ENV_SPI_CS      0
+#endif
+#ifndef CONFIG_ENV_SPI_MAX_HZ
+# define CONFIG_ENV_SPI_MAX_HZ  1000000
+#endif
+#ifndef CONFIG_ENV_SPI_MODE
+# define CONFIG_ENV_SPI_MODE    SPI_MODE_3
+#endif
+
+#define CMD_MX25L_READ     0x03
+
+#define SRC_OFFSET  0x00001000
+#define DST_ADDRESS 0xbe221000
+#define DATA_SIZE   0x4000
+
+												
+static void
+SPI_ON(unsigned int cs)
+{
+    ssc_cs_clr(cs);
+}
+
+static void	SPI_OFF(unsigned int cs)
+{
+    ssc_cs_set(cs);
+}
+
+void spi_write_byte(uint8_t transmit)
+{
+    asm("sync");
+    ssc_tx_only();
+    ssc_write(transmit);
+    asm("sync");
+    return;
+}
+
+static uint8_t	spi_read_byte(void)
+{
+    ssc_rx_only();
+    return ssc_read();
+}
+
+
+void sf_read(const u8 cmd, ulong src_addr, 
+		size_t addr_len, u8 *data, size_t data_len)
+{
+	  int i;
+	  u8 offset[5];
+	  for(i=0;i<addr_len;i++){
+      offset[i]= (u8)((src_addr >>((addr_len-i-1)*8)) & 0xff);
+    }
+	  SPI_ON(CONFIG_ENV_SPI_CS);
+	  spi_write_byte(cmd);
+	  for(i=0;i<addr_len;i++){
+	  	spi_write_byte(*(offset+i));
+	  }
+	  for(i=0;i<data_len;i++){
+	  	*(data+i)=spi_read_byte();
+	  }
+	  SPI_OFF(CONFIG_ENV_SPI_CS);
+}		
+
+
+#endif
+
+#ifdef CONFIG_BOOT_FROM_NAND
+
+static void nand_read_page(u32 page_addr, u32 dest_addr)
+{
+   int i;
+   u8 *tmp;
+   u8 col_addr_num;
+	 u8 page_addr_num;
+
+   if(CONFIG_NAND_PAGE_SIZE<=0x200){
+     col_addr_num=1;
+           		
+     if(CONFIG_NAND_FLASH_SIZE<32){
+        page_addr_num=2;     	
+      }else
+      	page_addr_num=3;
+   }else{
+     col_addr_num=2;
+     
+     if(CONFIG_NAND_FLASH_SIZE<128){
+     	  page_addr_num=2;
+      }else{
+      	page_addr_num=3;
+      }
+   }
+   NAND_CE_SET;
+
+      
+   NAND_WRITE(WRITE_CMD,0);
+   IFX_NAND_CTL_SETALE;
+   for(i=0;i<col_addr_num;i++){
+    NAND_WRITE(WRITE_ADDR,0);
+  }
+   for(i=0;i<page_addr_num;i++){
+   	 NAND_WRITE(WRITE_ADDR,(u8)((page_addr>>(i*8)) & 0xff ));
+   } 
+   IFX_NAND_CTL_CLRALE;
+   
+   if(CONFIG_NAND_PAGE_SIZE>0x200){
+     NAND_WRITE(WRITE_CMD,0x30);
+   } 
+   
+  while(!NAND_READY){}
+   
+   /* Read page */
+   tmp = (u8*)dest_addr;
+   for (i = 0; i < CONFIG_NAND_PAGE_SIZE; i++)
+   {
+     NAND_READ(READ_DATA, *tmp++); 
+   }
+   NAND_CE_CLEAR;
+   
+   while(!NAND_READY){}
+}
+#endif
+
+/*
+ * Begin and End of memory area for malloc(), and current "brk"
+ */
+
+static ulong mem_malloc_start;
+static ulong mem_malloc_end;
+static ulong mem_malloc_brk;
+
+
+/*
+ * The Malloc area is immediately below the monitor copy in DRAM
+ */
+static void mem_malloc_init (ulong dest_addr, ulong size)
+{
+//  ulong dest_addr = BOOTSTRAP_CFG_MONITOR_BASE + gd->reloc_off;
+
+    mem_malloc_end = dest_addr;
+    mem_malloc_start = dest_addr - size;
+    mem_malloc_brk = mem_malloc_start;
+
+    memset ((void *) mem_malloc_start,
+        0,
+        mem_malloc_end - mem_malloc_start);
+}
+
+void *malloc(unsigned int size)
+{
+    if(size < (mem_malloc_end - mem_malloc_start))
+    {
+        mem_malloc_start += size;
+        return (void *)(mem_malloc_start - size);
+    }
+    return NULL;
+}
+
+void *realloc(void *src,unsigned int size)
+{
+    return NULL;
+}
+
+void free(void *src)
+{
+    return;
+}
+
+void * calloc(
+    size_t nelem,
+    size_t size)
+{
+   return;
+}
+
+void *sbrk (ptrdiff_t increment)
+{
+    ulong old = mem_malloc_brk;
+    ulong new = old + increment;
+
+    if ((new < mem_malloc_start) || (new > mem_malloc_end)) {
+        return (NULL);
+    }
+    mem_malloc_brk = new;
+    return ((void *) old);
+}
+
+
+static int init_baudrate (void)
+{
+
+	gd->baudrate = CONFIG_BAUDRATE;
+
+	return (0);
+}
+
+
+void uncompress_image(ulong image_addr)
+{
+	 
+   ulong   addr;
+   ulong   data, len, checksum;
+   ulong  *len_ptr;
+   unsigned int destLen;
+   image_header_t header;
+   image_header_t *hdr = &header;
+   int (*fn)();
+
+   mem_malloc_init(0x82000000, TOTAL_MALLOC_LEN);
+   addr = image_addr;
+   memmove (&header, (char *)addr, sizeof(image_header_t));
+
+     if (ntohl(hdr->ih_magic) != IH_MAGIC) {
+        return;
+    }
+
+   data = (ulong)&header;
+   len  = sizeof(image_header_t);
+
+   checksum = ntohl(hdr->ih_hcrc);
+   hdr->ih_hcrc = 0;
+   asm("sync");
+   if (crc32 (0, (char *)data, len) != checksum) {
+        return;
+    }
+
+   asm("sync");
+
+   data = addr + sizeof(image_header_t);
+
+   asm("sync");
+
+   len  = ntohl(hdr->ih_size);
+   asm("sync");
+
+   len_ptr = (ulong *)data;
+   asm("sync");
+
+   destLen = 0x0;
+
+   lzma_inflate ((unsigned char *)data, len, (unsigned char*)ntohl(hdr->ih_load), &destLen);
+
+   fn = ntohl(hdr->ih_load);
+
+   (*fn)();
+	
+}
+
+
+void board_init_f(ulong bootflag)
+{
+	gd_t gd_data, *id;
+	bd_t *bd;
+	//init_fnc_t **init_fnc_ptr;
+	//ulong addr, addr_sp, len = (ulong)&uboot_end_bootstrap - BOOTSTRAP_CFG_MONITOR_BASE;
+	ulong *s;
+	ulong lzmaImageaddr  = 0;
+  ulong  buffer[6];
+#ifdef CONFIG_BOOT_FROM_NAND
+  u8    page_buf[CONFIG_NAND_PAGE_SIZE];
+#endif
+  ulong ddr_magic=0x88888888;
+	ulong erase_addr1=0, erase_addr2=0; 
+	ulong  ecc;
+	int i;
+#ifdef CONFIG_BOOT_FROM_SPI		
+#ifdef CONFIG_SPI_FLASH_MXIC
+  u8  cmd = CMD_MX25L_READ;
+  size_t  addr_len = 3;
+#endif	
+#endif	
+
+  
+	erase_addr1 = IFX_CFG_FLASH_DDR_CFG_START_ADDR; 
+	erase_addr2 = IFX_CFG_FLASH_DDR_CFG_START_ADDR + IFX_CFG_FLASH_DDR_CFG_SIZE;
+	
+   asm("sync");
+	 serial_init();
+	 asm("sync");
+	 
+	
+#ifdef CONFIG_BOOT_FROM_SPI	
+   
+   asm("sync");
+   mem_malloc_init (0xbe230000, 200);
+	 asm("sync");
+   sf_read(cmd,(ulong)IFX_CFG_FLASH_DDR_CFG_START_ADDR,addr_len,(u8*)&buffer,24);
+#elif defined(CONFIG_BOOT_FROM_NAND)
+    buffer[0] = 0;
+   
+   nand_read_page(IFX_CFG_FLASH_DDR_CFG_START_ADDR/CONFIG_NAND_PAGE_SIZE,page_buf);
+   
+   for(i=0;i<6;i++)
+   buffer[i] = *(volatile u32*)(page_buf+i*4);
+    
+#endif	 
+	 if(buffer[0]==ddr_magic)
+	   {
+		     ecc=buffer[1]^buffer[2]^buffer[3]^buffer[4];
+			   if(ecc!=buffer[5]){
+			   	  REG32(0xBe22ff20)=0xff;			   	
+			   	}else{
+			   		REG32(0xBe22ff20)=0;
+			   	}
+		 }
+	 else{
+ 	 	REG32(0xBe22ff20)=0xff;
+	}	 
+
+   REG32(DDR_CCR07) = 0; /*put DDR controller inactive*/
+   asm("sync");
+	 if(REG32(0xBe22ff20)==0xff){ 
+	      REG32(DDR_CCR39)= REG32(DDR_CCR39) & 0xffff00ff;
+	      REG32(DDR_CCR40)= REG32(DDR_CCR40) & 0xffff00ff;
+	      REG32(0xBF400430) = 0x04;
+	    }else{
+	      REG32(DDR_CCR39)= buffer[1];
+	  	  REG32(DDR_CCR40)= buffer[2];
+        REG32(DDR_CCR43)= buffer[3];
+	      REG32(DDR_CCR44)= buffer[4];
+      }
+   asm("sync");   
+   REG32(DDR_CCR07) = 0x1010100; /*put DDR controller active*/
+   while(!(REG32(DDR_CCR47) & 0x01));
+   while(!(REG32(DDR_CCR48) & 0x01)); 
+
+	 asm("sync");
+	 tune_ddr();
+#ifdef CONFIG_BOOT_FROM_SPI
+
+   sf_read(cmd,(ulong)0x5000,addr_len,(u8*)0xa0100000,0x10000);  /*copy u-boot image*/
+   sf_read(cmd,(ulong)0x10000,addr_len,(u8*)0xa0110000,0x10000);  /*copy gphy firmware*/
+#elif defined(CONFIG_BOOT_FROM_NAND)
+   
+   for(i=0;i<(0x30000/CONFIG_NAND_PAGE_SIZE+1);i++){    
+    nand_read_page(i+16384/CONFIG_NAND_PAGE_SIZE,0xa0100000+CONFIG_NAND_PAGE_SIZE*i);   	 
+   }
+#endif
+
+   uncompress_image(0xa0100000);
+ 
+ 
+   
+	/* NOTREACHED - relocate_code() does not return */
+}
--- /dev/null
+++ b/board/vr9/sfpreload.c
@@ -0,0 +1,89 @@
+#include <common.h>
+#include <spi.h>
+#include <asm/ifx_ssc.h>
+
+#ifndef CONFIG_ENV_SPI_BUS
+# define CONFIG_ENV_SPI_BUS 0
+#endif
+#ifndef CONFIG_ENV_SPI_CS
+# define CONFIG_ENV_SPI_CS      0
+#endif
+#ifndef CONFIG_ENV_SPI_MAX_HZ
+# define CONFIG_ENV_SPI_MAX_HZ  1000000
+#endif
+#ifndef CONFIG_ENV_SPI_MODE
+# define CONFIG_ENV_SPI_MODE    SPI_MODE_3
+#endif
+
+#define CMD_MX25L_READ     0x03
+
+#define SRC_OFFSET  0x00000500
+#define DST_ADDRESS 0xbe220500
+#define DATA_SIZE   0x5000
+
+
+												
+static void
+SPI_ON(unsigned int cs)
+{
+    ssc_cs_clr(cs);
+}
+
+static void	SPI_OFF(unsigned int cs)
+{
+    ssc_cs_set(cs);
+}
+
+void spi_write_byte(uint8_t transmit)
+{
+    asm("sync");
+    ssc_tx_only();
+    ssc_write(transmit);
+    asm("sync");
+    return;
+}
+
+static uint8_t	spi_read_byte(void)
+{
+    ssc_rx_only();
+    return ssc_read();
+}
+
+
+void sf_read(const u8 cmd, u8 *offset, 
+		size_t addr_len, u8 *data, size_t data_len)
+{
+	  int i;
+	  SPI_ON(CONFIG_ENV_SPI_CS);
+	  spi_write_byte(cmd);
+	  for(i=0;i<addr_len;i++){
+	  	spi_write_byte(*(offset+i));
+	  }
+	  for(i=0;i<data_len;i++){
+	  	*(data+i)=spi_read_byte();
+	  }
+	  SPI_OFF(CONFIG_ENV_SPI_CS);
+}		
+
+void sf_init(void)
+{
+	  u8 cmd=0;
+	  u8 offset[5]={0};
+	  size_t addr_len=0;
+	  int i;
+	  int (*fn)();
+#ifdef CONFIG_SPI_FLASH_MXIC
+    cmd = CMD_MX25L_READ;
+    addr_len = 3;
+#endif	
+    for(i=0;i<addr_len;i++){
+      offset[i]= (u8)((SRC_OFFSET >>((addr_len-i-1)*8)) & 0xff);
+    }
+    asm("sync");
+	  sf_read(cmd,(u8*)&offset,addr_len,(u8*)(DST_ADDRESS),DATA_SIZE);
+	  fn=DST_ADDRESS;
+	  (*fn)();
+}
+
+
+
--- /dev/null
+++ b/board/vr9/sfpreload.lds
@@ -0,0 +1,47 @@
+/*
+ * (C) Copyright 2003
+ * Wolfgang Denk Engineering, <wd@denx.de>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+OUTPUT_FORMAT("elf32-tradbigmips", "elf32-tradbigmips", "elf32-tradbigmips")
+OUTPUT_ARCH(mips)
+ENTRY(_start)
+SECTIONS
+{
+  . = 0x00000000;
+  . = ALIGN(4);
+	.text       :
+	{
+	  *(.text)
+	}
+  . = ALIGN(4);
+  .rodata  : { *(.rodata) }
+  . = ALIGN(4);
+  .data  : { *(.data) }
+	. = ALIGN(4);
+	.sdata  : { *(.sdata) }
+  _gp = ABSOLUTE(.);
+  _etext = ABSOLUTE(.);
+  .got  : { *(.got) }
+  .sbss  : { *(.sbss) }
+  .bss  : { *(.bss) }
+	
+}
--- /dev/null
+++ b/board/vr9/start_sfddr.S
@@ -0,0 +1,527 @@
+/*
+ *  Startup Code for MIPS32 CPU-core
+ *
+ *  Copyright (c) 2003	Wolfgang Denk <wd@denx.de>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+
+#include <config.h>
+#include <version.h>
+#include <asm/regdef.h>
+#include <asm/mipsregs.h>
+#include <asm/cacheops.h>
+#include <asm/addrspace.h>
+#include <asm/yamon.h>
+
+/*****************************************************************************
+ * Local assembler register definitions
+ *****************************************************************************/
+#define C0_EBASe     $15,1
+
+#define CFG_BOOTSTRAP_CODE
+
+#define S_EBASeExpBase     12       /* Exception Base */
+#define M_EBASeExpBase     (0x3ffff << S_EBASeExpBase)
+#define S_EBASeCPUNum      0        /* CPU Number */
+#define M_EBASeCPUNum      (0x1ff << S_EBASeCPUNum)
+
+/*
+ * Values in the CPU Number field
+ */
+#define K_EBASeCPUNum_Host 0
+#define K_EBASeCPUNum_Voice 1
+
+/* C0_EBASE register encoding */
+#define CO_EBASE_EXPBASE_SHF     S_EBASeExpBase
+#define CO_EBASE_EXPBASE_MSK     M_EBASeExpBase
+
+#define CO_EBASE_CPUNUM_SHF      S_EBASeCPUNum
+#define CO_EBASE_CPUNUM_MSK      M_EBASeCPUNum
+
+#define CO_EBASE_CPU_HOST     K_EBASeCPUNum_Host
+#define CO_EBASE_CPU_VOICE    K_EBASeCPUNum_Voice
+
+#define CFG_EBU_BOOTWORD              0x688c688c
+
+
+/* FixMe: Adresses not defined... */
+#define RST_STAT   0xbf203014
+/* POR,SRST, WDT0, WDT1,HRST*/
+#define HARD_RST 0xE8000001
+    .set noreorder
+	.globl _start
+   	.globl __exception_vector_tlb_refill
+   	.globl __exception_vector_xtlb_refill
+   	.globl __exception_vector_general
+   	.globl __exception_vector_int
+   	.text
+
+_start:
+	/* RESET entry */
+   	b     reset
+   	nop
+   	nop
+   	nop
+   .org 0x10
+   .word CFG_EBU_BOOTWORD     /* EBU init code, fetched during booting */
+   .word 0x00000000           /* phase of the flash                    */
+
+   .org 0x18
+   .string "1.1.0"            /* version 1.1.0                         */
+   .word 0x00000000
+   .align 4
+
+reset:
+    mtc0    zero, CP0_WATCHLO
+	mtc0    zero, CP0_WATCHHI
+	mtc0    zero, CP0_CAUSE
+				
+       /* Determine processor */
+	mfc0    k1, C0_PRId
+	li	t0, M_PRIdImp | M_PRIdCoID
+	and     k1, t0
+
+/* Check if it is a MIPS 34K processor */
+	li	t0, MIPS_34K
+	bne	k1, t0, 2f
+	nop
+
+	/* Setup MIPS34K specifics (implementation dependent fields) */
+	MFC0(   t0, C0_Config )
+	li	t1, CONFIG0_MIPS32_64_MSK
+	and	t0, t1
+	li	t1, CONFIG0_MIPS34K
+	or	t0, t1
+	MTC0(	t0, C0_Config )
+
+	MFC0(   t0, C0_Status )
+	li	t1, STATUS_MIPS32_64_MSK
+	and	t0, t1
+	li	t1, STATUS_MIPS34K
+	or	t0, t1
+	MTC0(	t0, C0_Status )
+
+2:
+	/* Check if it is a MIPS 4K/5K family processor */
+	li	t0, MIPS_4Kc
+	beq	k1, t0, 1f
+	nop
+	li	t0, MIPS_4KEc
+	beq	k1, t0, 1f
+	nop
+
+	b	mips32_64
+	nop
+
+1:
+	/* Setup MIPS 4K/5K specifics (implementation dependent fields) */
+	MFC0(   t0, C0_Config )
+	li	t1, CONFIG0_MIPS32_64_MSK
+	and	t0, t1
+	li	t1, CONFIG0_MIPS4K5K
+	or	t0, t1
+	MTC0(	t0, C0_Config )
+
+	MFC0(   t0, C0_Status )
+	li	t1, STATUS_MIPS32_64_MSK
+	and	t0, t1
+	li	t1, STATUS_MIPS4K5K
+	or	t0, t1
+	MTC0(	t0, C0_Status )
+
+/************************************************************************
+ *  MIPS32/MIPS64 specific cpu initialisation
+ ************************************************************************/
+mips32_64:
+
+	/* Setup generic MIPS32/MIPS64 fields of STATUS register */
+	MFC0(   t0, C0_Status )
+	li	t1, ~STATUS_MIPS32_64_MSK
+	and	t0, t1
+	li	t1, STATUS_MIPS32_64
+	or	t0, t1
+	MTC0(	t0, C0_Status )
+
+	/* Setup generic MIPS32 fields of CONFIG0 register */
+	MFC0(   t0, C0_Config )
+	li	t1, ~CONFIG0_MIPS32_64_MSK
+	and	t0, t1
+	li	t1, CONFIG0_MIPS32_64
+	or	t0, t1
+	MTC0(	t0, C0_Config )
+
+
+	/* Initialize GOT pointer.
+	*/
+	bal     1f
+	nop
+	.word   _GLOBAL_OFFSET_TABLE_
+1:
+	move    gp, ra
+	lw      t1, 0(ra)
+	move	gp, t1
+       
+    
+   	/* Initialize any external memory.
+	 */
+	la      t9, lowlevel_init
+	jalr    t9
+	nop
+lowlevel_init_done:
+
+sys_init_cache:
+
+#define RA                      t4
+#define icache_size             t3
+#define icache_linesize         t2
+#define dcache_size             t1
+#define dcache_linesize         t0
+        move    RA, ra
+        move    a0, k1
+        bal     sys_determine_icache_linesize_flash
+        nop
+	move    icache_linesize, v0 /*icache_linesize=0x20 for amazon_s*/
+
+        bal     sys_determine_icache_lines_flash /*icache lines=0x400 for amazon_s*/
+        nop
+        multu   icache_linesize, v0
+        mflo    icache_size /*icache_size=0x8000 for amazon_s*/
+
+        bal             sys_determine_dcache_linesize_flash
+        nop
+        move    dcache_linesize, v0 /*dcache_linesize=0x20 for amazon_s*/
+
+        bal         sys_determine_dcache_lines_flash /*dcache lines=0x200 for amazon_s*/
+        nop
+        multu   dcache_linesize, v0
+        mflo    dcache_size  /*dcache_size=0x4000 for amazon_s*/
+
+        /* Initialise instruction cache */
+        move    a0, icache_size
+        move    a1, icache_linesize
+        bal             sys_init_icache
+        nop
+
+        /* Initialise data cache */
+        move    a0, dcache_size
+        move    a1, dcache_linesize
+        bal         sys_init_dcache
+        move    a2, k1
+change_got_table: 
+        bal     1f
+	      nop
+        .word   got_size
+1:
+        move    t1, ra
+	      lw      t1, 0(t1)
+	      
+        move    t0, gp
+        add     t1, t0, t1
+        addi    t0, 8 /*skip first 2 entries*/
+2:    
+        lw      t2, 0(t0)
+        subu    t2, 0x20000000
+        sw      t2, 0(t0)
+        bne     t0, t1, 2b  
+        addi    t0, t0, 4        
+
+      	subu    gp, 0x20000000
+	    li	t0, 0x9E22FF00 
+	    la	sp, 0(t0)
+	    la	t9, board_init_f
+	    j	t9
+	    nop
+
+
+	/* Exception handlers.
+	 */
+romReserved:
+	b romReserved
+
+romExcHandle:
+	b romExcHandle
+
+
+
+
+/* icache init */
+
+sys_init_icache:
+	li	 a3, MIPS_34K
+	beq	 a3, a2, 2f
+	nop
+
+1:
+	/* 20Kc/25Kf : Clear ITagLo/ITagHi */
+	/* Note: Use the default case because ITagLo==TagLo and ITagHI=TagHi */
+
+	/* default: Clear TagLo/TagHi */
+	MTC0( zero, C0_TagLo )
+	MTC0( zero, C0_TagHi )
+	b	0f
+	 nop
+
+2:
+	/* 24K/24KE/34K : Clear ITagLo */
+	MTC0_SEL_OPCODE( R_zero, R_C0_ITagLo, R_C0_SelITagLo )
+
+0:
+	/* Calc an address that will correspond to the first cache line */
+	// li	a2, KSEG0BASE
+	li 		a2, 0x9fc00000
+
+	/* Calc an address that will correspond to the last cache line  */
+	addu	a3, a2, a0
+	subu    a3, a1
+
+	/* Loop through all lines, invalidating each of them */
+1:
+	cache	ICACHE_INDEX_STORE_TAG, 0(a2)	/* clear tag */
+	bne	a2, a3, 1b
+	addu	a2, a1
+
+9:
+	jr	ra
+	nop
+
+
+/* dcache init */
+
+sys_init_dcache:
+	li	 a3, MIPS_34K
+	beq	 a3, a2, 2f
+	nop
+
+	/* default: Clear TagLo/TagHi */
+	MTC0( zero, C0_TagLo )
+	MTC0( zero, C0_TagHi )
+	b	0f
+	 nop
+
+1:
+	/* 20Kc/25Kf : Clear DTagLo and DTagHi */
+	MTC0_SEL_OPCODE( R_zero, R_C0_DTagLo, R_C0_SelDTagLo )
+	MTC0_SEL_OPCODE( R_zero, R_C0_DTagHi, R_C0_SelDTagHi )
+	b	0f
+	 nop
+2:
+	/* 24K/24KE/34K : Clear DTagLo */
+	MTC0_SEL_OPCODE( R_zero, R_C0_DTagLo, R_C0_SelDTagLo )
+
+
+/************************************************************************
+ *  invalidating all dcache lines
+ ************************************************************************/
+0:
+	/* Calc an address that will correspond to the first cache line */
+//	li	a2, KSEG0BASE
+	li	a2, 0x9fc00000
+
+	/* Calc an address that will correspond to the last cache line  */
+	addu	a3, a2, a0
+	subu    a3, a1
+
+	/* Loop through all lines, invalidating each of them */
+1:
+	cache	DCACHE_INDEX_STORE_TAG, 0(a2)	/* clear tag */
+	bne		a2, a3, 1b
+	addu	a2, a1
+#if 0
+/************************************************************************
+ *  fetch and lock all dcache lines
+ ************************************************************************/
+	/* Calc an address that will correspond to the first cache line */
+//	li	a2, KSEG0BASE
+	li	a2, 0x9fc00000
+
+	/* Calc an address that will correspond to the last cache line  */
+	addu	a3, a2, a0
+	subu    a3, a1
+
+	/* Loop through all lines, invalidating each of them */
+1:
+	cache	DCACHE_ADDR_FETCH_LOCK, 0(a2)	/* clear tag */
+        //cache   DCACHE_ADDR_HIT_WRITEBACK_INVALIDATE, 0(a2)  /* invalidate */
+	bne		a2, a3, 1b
+	addu	a2, a1
+
+9:
+
+#endif
+	jr	ra
+	 nop
+
+
+
+
+
+/* Subroutine : Determine icache line size */
+
+sys_determine_icache_linesize_flash:
+icache_linesize_mips32:
+
+	/* Read CONFIG1 register, which holds implementation data */
+	MFC0_SEL_OPCODE( R_t9, R_C0_Config1, R_C0_SelConfig1 )
+
+#define config1	t9
+
+	/* I-cache line size */
+	li	t8, M_Config1IL
+	and	t8, config1
+	//beq	t8, zero, icache_linesize_zero
+	li	t7, S_Config1IL
+	srl	t8, t7
+	li	t7, 0x2
+	sll	v0, t7, t8
+
+	jr	ra
+	nop
+
+/* Subroutine : Determine icache line */
+
+sys_determine_icache_lines_flash:
+icache_lines_mips32:
+
+	/* Read CONFIG1 register, which holds implementation data */
+	MFC0_SEL_OPCODE( R_t9, R_C0_Config1, R_C0_SelConfig1 )
+
+#define config1	t9
+
+	/* I-cache lines
+	 * Calculated as associativity * sets per way
+	 */
+	li	t8, M_Config1IA
+	and	t8, config1
+	li	t7, S_Config1IA
+	srl	t8, t7
+	addiu	t8,1				/* t8 = associativity	*/
+
+	li	t7, M_Config1IS
+	and	t7, config1
+	li	t9, S_Config1IS
+	srl	t7, t9
+	li	t9, 0x40
+	sll	t7, t9, t7			/* t7 = sets per way	*/
+
+	multu	t8, t7
+	mflo    v0
+
+	jr	ra
+	nop
+
+
+/* Subroutine : Determine dcache line size */
+
+sys_determine_dcache_linesize_flash:
+dcache_linesize_mips32:
+.globl   dcache_linesize_mips32
+.ent     dcache_linesize_mips32
+	/* Read CONFIG1 register, which holds implementation data */
+	MFC0_SEL_OPCODE( R_t9, R_C0_Config1, R_C0_SelConfig1 )
+
+#define config1	t9
+
+	/* D-cache line size */
+	li	t8, M_Config1DL
+	and	t8, config1
+	//beq	t8, zero, dcache_linesize_zero
+	li	t7, S_Config1DL
+	srl	t8, t7
+	li	t7, 0x2
+	sll	v0, t7, t8
+
+	jr	ra
+	nop
+.end    dcache_linesize_mips32
+/* Subroutine : Determine dcache line */
+
+sys_determine_dcache_lines_flash:
+dcache_lines_mips32:
+
+	/* Read CONFIG1 register, which holds implementation data */
+	MFC0_SEL_OPCODE( R_t9, R_C0_Config1, R_C0_SelConfig1 )
+
+#define config1	t9
+
+	/* D-cache lines
+	 * Calculated as associativity * sets per way
+	 */
+	li	t8, M_Config1DA
+	and	t8, config1
+	li	t7, S_Config1DA
+	srl	t8, t7
+	addiu	t8,1				/* t8 = associativity	*/
+
+	li	t7, M_Config1DS
+	and	t7, config1
+	li	t9, S_Config1DS
+	srl	t7, t9
+	li	t9, 0x40
+	sll	t7, t9, t7			/* t7 = sets per way	*/
+
+	multu	t8, t7
+	mflo    v0
+
+	jr	ra
+	nop
+
+dcache_writeback_invalidate:
+//    a0 : size
+//    a1 : dcache_line_size
+//    a2 : start addr
+.globl   dcache_writeback_invalidate
+.ent     dcache_writeback_invalidate
+
+	addu	t8, a2, a0
+	subu  t8, a1
+	/* Loop through all address */
+1:
+	cache	DCACHE_ADDR_HIT_WRITEBACK_INVALIDATE, 0(a2)	/* clear tag */
+//	bne		a2, t8, 1b
+	sub	t9, a2, t8
+	blez	t9, 1b
+	addu	a2, a1
+
+9:
+	jr	ra
+	nop
+        .end    dcache_writeback_invalidate
+
+dcache_hit_invalidate:
+//    a0 : size
+//    a1 : dcache_line_size
+//    a2 : start addr
+.globl   dcache_hit_invalidate
+.ent     dcache_hit_invalidate
+
+	addu	t8, a2, a0
+	subu  t8, a1
+	/* Loop through all address */
+1:
+	cache	DCACHE_ADDR_HIT_INVALIDATE, 0(a2)	/* clear tag */
+	bne		a2, t8, 1b
+	addu	a2, a1
+
+9:
+	jr	ra
+	nop
+        .end dcache_hit_invalidate
+
--- /dev/null
+++ b/board/vr9/start_sfpreload.S
@@ -0,0 +1,46 @@
+/*
+ *  Startup Code for MIPS32 CPU-core
+ *
+ *  Copyright (c) 2003	Wolfgang Denk <wd@denx.de>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+
+#include <config.h>
+#include <version.h>
+#include <asm/regdef.h>
+#include <asm/mipsregs.h>
+#include <asm/cacheops.h>
+#include <asm/addrspace.h>
+#include <asm/yamon.h>
+
+    .set noreorder
+	  .option pic0
+
+   	.globl _start
+   	.text
+_start:
+    li   t0, 0xBE22FF00
+    la      sp, 0(t0)
+    
+    la   t9, sf_init
+    j    t9
+    nop
+    
--- /dev/null
+++ b/board/vr9/u-boot-bootstrap.lds
@@ -0,0 +1,71 @@
+/*
+ * (C) Copyright 2003
+ * Wolfgang Denk Engineering, <wd@denx.de>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+/*
+OUTPUT_FORMAT("elf32-bigmips", "elf32-bigmips", "elf32-bigmips")
+*/
+OUTPUT_FORMAT("elf32-tradbigmips", "elf32-tradbigmips", "elf32-tradbigmips")
+OUTPUT_ARCH(mips)
+ENTRY(_start_bootstrap)
+SECTIONS
+{
+        . = 0x00000000;
+
+        . = ALIGN(4);
+	.text       :
+	{
+	  *(.text)
+	}
+
+        . = ALIGN(4);
+        .rodata  : { *(.rodata) }
+
+        . = ALIGN(4);
+        .data  : { *(.data) }
+
+	. = ALIGN(4);
+	.sdata  : { *(.sdata) }
+
+	_gp = ALIGN(16);
+
+     . = ALIGN(16);
+	__got_start_bootstrap = .;
+	.got  : { *(.got) }
+	__got_end_bootstrap = .;
+
+	.sdata  : { *(.sdata) }
+
+	. = .;
+	__u_boot_cmd_start_bootstrap = .;
+	.u_boot_cmd : { *(.u_boot_cmd) }
+	__u_boot_cmd_end_bootstrap = .;
+
+    . = ALIGN(16);
+	uboot_end_data_bootstrap = .;
+	num_got_entries = (__got_end_bootstrap - __got_start_bootstrap) >> 2;
+
+        . = ALIGN(4);
+	.sbss  : { *(.sbss) }
+        .bss  : { *(.bss) }
+	uboot_end_bootstrap = .;
+}
--- /dev/null
+++ b/board/vr9/u-boot.lds
@@ -0,0 +1,70 @@
+/*
+ * (C) Copyright 2003
+ * Wolfgang Denk Engineering, <wd@denx.de>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+/*
+OUTPUT_FORMAT("elf32-bigmips", "elf32-bigmips", "elf32-bigmips")
+*/
+OUTPUT_FORMAT("elf32-tradbigmips", "elf32-tradbigmips", "elf32-tradbigmips")
+OUTPUT_ARCH(mips)
+ENTRY(_start)
+SECTIONS
+{
+        . = 0x00000000;
+
+        . = ALIGN(4);
+	.text       :
+	{
+	  *(.text)
+	}
+
+        . = ALIGN(4);
+        .rodata  : { *(.rodata) }
+
+        . = ALIGN(4);
+        .data  : { *(.data) }
+
+	. = ALIGN(4);
+	.sdata  : { *(.sdata) }
+
+	_gp = ALIGN(16);
+
+	. = ALIGN(16);
+	__got_start = .;
+	.got  : { *(.got) }
+	__got_end = .;
+
+	.sdata  : { *(.sdata) }
+
+	. = .;
+        __u_boot_cmd_start = .;
+        .u_boot_cmd : { *(.u_boot_cmd) }
+        __u_boot_cmd_end = .;
+
+	uboot_end_data = .;
+	num_got_entries = (__got_end - __got_start) >> 2;
+
+        . = ALIGN(4);
+	.sbss  : { *(.sbss) }
+        .bss  : { *(.bss) }
+	uboot_end = .;
+}
--- /dev/null
+++ b/board/vr9/vr9.c
@@ -0,0 +1,452 @@
+/*
+ * (C) Copyright 2003
+ * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+#include <config.h>
+#include <common.h>
+#include <command.h>
+#include <asm/addrspace.h>
+#include <asm/vr9.h>
+#include <environment.h>
+#include "dsl_address_define.h"
+#include <nand.h>
+#include <spi_flash.h>
+
+#if !defined(DEBUG_ENABLE_BOOTSTRAP_PRINTF) && defined(CFG_BOOTSTRAP_CODE)                                                                            
+#define printf                                                                                                                                        
+#endif   
+
+#ifndef CONFIG_ENV_SPI_BUS
+# define CONFIG_ENV_SPI_BUS 0
+#endif
+#ifndef CONFIG_ENV_SPI_CS
+# define CONFIG_ENV_SPI_CS      0
+#endif
+#ifndef CONFIG_ENV_SPI_MAX_HZ
+# define CONFIG_ENV_SPI_MAX_HZ  1000000
+#endif
+#ifndef CONFIG_ENV_SPI_MODE
+# define CONFIG_ENV_SPI_MODE    SPI_MODE_3
+#endif
+
+#ifdef CONFIG_NOR_FLASH_AUTO
+void save_extra_env()
+{
+   extern flash_info_t flash_info[CFG_MAX_FLASH_BANKS];
+   extern xway_flash_partition_map_info flash_map[];
+   int i,j,total_db,total_part;
+   int mtd_part;
+   u32  tmp;
+   char strTemp[32], strCommand[128];
+   char strimg_addr[32],strimg_size[32],strimg_end[32];
+   i=0;
+   while(flash_map[i].size !=0){
+    	 if(flash_map[i].size == flash_info[0].size>>20) break;
+    	 i++;
+    }
+   total_db = 0;
+   mtd_part = -1; 
+   total_part = 0;
+   for(j=0;j<XWAY_MAX_BLOCK_NUM;j++){
+   	     if(strcmp(flash_map[i].block[j].blockName,"")!=0){
+   	     	 total_db++;
+   	     	 
+   	     	 sprintf(strTemp,"data_block%d",j);
+   	     	 if(!getenv(strTemp)) setenv(strTemp, flash_map[i].block[j].blockName);
+           sprintf(strTemp,"f_%s_addr",flash_map[i].block[j].blockName);
+           sprintf(strimg_addr,"0x%08x",flash_map[i].block[j].startAddr);
+           if(!getenv(strTemp)) setenv(strTemp,strimg_addr);
+           if(flash_map[i].block[j].mtdNum!=mtd_part){
+   	     	    mtd_part = flash_map[i].block[j].mtdNum;
+   	     	    total_part ++;
+   	     	    sprintf(strTemp, "part%d_begin", j);
+   	     	    if(!getenv(strTemp)) setenv(strTemp,strimg_addr);	
+   	     	 }
+           
+           	sprintf(strTemp,"f_%s_size",flash_map[i].block[j].blockName);
+            sprintf(strimg_size,"0x%08x",flash_map[i].block[j].sizeBytes);
+            if(!getenv(strTemp)) setenv(strTemp,strimg_size);
+            sprintf(strTemp,"f_%s_end",flash_map[i].block[j].blockName);
+            sprintf(strimg_end,"0x%08x", flash_map[i].block[j].startAddr + flash_map[i].block[j].sizeBytes - 1);
+            if(!getenv(strTemp)) setenv(strTemp,strimg_end);
+             	
+            if(strcmp(flash_map[i].block[j].blockName,"ubootconfig")==0) {
+           	   sprintf(strCommand,"prot off 0x%08x %s;erase 0x%08x %s 1",\
+           	           flash_map[i].block[j].startAddr,strimg_end,\
+           	           flash_map[i].block[j].startAddr,strimg_end);
+           	   sprintf(strTemp,"reset_uboot_config");
+           	   if(!getenv(strTemp)) setenv(strTemp,strCommand);        
+           	
+            }
+            
+                       
+        }
+    } 
+    sprintf(strTemp, "%d", total_db);
+    if(!getenv(strTemp)) setenv("total_db", strTemp);
+    sprintf(strTemp, "%d", total_part);
+    if(!getenv(strTemp)) setenv("total_part", strTemp);
+    sprintf(strTemp, "0x%08x", 0xb0000000 + flash_info[0].size);
+    if(!getenv(strTemp)) setenv("flash_end", strTemp);
+    sprintf(strTemp, "mtdparts");
+    if(!getenv(strTemp)) setenv(strTemp,flash_map[i].mtdparts);	
+    	
+   return;
+}
+#endif
+
+
+
+phys_size_t initdram(int board_type)
+{
+	return (1024*1024*CONFIG_IFX_MEMORY_SIZE);
+}
+
+
+int flash_probe(void)
+{
+   (*BSP_EBU_BUSCON0)=0x1d7ff;  //value from Aikann, should be used on the real chip
+   (*BSP_EBU_ADDSEL0) = 0x10000031; //starting address from 0xb0000000
+   (*BSP_EBU_NAND_CON)=0;
+   return 1;
+}
+
+void fpi_dfe_reg_write(u32 offset, u32 data)
+{
+    REG32(FPIAD(offset)) = data;
+}
+
+u32 fpi_dfe_reg_read(u32 offset)
+{
+    return(REG32(FPIAD(offset)));
+}
+
+void afe_reg_write(u32 addr, u32 data)
+{
+    fpi_dfe_reg_write(V_AFE_SERIAL_ADDR, addr);
+    fpi_dfe_reg_write(V_AFE_SERIAL_WDATA, data);
+}
+
+
+unsigned short config_afe(void)
+{
+     *BSP_PMU_PWDCR &= ~(1<<9); /*turn on afe*/
+	 REG32(0xbf20302c) |= 0x40000000;
+	 fpi_dfe_reg_write(V_AFE_SERIAL_CFG, 0x90);
+	 afe_reg_write(0x324, 0x8402);	 
+	 REG32(0xbf20302c) &=~(0x40000000);
+     return 0;
+}
+
+void show_boot_progress(int arg)
+{
+  return;
+}
+
+void config_dcdc(u8 value)
+{
+	 u8 inc=0;
+	 u8 orig=REG8(PDI_DCDC_DIG_REF);
+	 
+	 
+
+   REG8(PDI_DCDC_DUTY_CYCLE_MAX_SAT) = 0x5A;  /*DUTY_CYCLE_SAT_MAX = 90*/ 
+   REG8(PDI_DCDC_DUTY_CYCLE_MIN_SAT) = 0x46;  /*DUTY_CYCLE_SAT_MIN = 70*/
+
+   REG8(PDI_DCDC_CONF_TEST_DIG) |=(u8)(1<<5); /*FREEZE_PID=1*/
+   
+   /*Programming of new coefficients (6 registers a 8 bits)*/
+   REG8(PDI_DCDC_PID_HI_B0) = 0x00;
+   REG8(PDI_DCDC_PID_LO_B0) = 0x00;
+   REG8(PDI_DCDC_PID_HI_B1) = 0xff;
+   REG8(PDI_DCDC_PID_LO_B1) = 0xe6;
+   REG8(PDI_DCDC_PID_HI_B2) = 0x00;
+   REG8(PDI_DCDC_PID_LO_B2) = 0x1b;
+#ifdef CONFIG_GRX200
+   REG8(PDI_DCDC_NON_OV_DELAY) = 0x5B;
+#else
+   REG8(PDI_DCDC_NON_OV_DELAY) = 0x8B;
+#endif
+
+   REG8(PDI_DCDC_DUTY_CYCLE_MAX_SAT) = 0x6C;     /*DUTY_CYCLE_SAT_MAX = 108 (0x6C)*/
+   REG8(PDI_DCDC_DUTY_CYCLE_MIN_SAT) = 0x3C;     /*DUTY_CYCLE_SAT_MIN = 60*/
+   REG8(PDI_DCDC_CONF_TEST_DIG) &=(u8)(~(1<<5)); /*FREEZE_PID=0*/
+  
+   REG8(PDI_DCDC_CLK_SET0) |= 0x40; /*Set bit 6, select PWM*/
+   REG8(PDI_DCDC_CLK_SET1) |= 0x20; 
+   REG8(PDI_DCDC_PWM0) = 0xF9; // 249 in decimal
+   
+   if(orig > value) inc=-1;
+	 else if(orig <value)	inc=1;
+	 else return;
+	 while( REG8(PDI_DCDC_DIG_REF)!= value)	
+	 {
+	 	  mdelay(1);
+	 	  REG8(PDI_DCDC_DIG_REF) +=inc; 
+	 }
+
+}
+
+int check_pll1_lock(void)
+{
+   int result = 0;/*0 fail, 1 success*/
+   int i;
+#ifdef CONFIG_VR9_CRYSTAL_25M
+   u32 pll1_value[4]={0x984E6785,0x984E63C1,0x984E6B09,0x984E6F4D};
+   int LOOP = 4;
+#elif CONFIG_VR9_CRYSTAL_36M
+   u32 pll1_value[5]={0x9BA66545,0x9BA66809,0x9BA66ACD,0x9BA66D91,0x9BA67015};    
+   int LOOP = 5;
+
+#endif
+   for(i=0;i<LOOP;i++){
+     if(!(*BSP_PLL1_CFG & 0x2)) {
+	     if(i==LOOP-1) {
+               result = 0;
+			   printf("PLL1 lock failed!\n");
+			   break;
+		               }
+	     *BSP_PLL1_CFG &=~1;  /*disable PLL1*/
+		 *BSP_CGU_UPDATE |=1;
+		 *BSP_PLL1_CFG = pll1_value[i];
+		 *BSP_CGU_UPDATE |=1;
+		 mdelay(1);
+		 //printf("i=%d,PLL1_CFG=%08x\n",i,*BSP_PLL1_CFG);
+		 
+	     }
+     else{
+	         if((i!=0) && (i!= LOOP-1)){
+                  i=LOOP-2;
+				  *BSP_PLL1_CFG = pll1_value[LOOP-1];
+				  *BSP_CGU_UPDATE |=1;
+				  mdelay(1);
+				  //printf("2. i=%d,PLL1_CFG=%08x\n",i,*BSP_PLL1_CFG);
+                }else{
+                 result = 1;
+			     break;
+                }
+	      }/*if(!(*BSP_PLL1_CFG & 0x2))*/
+	 }/*for(i=0;i<LOOP;i++)*/
+   return result;
+}
+
+int checkboard (void)
+{
+
+    printf("CLOCK CPU %dM RAM %dM\n",CPU_CLOCK_RATE/1000000,RAM_CLOCK_RATE/1000000);
+    config_afe();
+#ifdef CONFIG_VR9_CRYSTAL_25M	
+	REG8(0xbf106b00)=0x3;
+#endif	
+   
+    *EBU_ADDR_SEL_0 = 0x10000031; /*has to do this or nand probing will hang*/
+    *EBU_CON0 = CONFIG_EBU_BUSCON0;
+
+#ifndef CONFIG_VR9_CPU_393M_RAM_196M
+    if(!check_pll1_lock()) return 1;
+	
+#endif
+    
+	return 0;
+}
+
+
+#ifdef CONFIG_NAND_FLASH
+void nand_gpio_init(void)
+{
+	  *BSP_GPIO_P3_DIR=0x2;
+    *BSP_GPIO_P3_ALTSEL0=0x3;
+    *BSP_GPIO_P3_ALTSEL1=0x0;
+    *BSP_GPIO_P3_OD=0x3;
+    
+    /* set GPIO pins for NAND */
+    /* P0.13 FL_A24 01:output*/
+    /* P1.8 FL_A23 01:output*/
+    *BSP_GPIO_P0_ALTSEL0 |= 0x2000;
+    *BSP_GPIO_P0_ALTSEL1 &= (~0x2000);
+    *BSP_GPIO_P0_DIR |= (0x2000);
+    *BSP_GPIO_P1_ALTSEL0 |= 0x100;
+    *BSP_GPIO_P1_ALTSEL1 &= (~0x100);
+    *BSP_GPIO_P1_DIR |= (0x100);
+    
+    /*Set GPIO7 as general GPIO output instead of parking at CFRAME*/ 
+    *BSP_GPIO_P0_ALTSEL0 &=(~0x80);
+    *BSP_GPIO_P0_ALTSEL1 &=(~0x80);
+    *BSP_GPIO_P0_DIR |= (0x80);
+    *BSP_GPIO_P0_DIR |= (0x80);
+    
+}
+#endif
+
+
+
+#ifdef CONFIG_LANTIQ_SPI
+
+int spi_gpio_init(unsigned int cs)
+{
+   /* enable SSC1 */
+        //*DANUBE_PMU_PM_GEN |= DANUBE_PMU_PM_GEN_EN11;
+
+        /* SSC1 Ports */
+        /* p0.15 SPI_CS1(EEPROM), P0.13 SPI_CS3, P0.9 SPI_CS5, P0.10 SPI_CS4, P0.11 SPI_CS6 */
+        /* Set p0.10 to alternative 01, others to 00 (In/OUT)*/
+        *(BSP_GPIO_P0_DIR) = (*BSP_GPIO_P0_DIR)|(0xAE00);
+
+        *(BSP_GPIO_P0_ALTSEL0) = (((*BSP_GPIO_P0_ALTSEL0)&(~0x0400)) & (~(0xAA00)));
+        *(BSP_GPIO_P0_ALTSEL1) = (((*BSP_GPIO_P0_ALTSEL1)|(0x0400)) & (~(0xAA00)) );
+
+        *(BSP_GPIO_P0_OD) = (*BSP_GPIO_P0_OD)|0xAE00;
+
+        /* p1.6 SPI_CS2(SFLASH), p1.0 SPI_DIN, p1.1 SPI_DOUT, p1.2 SPI_CLK */
+        *(BSP_GPIO_P1_DIR) = ((*BSP_GPIO_P1_DIR)|(0x46))&(~1);
+        *(BSP_GPIO_P1_ALTSEL0) = ((*BSP_GPIO_P1_ALTSEL0)|(0x47));
+        *(BSP_GPIO_P1_ALTSEL1) = (*BSP_GPIO_P1_ALTSEL1)&(~0x47);
+        *(BSP_GPIO_P1_OD) = (*BSP_GPIO_P1_OD)|0x0046;
+
+	 return 1;																					 
+}
+#endif
+
+#ifdef CONFIG_TUNE_DDR
+#ifdef CONFIG_BOOT_FROM_NOR
+void save_ddr_param(void)
+{
+   int rcode;
+	 ulong   ddr_magic=0x88888888;
+	 ulong erase_addr1=0, erase_addr2=0;
+	 volatile ulong* ptr=IFX_CFG_FLASH_DDR_CFG_START_ADDR;
+	 ulong  ecc;
+	 ulong  buffer[6];
+	 erase_addr1 = IFX_CFG_FLASH_DDR_CFG_START_ADDR; 
+	 erase_addr2 = IFX_CFG_FLASH_DDR_CFG_START_ADDR + IFX_CFG_FLASH_DDR_CFG_SIZE;
+	 if(*(u32*)0xBE22FF20!=0x2)  /*0xBE1A5F20 contains the tuning status*/
+	    {
+		    /*no new parameter, return immediately*/
+		    return;
+	    }
+  if(flash_sect_protect (0, erase_addr1, erase_addr2-1))
+     {
+		      printf("protect off error!\n");
+		 }
+									 
+  if (flash_sect_erase (erase_addr1, erase_addr2-1))
+     {
+		       printf("erase error!\n");
+		 }
+	 rcode = flash_sect_erase(erase_addr1, erase_addr2-1);
+
+    
+   memcpy ((u8*)buffer,&ddr_magic,4);
+	 memcpy ((u8*)(buffer+1),(u8*)0xBF401270,4);
+	 memcpy ((u8*)(buffer+2),(u8*)0xBF401280,4);
+	 memcpy ((u8*)(buffer+3),(u8*)0xBF4012B0,4);
+	 memcpy ((u8*)(buffer+4),(u8*)0xBF4012C0,4);
+	 ecc=(*(u32*)0xBF401270)^(*(u32*)0xBF401280)^(*(u32*)0xBF4012B0)^(*(u32*)0xBF4012C0);
+	 memcpy ((u8*)(buffer+5),&ecc,4);
+
+	 flash_write((char *)buffer, IFX_CFG_FLASH_DDR_CFG_START_ADDR, 24);/*one magic word,4 parameters,1cc,24bytes*/
+
+	 //(void) flash_sect_protect (1, erase_addr1, erase_addr2-1);
+										
+     return;
+}
+#elif defined(CONFIG_BOOT_FROM_NAND)
+extern nand_info_t nand_info[]; 
+//extern int nand_write (struct mtd_info *mtd, loff_t to, size_t len, size_t * retlen, const u_char * buf);
+
+void save_ddr_param(void)
+{   
+	   int rcode;
+	   ulong   ddr_magic=0x88888888;
+	   ulong erase_addr1=0, erase_addr2=0;
+	   volatile ulong* ptr=IFX_CFG_FLASH_DDR_CFG_START_ADDR;
+	   ulong  ecc;
+	   ulong  buffer[6];
+	   erase_addr1 = IFX_CFG_FLASH_DDR_CFG_START_ADDR; 
+	   erase_addr2 = IFX_CFG_FLASH_DDR_CFG_START_ADDR + IFX_CFG_FLASH_DDR_CFG_SIZE;
+	   nand_info_t *nand;
+	   nand_write_options_t opts;
+	   nand = &nand_info[0];
+	   u64 srcLen=24;
+	   if(*(u32*)0xBE22FF20!=0x2)  /*0xBE1A5F20 contains the tuning status*/
+	    {
+		    /*no new parameter, return immediately*/
+		    return;
+	    }
+	   memcpy ((u8*)buffer,&ddr_magic,4);
+	   memcpy ((u8*)(buffer+1),(u8*)0xBF401270,4);
+	   memcpy ((u8*)(buffer+2),(u8*)0xBF401280,4);
+	   memcpy ((u8*)(buffer+3),(u8*)0xBF4012B0,4);
+	   memcpy ((u8*)(buffer+4),(u8*)0xBF4012C0,4);
+	   ecc=(*(u32*)0xBF401270)^(*(u32*)0xBF401280)^(*(u32*)0xBF4012B0)^(*(u32*)0xBF4012C0);
+	   memcpy ((u8*)(buffer+5),&ecc,4); 
+	   
+	   nand_write_partial(&nand_info[0], IFX_CFG_FLASH_DDR_CFG_START_ADDR, &srcLen, (u_char*)buffer);
+	   return;
+}
+#else /*BOOT from SPI*/
+void save_ddr_param(void)
+{
+	 int rcode;
+	 ulong   ddr_magic=0x88888888;
+	 ulong erase_addr1=0, erase_addr2=0;
+	 volatile ulong* ptr=IFX_CFG_FLASH_DDR_CFG_START_ADDR;
+	 ulong  ecc;
+	 ulong  buffer[6];
+	 static struct spi_flash *flash_spi;
+	 flash_spi = spi_flash_probe(CONFIG_ENV_SPI_BUS, CONFIG_ENV_SPI_CS,
+            CONFIG_ENV_SPI_MAX_HZ, CONFIG_ENV_SPI_MODE);
+	
+	 erase_addr1 = IFX_CFG_FLASH_DDR_CFG_START_ADDR; 
+	 erase_addr2 = IFX_CFG_FLASH_DDR_CFG_START_ADDR + IFX_CFG_FLASH_DDR_CFG_SIZE;
+	 if(*(u32*)0xBE22FF20!=0x2)   /*0xBE1A5F20 contains the tuning status*/
+	    {
+		    /*no new parameter, return immediately*/
+		    return;
+	    }
+	 
+	 memcpy ((u8*)buffer,&ddr_magic,4);
+	 memcpy ((u8*)(buffer+1),(u8*)0xBF401270,4);
+	 memcpy ((u8*)(buffer+2),(u8*)0xBF401280,4);
+	 memcpy ((u8*)(buffer+3),(u8*)0xBF4012B0,4);
+	 memcpy ((u8*)(buffer+4),(u8*)0xBF4012C0,4);
+	 ecc=(*(u32*)0xBF401270)^(*(u32*)0xBF401280)^(*(u32*)0xBF4012B0)^(*(u32*)0xBF4012C0);
+	 memcpy ((u8*)(buffer+5),&ecc,4);
+ 
+	 spi_flash_write(flash_spi, erase_addr1, 24, (char *)buffer);   
+	 printf("saved ddr param in flash!\n");    
+	    
+   return;
+	 return; 
+}
+#endif
+#endif
+
+extern int vr9_eth_initialize(bd_t * bis);
+
+int board_eth_init(bd_t *bis)
+{
+   if (vr9_eth_initialize(bis)<0)
+             return -1;
+
+	return 0;
+}
+						 
--- /dev/null
+++ b/board/vr9/xrx200_ddr1_197_config.cmm
@@ -0,0 +1,87 @@
+;********************************************************************
+;Trace 32 script to Config DDR Setting for XRX200
+;********************************************************************
+;Target DDR1, Clock Frequency 196Mhz
+;********************************************************************
+;********************************************************************
+; Target :
+;********************************************************************
+;
+;+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
+;Initialize memory controller register		
+;Pls refer to the documentation to change the necessary parameter to		
+;Suit the DDR device you are using
+;+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++		
+;		
+data.set 0xBF401070 %long	0x0	; Put DDR controller inactive
+;		
+;DDR Register programming		
+data.set 0xBF401000 %long	0x101	
+data.set 0xBF401010 %long	0x1000100	
+data.set 0xBF401020 %long	0x1010000	
+data.set 0xBF401030 %long	0x100	
+data.set 0xBF401040 %long	0x1000000	
+data.set 0xBF401050 %long	0x1000101	
+data.set 0xBF401060 %long	0x1000100	;Program base on DDR device use (Infineon type use 2.5 value 605)
+data.set 0xBF401070 %long	0x1010000	;Program for burst lenght and write recovry time
+data.set 0xBF401080 %long	0x1000001	
+data.set 0xBF401090 %long	0x0
+data.set 0xBF4010A0 %long	0x2000100	
+data.set 0xBF4010B0 %long	0x3000301	;Parameter needed from DDR spec.
+data.set 0xBF4010C0 %long	0x0	
+data.set 0xBF4010D0 %long	0x202	
+data.set 0xBF4010E0 %long	0x5060A0F	
+data.set 0xBF4010F0 %long	0x2000F	;Default Write DQS Out to 0x20
+data.set 0xBF401100 %long	0x30000	
+data.set 0xBF401110 %long	0x60102	; if txsnr = 75ns; value = 75/6 ~= 13 = 0xd
+data.set 0xBF401120 %long	0x3020002	
+data.set 0xBF401130 %long	0x10102	;use 0x200 to have 2 pin less than 15 for address for 256Mbit DDR
+data.set 0xBF401140 %long	0x5000000	;use 0xa03 as we are going to use column size of 10 address
+data.set 0xBF401150 %long	0x30C0200	;default read delay use for Danube Ref. Board with Qimonda DDR, tuning will be done"
+data.set 0xBF401160 %long	0x0	;default read delay use for Danube Ref. Board with Qimonda DDR, tuning will be done"
+data.set 0xBF401170 %long	0x9020000	;disable ECC
+data.set 0xBF401180 %long	0xF03	;Default DQS out shift.. tuning will be done to it.
+data.set 0xBF401190 %long	0x0	
+data.set 0xBF4011A0 %long	0x0	
+data.set 0xBF4011B0 %long	0x320000	
+data.set 0xBF4011C0 %long	0x0	;this is periodic refresh cycle? 7.8us /6ns 0x514
+data.set 0xBF4011D0 %long	0x0	;calculate value ..
+data.set 0xBF4011E0 %long	0x5F9	;init delay spec stated 200us needed 0x8235
+data.set 0xBF4011F0 %long	0x0	 ;Extended mode register programming... not req
+data.set 0xBF401200 %long	0x0	
+data.set 0xBF401210 %long	0x0	
+data.set 0xBF401220 %long	0x200C8	
+data.set 0xBF401230 %long	0x1135CA	
+data.set 0xBF401240 %long	0xC8
+data.set 0xBF401250 %long	0x99AD
+data.set 0xBF401260 %long	0x0
+data.set 0xBF401270 %long	0x211510
+data.set 0xBF401280 %long	0x211510
+;data.set 0xBF401290 %long	0x211F66
+;data.set 0xBF4012A0 %long	0x211F66
+data.set 0xBF4012B0 %long	0x66701B
+data.set 0xBF4012C0 %long	0x66701B
+;data.set 0xBF4012D0 %long	0x665F1B
+;data.set 0xBF4012E0 %long	0x665F1B
+;data.set 0xBF4012F0 %long	0x0
+;data.set 0xBF401300 %long	0x0
+;data.set 0xBF401310 %long	0x0
+;data.set 0xBF401320 %long	0x0
+data.set 0xBF401330 %long	0x0
+data.set 0xBF401340 %long	0xF1133	
+data.set 0xBF401350 %long	0xF3014B26	
+data.set 0xBF401360 %long	0xF3014B26	
+;data.set 0xBF401370 %long	0xF3014B26	
+;data.set 0xBF401380 %long	0xF3014B26	
+data.set 0xBF401390 %long	0x7C00301	
+data.set 0xBF4013A0 %long	0x7C00301	;optional can try 0x500 for 2.5 cycle cas
+;data.set 0xBF4013B0 %long	0x7C00301	
+;data.set 0xBF4013C0 %long	0x7C00301	
+data.set 0xBF4013D0 %long	0x4	
+
+;Enable memory controller and DDR		
+data.set 0xBF401070 %long	0x1010100	; put DDR controller into active
+
+
+
+
--- /dev/null
+++ b/board/vr9/xrx200_ddr1_197_config.conf
@@ -0,0 +1,55 @@
+0xBF401070 0x0	
+0xBF401000 0x101	
+0xBF401010 0x1000100	
+0xBF401020 0x1010000	
+0xBF401030 0x100	
+0xBF401040 0x1000000	
+0xBF401050 0x1000101	
+0xBF401060 0x1000100	
+0xBF401070 0x1010000	
+0xBF401080 0x1000001	
+0xBF401090 0x0
+0xBF4010A0 0x2000100	
+0xBF4010B0 0x3000301	
+0xBF4010C0 0x0	
+0xBF4010D0 0x202	
+0xBF4010E0 0x5060A0F	
+0xBF4010F0 0x2000F	
+0xBF401100 0x30000	
+0xBF401110 0x60102	
+0xBF401120 0x3020002	
+0xBF401130 0x10102	
+0xBF401140 0x5000000	
+0xBF401150 0x30C0200	
+0xBF401160 0x0	
+0xBF401170 0x9020000
+0xBF401180 0xF03	
+0xBF401190 0x0	
+0xBF4011A0 0x0	
+0xBF4011B0 0x320000	
+0xBF4011C0 0x0	
+0xBF4011D0 0x0	
+0xBF4011E0 0x5F9	
+0xBF4011F0 0x0	 
+0xBF401200 0x0	
+0xBF401210 0x0	
+0xBF401220 0x200C8	
+0xBF401230 0x1135CA	
+0xBF401240 0xC8
+0xBF401250 0x99AD
+0xBF401260 0x0
+0xBF401270 0x211510
+0xBF401280 0x211510
+0xBF4012B0 0x66701B
+0xBF4012C0 0x66701B
+0xBF401330 0x0
+0xBF401340 0xF1133	
+0xBF401350 0xF3014B26	
+0xBF401360 0xF3014B26	
+0xBF401390 0x7C00301	
+0xBF4013A0 0x7C00301	
+0xBF4013D0 0x4	
+0xBF401070 0x1010100	
+
+
+
--- /dev/null
+++ b/board/vr9/xrx200_ddr2_197_CAS4_config.cmm
@@ -0,0 +1,130 @@
+;********************************************************************	
+;Trace 32 script to load DDR tuning software for XRX200	
+;	
+;********************************************************************	
+;This script is to be use with xrx200_ddr_tune.bin for XWAY chipset	
+;For Detail on how to use this script pls refer to	
+;DDR tuning documentation which come with this script	
+;Please keep a default copy of this script with default value before	
+;modified the MC_DC parameter to suit the DDR device you use	
+;You also need the board console connected to activate the test	
+;and display the result	
+;********************************************************************	
+; Target : 	HYB25DC25616OCE
+;********************************************************************
+
+; Setup Lauterbach debugger for XRX200
+;SYStem.down
+;SYStem.cpu MIPS34k
+;SYStem.JTAGCLOCK 20000000.
+;SYSTEM.OPTION ENDIANESS BIG
+;SYStem.UP
+
+; Setup XRX200 CGU for 500/250
+;data.set 0xBF103010 %long 0x12 ; program the CPU/DDR speed
+;data.set 0xBF103014 %long 0x000200F8 ; Program Sram bus, FPI bus & AHB bus speed."
+
+;data.set 0xBF103028 %long 0x200000 ; set class II DDR drive Class II driver not supported
+;data.set 0xBF400410 %long 0x3F ; Set Class II pads driver in the DDR module ; TODO to clarify programming
+
+; CGU update		
+;data.set 0xBF103020 %long 0x01		
+
+;+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++		
+;Initialize memory controller register		
+;Pls refer to the documentation to change the necessary parameter to		
+;Suit the DDR device you are using		
+;+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++		
+;		
+data.set 0xBF401070 %long	0x0	; Put DDR controller inactive
+;		
+;DDR Register programming		
+data.set 0xBF401000 %long	0x10101	
+data.set 0xBF401010 %long	0x1000100	
+data.set 0xBF401020 %long	0x1010000	
+data.set 0xBF401030 %long	0x100	
+data.set 0xBF401040 %long	0x1000000	
+data.set 0xBF401050 %long	0x1000100	
+data.set 0xBF401060 %long	0x1000100	
+data.set 0xBF401070 %long	0x1010000	
+data.set 0xBF401080 %long	0x1000101	
+data.set 0xBF401090 %long	0x0	
+data.set 0xBF4010A0 %long	0x2000100	
+data.set 0xBF4010B0 %long	0x2000401	
+data.set 0xBF4010C0 %long	0x30000	
+data.set 0xBF4010D0 %long	0x202	
+data.set 0xBF4010E0 %long	0x7080A0F	
+data.set 0xBF4010F0 %long	0x2040F	
+data.set 0xBF401100 %long	0x40000	
+data.set 0xBF401110 %long	0x60102	; if txsnr = 75ns; value = 75/6 ~= 13 = 0xd
+data.set 0xBF401120 %long	0x3020002	
+data.set 0xBF401130 %long	0x30302	;use 0x200 to have 2 pin less than 15 for address for 256Mbit DDR
+data.set 0xBF401140 %long	0x5000700	;use 0xa03 as we are going to use column size of 10 address
+data.set 0xBF401150 %long	0x30C0208	";default read delay use for Danube Ref. Board with Qimonda DDR, tuning will be done"
+data.set 0xBF401160 %long	0x0	";default read delay use for Danube Ref. Board with Qimonda DDR, tuning will be done"
+data.set 0xBF401170 %long	0x9020000	;disable ECC
+data.set 0xBF401180 %long	0x4400F03	;Default DQS out shift.. tuning will be done to it.
+data.set 0xBF401190 %long	0x0	
+data.set 0xBF4011A0 %long	0x0	
+data.set 0xBF4011B0 %long	0x4420000	
+data.set 0xBF4011C0 %long	0x0	;this is periodic refresh cycle? 7.8us /6ns 0x514
+data.set 0xBF4011D0 %long	0x0	;calculate value ..
+data.set 0xBF4011E0 %long	0x5FB	;init delay spec stated 200us needed 0x8235
+data.set 0xBF4011F0 %long	0x0	 ;Extended mode register programming... not req
+data.set 0xBF401200 %long	0x0	
+data.set 0xBF401210 %long	0x4F0000	
+data.set 0xBF401220 %long	0x200C8	
+data.set 0xBF401230 %long	0x1135DF	
+data.set 0xBF401240 %long	0xC8
+data.set 0xBF401250 %long	0x99E9
+data.set 0xBF401260 %long	0x0
+data.set 0xBF401270 %long	0x1A1F04
+data.set 0xBF401280 %long	0x1A2304
+;data.set 0xBF401290 %long	0x1A1C04
+;data.set 0xBF4012A0 %long	0x1A1C04
+data.set 0xBF4012B0 %long	0x566404
+data.set 0xBF4012C0 %long	0x566404
+;data.set 0xBF4012D0 %long	0x565F04
+;data.set 0xBF4012E0 %long	0x565F04
+;data.set 0xBF4012F0 %long	0x0
+;data.set 0xBF401300 %long	0x0
+;data.set 0xBF401310 %long	0x0
+;data.set 0xBF401320 %long	0x0
+data.set 0xBF401330 %long	0x0
+data.set 0xBF401340 %long	0x133	
+data.set 0xBF401350 %long	0xF3014B27	
+data.set 0xBF401360 %long	0xF3014B27	
+;data.set 0xBF401370 %long	0xF3014B27	
+;data.set 0xBF401380 %long	0xF3014B27	
+data.set 0xBF401390 %long	0x7C00301	
+data.set 0xBF4013A0 %long	0x7C00301	
+;data.set 0xBF4013B0 %long	0x7C00301	
+;data.set 0xBF4013C0 %long	0x7C00301	
+data.set 0xBF4013D0 %long	0x4	
+
+;Enable memory controller and DDR		
+data.set 0xBF401070 %long	0x1010100	
+
+wait 1s		
+
+;Makesure that PPE and MPS are power up in PMU
+
+;data.set 0xbf10201c %l 0x211829b
+
+;load the tuning program
+;data.load.binary xr9_ddr_tune.bin 0xbe1a0000
+
+;wait 1s
+
+;set the program counter to PPE share buffer
+;r.s pc 0xbe1a0000
+
+;wait 1s
+
+;Start running the tuning program
+;Prepare to press a key at console to start
+;This may take a few minutes to complete
+;go
+
+
+
--- /dev/null
+++ b/board/vr9/xrx200_ddr2_197_CAS4_config.conf
@@ -0,0 +1,52 @@
+0xBF401070 0x0	
+0xBF401000 0x10101	
+0xBF401010 0x1000100	
+0xBF401020 0x1010000	
+0xBF401030 0x100	
+0xBF401040 0x1000000	
+0xBF401050 0x1000100	
+0xBF401060 0x1000100	
+0xBF401070 0x1010000	
+0xBF401080 0x1000101	
+0xBF401090 0x0	
+0xBF4010A0 0x2000100	
+0xBF4010B0 0x2000401	
+0xBF4010C0 0x30000	
+0xBF4010D0 0x202	
+0xBF4010E0 0x7080A0F	
+0xBF4010F0 0x2040F	
+0xBF401100 0x40000	
+0xBF401110 0x60102	
+0xBF401120 0x3020002	
+0xBF401130 0x30302	
+0xBF401140 0x5000700	
+0xBF401150 0x30C0208	
+0xBF401160 0x0	
+0xBF401170 0x9020000	
+0xBF401180 0x4400F03	
+0xBF401190 0x0	
+0xBF4011A0 0x0	
+0xBF4011B0 0x4420000	
+0xBF4011C0 0x0	
+0xBF4011D0 0x0	
+0xBF4011E0 0x5FB	
+0xBF4011F0 0x0	 
+0xBF401200 0x0	
+0xBF401210 0x4F0000	
+0xBF401220 0x200C8	
+0xBF401230 0x1135DF	
+0xBF401240 0xC8
+0xBF401250 0x99E9
+0xBF401260 0x0
+0xBF401270 0x1A1F04
+0xBF401280 0x1A2304
+0xBF4012B0 0x566404
+0xBF4012C0 0x566404
+0xBF401330 0x0
+0xBF401340 0x133	
+0xBF401350 0xF3014B27	
+0xBF401360 0xF3014B27	
+0xBF401390 0x7C00301	
+0xBF4013A0 0x7C00301	
+0xBF4013D0 0x4	
+0xBF401070 0x1010100	
--- /dev/null
+++ b/include/configs/vr9.h
@@ -0,0 +1,274 @@
+/*
+ * (C) Copyright 2003-2005
+ * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+/*
+ * This file contains the configuration parameters for the AR9 board.
+ */
+
+#ifndef __CONFIG_H
+#define __CONFIG_H
+
+#include <configs/autoconf.h>
+#include <configs/lq_cfg.h>
+#include <asm/vr9.h>
+
+
+#ifdef CONFIG_VR9_CPU_111M_RAM_111M
+#define CPU_CLOCK_RATE          111000000   /* 111 MHz clock for the MIPS core */
+#define RAM_CLOCK_RATE          111000000   /* 111 MHz clock for RAM           */
+#elif defined(CONFIG_VR9_CPU_125M_RAM_125M)
+#define CPU_CLOCK_RATE          125000000   /* 125 MHz clock for the MIPS core */
+#define RAM_CLOCK_RATE          125000000   /* 125 MHz clock for RAM           */
+#elif defined(CONFIG_VR9_CPU_166M_RAM_166M)
+#define CPU_CLOCK_RATE          166000000   /* 166 MHz clock for the MIPS core */
+#define RAM_CLOCK_RATE          166000000   /* 166 MHz clock for RAM           */
+#elif defined(CONFIG_VR9_CPU_333M_RAM_111M)
+#define CPU_CLOCK_RATE          333000000   /* 333 MHz clock for the MIPS core */
+#define RAM_CLOCK_RATE          111000000   /* 111 MHz clock for RAM           */
+#elif defined(CONFIG_VR9_CPU_333M_RAM_166M)
+#define CPU_CLOCK_RATE          333000000   /* 333 MHz clock for the MIPS core */
+#define RAM_CLOCK_RATE          166000000   /* 166 MHz clock for RAM           */
+#elif defined(CONFIG_VR9_CPU_393M_RAM_196M)
+#define CPU_CLOCK_RATE          393000000   /* 393 MHz clock for the MIPS core */
+#define RAM_CLOCK_RATE          196000000   /* 196 MHz clock for RAM           */
+#elif defined(CONFIG_VR9_CPU_442M_RAM_221M)
+#define CPU_CLOCK_RATE          442000000   /* 442 MHz clock for the MIPS core */
+#define RAM_CLOCK_RATE          221000000   /* 221 MHz clock for RAM           */
+#elif defined(CONFIG_VR9_CPU_442M_RAM_147M)
+#define CPU_CLOCK_RATE          442000000   /* 442 MHz clock for the MIPS core */
+#define RAM_CLOCK_RATE          147000000   /* 147 MHz clock for RAM           */
+#elif defined(CONFIG_VR9_CPU_500M_RAM_166M)
+#define CPU_CLOCK_RATE          500000000   /* 500 MHz clock for the MIPS core */
+#define RAM_CLOCK_RATE          166000000   /* 166 MHz clock for RAM           */
+#elif defined(CONFIG_VR9_CPU_500M_RAM_250M)
+#define CPU_CLOCK_RATE          500000000   /* 500 MHz clock for the MIPS core */
+#define RAM_CLOCK_RATE          250000000   /* 250 MHz clock for RAM           */
+#elif defined(CONFIG_VR9_CPU_500M_RAM_200M)
+#define CPU_CLOCK_RATE          500000000   /* 500 MHz clock for the MIPS core */
+#define RAM_CLOCK_RATE          200000000   /* 250 MHz clock for RAM           */
+#elif defined(CONFIG_VR9_CPU_600M_RAM_200M)
+#define CPU_CLOCK_RATE          600000000   /* 600 MHz clock for the MIPS core */
+#define RAM_CLOCK_RATE          200000000   /* 200 MHz clock for RAM           */
+#elif defined(CONFIG_VR9_CPU_600M_RAM_300M)
+#define CPU_CLOCK_RATE          600000000   /* 600 MHz clock for the MIPS core */
+#define RAM_CLOCK_RATE          300000000   /* 300 MHz clock for RAM           */
+#endif
+
+#define F_SSC_CLK  get_fpi_clk()
+#define CONFIG_SYS_HZ 1000
+#define CONFIG_ENV_SPI_CS 3
+#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
+
+
+
+#ifndef	CPU_CLOCK_RATE
+/* allowed values: 100000000, 133000000, and 150000000 */
+#define CPU_CLOCK_RATE	150000000	/* default: 150 MHz clock for the MIPS core */
+#endif
+
+#define CONFIG_BAUDRATE		115200
+
+
+/* valid baudrates */
+#define CONFIG_SYS_BAUDRATE_TABLE	{ 9600, 19200, 38400, 57600, 115200 }
+
+#define CONFIG_SYS_ASC_BASE 0xbe100c00
+#define	CONFIG_TIMESTAMP		/* Print image info with timestamp */
+
+#define CONFIG_PREBOOT	"echo;"	\
+	"echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
+	"echo"
+
+#undef	CONFIG_BOOTARGS
+
+#define CONFIG_EXTRA_ENV_SETTINGS   <configs/lq_extra_env.h>
+
+
+/*
+ * Miscellaneous configurable options
+ */
+#define	CONFIG_SYS_LONGHELP				/* undef to save memory      */
+#define	CONFIG_SYS_PROMPT		"VR9 # "	/* Monitor Command Prompt    */
+#define	CONFIG_SYS_CBSIZE		512		/* Console I/O Buffer Size   */
+#define	CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)  /* Print Buffer Size */
+#define	CONFIG_SYS_MAXARGS		32		/* max number of command args*/
+
+#define CONFIG_SYS_MALLOC_LEN		4096*1024
+
+#define CONFIG_SYS_BOOTPARAMS_LEN	256*1024
+
+
+/********************************************************************************************
+ * CONFIG_SYS_MIPS_TIMER_FREQ will be used as the frequency of the mips cp0 count register(CC)
+ * The resolution should be obtained from rdhwr like following:
+ * .set    mips32r2
+ * li      t1, 0x8
+ * mtc0    t1, CP0_HWRENA
+ * rdhwr   t0, $3
+ * The value in t0(CCRes) denotes the number of cycles between update of the register
+ * In the 34K core, the CCRes value is 2 to indicate that the CC register increments every
+ * second CPU cycle, which means that the CC frequency is half of the cpu frequency
+***********************************************************************************************/
+#define CONFIG_SYS_MIPS_TIMER_FREQ	(CPU_CLOCK_RATE/2)
+
+
+#define CONFIG_SYS_SDRAM_BASE		0x80000000
+
+#define	CONFIG_SYS_LOAD_ADDR		0x80100000	/* default load address	*/
+
+#define CONFIG_SYS_MEMTEST_START	0x80100000
+#define CONFIG_SYS_MEMTEST_END		0x80800000
+
+/*-----------------------------------------------------------------------
+ * FLASH and environment organization
+ */
+#define CONFIG_SYS_MAX_FLASH_BANKS	1	/* max number of memory banks */
+#define CONFIG_SYS_MAX_FLASH_SECT	(256)	/* max number of sectors on one chip */
+
+#define PHYS_FLASH_1		0xb0000000 /* Flash Bank #1 */
+#define PHYS_FLASH_2		0xb0800000 /* Flash Bank #2 */
+
+#define CONFIG_SYS_FLASH_SWAP_ADDR
+
+#define FLASH_FIXUP_ADDR_8(addr)        ((void*)((ulong)(addr)^2))
+#define FLASH_FIXUP_ADDR_16(addr)       ((void*)((ulong)(addr)^2))
+
+#define CONFIG_SYS_FLASH_CFI_WIDTH      FLASH_CFI_16BIT
+
+#define CONFIG_EBU_ADDSEL0               0x10000031
+#define CONFIG_EBU_BUSCON0               0x0001D7FF
+
+
+/* The following #defines are needed to get flash environment right */
+#define	CONFIG_SYS_MONITOR_BASE	CONFIG_RAM_TEXT_BASE
+
+#define	CONFIG_SYS_MONITOR_LEN		(512 << 10)
+
+#define CONFIG_SYS_INIT_SP_OFFSET	0x400000
+
+#define CONFIG_SYS_FLASH_BASE		PHYS_FLASH_1
+
+/* timeout values are in ticks */
+#define CONFIG_SYS_FLASH_ERASE_TOUT	(2 * CONFIG_SYS_HZ) /* Timeout for Flash Erase */
+#define CONFIG_SYS_FLASH_WRITE_TOUT	(2 * CONFIG_SYS_HZ) /* Timeout for Flash Write */
+
+
+#define CONFIG_FLASH_16BIT
+
+#define CONFIG_NR_DRAM_BANKS	1
+
+#define CONFIG_NET_MULTI
+
+#define CONFIG_SYS_MAX_NAND_DEVICE    1
+#define CONFIG_SYS_NAND_BASE   0xb4000000
+
+#define NAND_BASE_ADDRESS  0xB4000000
+#define CFG_NAND_BASE NAND_BASE_ADDRESS
+#define NAND_WRITE(addr, val)     *((volatile u8*)(NAND_BASE_ADDRESS | (addr))) = val;while((*EBU_NAND_WAIT & 0x08) == 0);
+//#define NAND_WRITE(addr, val)     *((volatile u8*)(NAND_BASE_ADDRESS | (addr)))=val;
+#define NAND_READ(addr, val)      val = *((volatile u8*)(NAND_BASE_ADDRESS | (addr))); while((*EBU_NAND_WAIT & 0x08) == 0);
+#define NAND_CE_SET         *EBU_NAND_CON   = 0x00F405F3
+#define NAND_CE_CLEAR       *EBU_NAND_CON   = 0x000005F3
+#define NAND_READY       ( ((*EBU_NAND_WAIT)&0x07) == 7)
+
+#define NAND_READY_CLEAR  *EBU_NAND_WAIT = 0;
+#define WRITE_CMD    0x18
+#define WRITE_ADDR   0x14
+#define WRITE_LADDR  0x10
+#define WRITE_DATA  0x10
+#define READ_DATA    0x10
+#define READ_LDATA   0x00
+#define ACCESS_WAIT
+#define IFX_ATC_NAND 0xc176
+#define IFX_BTC_NAND 0xc166
+#define ST_512WB2_NAND 0x2076
+#define NAND_LATCH_ENABLE 
+#define NAND_CLRALE  *EBU_NAND_CON &=~(1<<18);
+#define NAND_SETALE  *EBU_NAND_CON |=1<<18;
+#define NAND_CLRCLE  *EBU_NAND_CON &=~(1<<19);
+#define NAND_SETCLE  *EBU_NAND_CON |=1<<19;
+
+
+#define NAND_DISABLE_CE(nand) *EBU_NAND_CON = *EBU_NAND_CON & ~(1<<20);
+#define NAND_ENABLE_CE(nand)  *EBU_NAND_CON = *EBU_NAND_CON |(1<<20);
+#define NAND_WAIT_READY(nand) while(!NAND_READY){}
+#define WRITE_NAND_COMMAND(d, adr) NAND_WRITE(WRITE_CMD,d);
+#define WRITE_NAND_ADDRESS(d, adr) NAND_WRITE(WRITE_ADDR,d);
+#define WRITE_NAND(d, adr) NAND_WRITE(WRITE_DATA,d);
+#define READ_NAND(adr) *((volatile u8*)(NAND_BASE_ADDRESS | (READ_DATA)))
+#define IFX_NAND_CTL_CLRALE *EBU_NAND_CON &=~(1<<18);
+#define IFX_NAND_CTL_SETALE *EBU_NAND_CON |=1<<18;
+
+
+#define CONFIG_SYS_NAND_PAGE_SIZE   ( 2<<10 )   /* NAND chip page size        */
+#define CONFIG_SYS_NAND_BLOCK_SIZE  ( 256 << 10 ) /* NAND chip block size       */
+#define CONFIG_SYS_NAND_PAGE_COUNT  (CONFIG_SYS_NAND_BLOCK_SIZE / CONFIG_SYS_NAND_PAGE_SIZE)
+                        /* NAND chip page count       */
+#define CONFIG_SYS_NAND_BAD_BLOCK_POS   0       /* Location of bad block marker*/
+#define CONFIG_SYS_NAND_5_ADDR_CYCLE            /* Fifth addr used (<=128MB)  */
+
+#define CONFIG_SYS_NAND_ECCSIZE 256
+#define CONFIG_SYS_NAND_ECCBYTES    3
+#define CONFIG_SYS_NAND_ECCSTEPS    (CONFIG_SYS_NAND_PAGE_SIZE / CONFIG_SYS_NAND_ECCSIZE)
+#define CONFIG_SYS_NAND_OOBSIZE 64
+#define CONFIG_SYS_NAND_ECCTOTAL    (CONFIG_SYS_NAND_ECCBYTES * CONFIG_SYS_NAND_ECCSTEPS)
+#define CONFIG_SYS_NAND_ECCPOS      {40, 41, 42, 43, 44, 45, 46, 47, \
+					                 48, 49, 50, 51, 52, 53, 54, 55, \
+    				                  56, 57, 58, 59, 60, 61, 62, 63}
+														  
+
+
+#define CONFIG_SYS_NAND_U_BOOT_SIZE  ( 256 << 10 )
+#define CONFIG_SYS_NAND_U_BOOT_DST   CONFIG_BOOTSTRAP_TEXT_BASE
+#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_BOOTSTRAP_TEXT_BASE
+#define CONFIG_SYS_NAND_U_BOOT_OFFS  16384
+
+#ifdef CONFIG_BOOT_FROM_NOR
+#define IFX_CFG_FLASH_DDR_CFG_START_ADDR      0xB000FFE8
+#define IFX_CFG_FLASH_DDR_CFG_SIZE            24
+#define IFX_CFG_FLASH_DDR_CFG_END_ADDR        0xb000ffff
+#elif defined(CONFIG_BOOT_FROM_SPI)
+#define IFX_CFG_FLASH_DDR_CFG_START_ADDR      0x0000FFE8
+#define IFX_CFG_FLASH_DDR_CFG_SIZE            24
+#define IFX_CFG_FLASH_DDR_CFG_END_ADDR        0x0000ffff
+#define CONFIG_ENV_SECT_SIZE 0x1000
+#else /*CONFIG_BOOT_FRON_NAND*/
+#define IFX_CFG_FLASH_DDR_CFG_START_ADDR      0x00003fe8
+#define IFX_CFG_FLASH_DDR_CFG_SIZE            24
+#define IFX_CFG_FLASH_DDR_CFG_END_ADDR        0x00003fff
+#endif
+
+/* Address and size of Primary Environment Sector	*/
+#define CONFIG_ENV_OFFSET		IFX_CFG_FLASH_UBOOT_CFG_START_ADDR
+#define CONFIG_ENV_ADDR		  IFX_CFG_FLASH_UBOOT_CFG_START_ADDR
+#define CONFIG_ENV_SIZE		  IFX_CFG_FLASH_UBOOT_CFG_SIZE
+
+#define CONFIG_TUNING_STATUS 0xBE22FF20 
+#define CONFIG_TUNING_SP     0xBE22FF00 
+
+
+#define MTDIDS_DEFAULT      "nand0=ifx_nand"
+#define MTDPARTS_DEFAULT    "mtdparts=ifx_nand:512k(uboot),10m(rootfs),-(res)"
+
+
+#endif	/* __CONFIG_H */
--- /dev/null
+++ b/include/configs/vr9_cfg.h
@@ -0,0 +1,1460 @@
+/* ============================================================================
+ * Copyright (C) 2003[- 2004] ? Infineon Technologies AG.
+ *
+ * All rights reserved.
+ * ============================================================================
+ *
+ * ============================================================================
+ *
+ * This document contains proprietary information belonging to Infineon
+ * Technologies AG. Passing on and copying of this document, and communication
+ * of its contents is not permitted without prior written authorisation.
+ *
+ * ============================================================================
+ *
+ * File Name: ifx_cfg.h
+ * Author : Mars Lin (mars.lin@infineon.com)
+ * Date:
+ *
+ * ===========================================================================
+ *
+ * Project:
+ * Block:
+ *
+ * ===========================================================================
+ * Contents:  This file contains the data structures and definitions used
+ *        by the core iptables and the sip alg modules.
+ * ===========================================================================
+ * References:
+ */
+
+/*
+ * This file contains the configuration parameters for the IFX board.
+ */
+
+
+/*-----------------------------------------------------------------------
+ * Board specific configurations
+ */
+#if defined(CONFIG_BOOT_FROM_NOR) || defined(CONFIG_BOOT_FROM_UART)
+
+#ifdef CONFIG_NOR_FLASH_2M
+#define IFX_CONFIG_FLASH_SIZE 2
+#elif CONFIG_NOR_FLASH_4M
+#define IFX_CONFIG_FLASH_SIZE 4
+#elif CONFIG_NOR_FLASH_8M
+#define IFX_CONFIG_FLASH_SIZE 8
+#endif
+
+#ifndef IFX_CONFIG_FLASH_SIZE
+#define IFX_CONFIG_FLASH_SIZE 4
+#endif
+
+#ifdef CONFIG_FIRMWARE_IN_ROOTFS
+//2MB flash partition
+#if (IFX_CONFIG_FLASH_SIZE == 2)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0xB0000000\0"                                      \
+        "part1_begin=0xB0020000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0xB0000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0xB0020000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0xB01FADFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0xB01FB200
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x4000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0xB01FEDFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0xB01FEE00
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0xB01FFDFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0xB01FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0xB01FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0xB01FFFFF
+
+//4MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 4)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0xB0000000\0"                                      \
+        "part1_begin=0xB0020000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME           "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR           0xB0000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME          "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR          0xB0020000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME          "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR          0xB03F6DFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME            "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR            0xB03ECE00
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                  0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR              0xB03FCDFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME             "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR             0xB03FEE00
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                   0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR               0xB03FFDFF
+
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME         "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR         0xB03FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE               0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR           0xB03FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                         0xB03FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 8)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0xB0000000\0"                                      \
+        "part1_begin=0xB0020000\0"                                      \
+        "total_part=2\0"
+
+#ifdef CONFIG_OVERLAY
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_OVERLAY_IMAGE_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block7=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=8\0"        
+#else
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block6=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=7\0"
+#endif
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0xB0000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0xB0020000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+#ifdef CONFIG_OVERLAY
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0xB078FFFF
+#else
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0xB07DFFFF
+#endif
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+	
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_BLOCK_NAME          "overlay"
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_START_ADDR          0xB0790000
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_SIZE                0x50000
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_END_ADDR            0xB07DFFFF
+	
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0xB07E0000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0xB07EFFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0xB07F0000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0xB07F0FFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0xB07F1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0xB07F1FFF
+  
+  #define IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME	      "calibration"
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_START_ADDR	      0xB07F2000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_SIZE		          0x1000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_END_ADDR		      0xB07F2FFF  
+
+  #define IFX_CFG_FLASH_END_ADDR                          0xB07FFFFF
+
+
+#else
+  #error "ERROR!! Define flash size first!"
+#endif
+
+#else /*Not defined CONFIG_FIRMWARE_IN_ROOTFS*/
+//2MB flash partition
+#if (IFX_CONFIG_FLASH_SIZE == 2)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0xB0000000\0"                                      \
+        "part1_begin=0xB0020000\0"                                      \
+        "part2_begin=0xB00A0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0xB0000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME       "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR       0xB0020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE             0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME    "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0xB00A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0xB01FADFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0xB01FAE00
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x4000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0xB01FEDFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0xB01FEE00
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0xB01FFDFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0xB01FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0xB01FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0xB01FFFFF
+
+//4MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 4)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0xB0000000\0"                                      \
+        "part1_begin=0xB0020000\0"                                      \
+        "part2_begin=0xB00A0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME           "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR           0xB0000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME        "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR        0xB0020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE              0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME     "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME          "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR          0xB00A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0xB03EDFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0xB03EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0xB03FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME             "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR             0xB03FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                   0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR               0xB03FEFFF
+
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME         "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0xB03FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0xB03FF3FF
+
+
+  #define IFX_CFG_FLASH_END_ADDR                         0xB03FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 8)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0xB0000000\0"                                      \
+        "part1_begin=0xB0020000\0"                                      \
+        "part2_begin=0xB00A0000\0"                                      \
+        "total_part=3\0"
+
+#ifdef CONFIG_OVERLAY
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_OVERLAY_IMAGE_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block6=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block7=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block8=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=9\0"
+#else
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block7=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=8\0"
+#endif
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0xB0000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME         "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR         0xB0020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0xB00A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+#ifdef CONFIG_OVERLAY
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0xB078FFFF
+#else
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0xB07DFFFF
+#endif
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_BLOCK_NAME          "overlay"
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_START_ADDR          0xB0790000
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_SIZE                0x50000
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_END_ADDR            0xB07DFFFF
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0xB07E0000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0xB07EFFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0xB07F0000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0xB07F0FFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0xB07F1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0xB07F1FFF
+  
+  #define IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME	      "calibration"
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_START_ADDR	      0xB07F2000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_SIZE		          0x1000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_END_ADDR		      0xB07F2FFF  
+
+  #define IFX_CFG_FLASH_END_ADDR                          0xB07FFFFF
+
+
+#else
+  #error "ERROR!! Define flash size first!"
+#endif
+
+#endif /*CONFIG_FIRMWARE_IN_ROOTFS*/
+
+
+#endif /*CONFIG_BOOT_FROM_NOR*/
+
+/***************************************************************************/
+/***************************************************************************/
+/***************SPI FLASH map starts here***********************************/
+/***************************************************************************/
+/***************************************************************************/
+
+#ifdef CONFIG_BOOT_FROM_SPI
+
+#ifdef CONFIG_SPI_FLASH_1M
+#define IFX_CONFIG_FLASH_SIZE 1
+#elif CONFIG_SPI_FLASH_2M
+#define IFX_CONFIG_FLASH_SIZE 2
+#elif CONFIG_SPI_FLASH_4M
+#define IFX_CONFIG_FLASH_SIZE 4
+#elif CONFIG_SPI_FLASH_8M
+#define IFX_CONFIG_FLASH_SIZE 8
+#endif
+
+#ifndef IFX_CONFIG_FLASH_SIZE
+#define IFX_CONFIG_FLASH_SIZE 4
+#endif
+
+#ifdef CONFIG_FIRMWARE_IN_ROOTFS
+//1MB flash partition
+#if (IFX_CONFIG_FLASH_SIZE == 1)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00020000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0x00020000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0x000F5FFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0x000F6000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x8000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0x001FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0x000FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0x000FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0x000FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0x000FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0x000FFFFF
+//2MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 2)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0x00010000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0x001F5FFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0x001F6000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x8000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0x001FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0x001FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0x001FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0x001FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0x001FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0x001FFFFF
+
+//4MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 4)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block6=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=7\0"
+        
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME           "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR           0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME          "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR          0x00010000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock1"
+
+ #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x003DFFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x003E0000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x003EFFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x003F0000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x003F0FFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x003F1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x003F1FFF
+  
+  #define IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME	      "calibration"
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_START_ADDR	      0x003F2000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_SIZE		          0x1000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_END_ADDR		      0x003F2FFF  
+
+  #define IFX_CFG_FLASH_END_ADDR                         0x003FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 8)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00020000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block6=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x00020000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x007DFFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007E0000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007EFFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x007F0000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x007F0FFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x007F1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x007F1FFF
+  
+  #define IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME	      "calibration"
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_START_ADDR	      0x007F2000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_SIZE		          0x1000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_END_ADDR		      0x007F2FFF  
+
+  #define IFX_CFG_FLASH_END_ADDR                          0x007FFFFF
+  
+#else
+  #error "ERROR!! Define flash size first!"
+#endif
+
+#else /*Not defined CONFIG_FIRMWARE_IN_ROOTFS*/
+#if (IFX_CONFIG_FLASH_SIZE == 1)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00020000\0"                                      \
+        "part2_begin=0x000A0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME       "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR       0x00020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE             0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME    "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0x000A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0x000F5FFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0x000F6000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x8000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0x000FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0x000FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0x000FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0x000FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0x000FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0x000FFFFF
+
+//2MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 2)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00020000\0"                                      \
+        "part2_begin=0x000A0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME       "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR       0x00020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE             0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME    "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0x000A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0x001F5FFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0x001F6000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x8000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0x001FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0x001FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0x001FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0x001FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0x001FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0x001FFFFF
+
+//4MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 4)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00020000\0"                                      \
+        "part2_begin=0x000A0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block7=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=8\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME           "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR           0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME        "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR        0x00020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE              0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME     "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME          "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR          0x000A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x003DFFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x003E0000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x003EFFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x003F0000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x003F0FFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x003F1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x003F1FFF
+  
+  #define IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME	      "calibration"
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_START_ADDR	      0x003F2000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_SIZE		          0x1000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_END_ADDR		      0x003F2FFF  
+
+  #define IFX_CFG_FLASH_END_ADDR                         0x003FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 8)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00020000\0"                                      \
+        "part2_begin=0x000A0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block7=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=8\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME         "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR         0x00020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x000A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x007DFFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007E0000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007EFFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x007F0000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x007F0FFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x007F1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x007F1FFF
+  
+  #define IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME	      "calibration"
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_START_ADDR	      0x007F2000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_SIZE		          0x1000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_END_ADDR		      0x007F2FFF  
+
+  #define IFX_CFG_FLASH_END_ADDR                          0x007FFFFF
+
+#else
+  #error "ERROR!! Define flash size first!"
+#endif
+
+#endif /*CONFIG_FIRMWARE_IN_ROOTFS*/
+
+
+#endif /*CONFIG_BOOT_FROM_SPI*/
+/* End of Board specific configurations
+ *-----------------------------------------------------------------------
+ */
+
+
+
+/***************************************************************************/
+/***************************************************************************/
+/***************NAND FLASH map starts here***********************************/
+/***************************************************************************/
+/***************************************************************************/
+
+#ifdef CONFIG_BOOT_FROM_NAND
+
+#ifdef CONFIG_NAND_FLASH_2M
+#define IFX_CONFIG_FLASH_SIZE 2
+#elif CONFIG_NAND_FLASH_4M
+#define IFX_CONFIG_FLASH_SIZE 4
+#elif CONFIG_NAND_FLASH_8M
+#define IFX_CONFIG_FLASH_SIZE 8
+#elif CONFIG_NAND_FLASH_128M
+#define IFX_CONFIG_FLASH_SIZE 128
+#elif CONFIG_NAND_FLASH_512M
+#define IFX_CONFIG_FLASH_SIZE 512
+#endif
+
+#ifndef IFX_CONFIG_FLASH_SIZE
+#define IFX_CONFIG_FLASH_SIZE 4
+#endif
+
+#ifdef CONFIG_FIRMWARE_IN_ROOTFS
+//2MB flash partition
+#if (IFX_CONFIG_FLASH_SIZE == 2)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0x00010000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0x001FADFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0x001FB200
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x4000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0x001FEDFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0x001FEE00
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0x001FFDFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0x001FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0x001FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0x001FFFFF
+
+//4MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 4)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=6\0"
+        
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME           "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR           0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME          "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR          0x00010000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x003EDFFF  
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x003FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x003FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x003FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x003FF3FF
+
+  #define IFX_CFG_FLASH_END_ADDR                          0x003FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 8)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x00010000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x007EDFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x007FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x007FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x007FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x007FF3FF
+
+ 
+  #define IFX_CFG_FLASH_END_ADDR                         0x007FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 128)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00040000\0"                                      \
+        "part2_begin=0x002C0000\0"                                      \
+        "part3_begin=0x06C40000\0"                                      \
+        "part4_begin=0x07040000\0"                                      \
+        "part5_begin=0x07080000\0"                                      \
+        "total_part=6\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0x40000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x00040000
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0x0
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x002C0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0x6980000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x06C40000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x400000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x0703FFFF
+  #define IFX_CFG_FLASH_SYSTEM_CFG_MTDBLOCK_NAME          "/dev/mtdblock3"
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x7040000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x10000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x0704FFFF
+  #define IFX_CFG_FLASH_UBOOT_CFG_MTDBLOCK_NAME           "/dev/mtdblock4"
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x07080000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x40000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x070BFFFF
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_MTDBLOCK_NAME       "/dev/mtdblock5"
+
+  #define IFX_CFG_FLASH_END_ADDR                         0x07FFFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 512)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0x40000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x00040000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x007EDFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x007FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x007FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x007FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x007FF3FF
+
+  #define IFX_CFG_FLASH_END_ADDR                         0x007FFFFF
+
+
+#else
+  #error "ERROR!! Define flash size first!"
+#endif
+
+#else /*Not defined CONFIG_FIRMWARE_IN_ROOTFS*/
+//2MB flash partition
+#if (IFX_CONFIG_FLASH_SIZE == 2)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "part2_begin=0x00040000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME       "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR       0x00010000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE             0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME    "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0x00040000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0x001FADFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0x001FAE00
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x4000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0x001FEDFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0x001FEE00
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0x001FFDFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0x001FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0x001FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0x001FFFFF
+
+//4MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 4)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "part2_begin=0x00040000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME           "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR           0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME        "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR        0x00010000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE              0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME     "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME          "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR          0x00040000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x003EDFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x003EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x003FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x003FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x003FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x003FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x003FF3FF
+  
+  #define IFX_CFG_FLASH_END_ADDR                         0x003FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 8)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "part2_begin=0x00050000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME         "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR         0x00010000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x00050000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x007EDFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x007FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x007FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x007FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x007FF3FF
+  
+ 
+  #define IFX_CFG_FLASH_END_ADDR                          0x007FFFFF
+  
+#elif (IFX_CONFIG_FLASH_SIZE == 128)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00040000\0"                                      \
+        "part2_begin=0x000C0000\0"                                      \
+        "part3_begin=0x002C0000\0"                                      \
+        "part4_begin=0x06C40000\0"                                      \
+        "part5_begin=0x07040000\0"                                      \
+        "part6_begin=0x07080000\0"                                      \
+        "total_part=7\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME         "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR         0x00040000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x000C0000
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x002C0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0x6980000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock3"
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x06C40000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x400000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x0703FFFF
+  #define IFX_CFG_FLASH_SYSTEM_CFG_MTDBLOCK_NAME          "/dev/mtdblock4"
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x07040000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x10000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x0704FFFF
+  #define IFX_CFG_FLASH_UBOOT_CFG_MTDBLOCK_NAME           "/dev/mtdblock5"
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x07080000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x40000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x070BFFFF
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_MTDBLOCK_NAME       "/dev/mtdblock6"
+
+  #define IFX_CFG_FLASH_END_ADDR                          0x07FFFFFF
+#elif (IFX_CONFIG_FLASH_SIZE == 512)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00040000\0"                                      \
+        "part2_begin=0x000C0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME         "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR         0x00040000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x000C0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x007EDFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x007FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x10000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x007FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x007FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x007FF3FF
+  
+ 
+  #define IFX_CFG_FLASH_END_ADDR                          0x007FFFFF
+
+
+
+#else
+  #error "ERROR!! Define flash size first!"
+#endif
+
+#endif /*CONFIG_FIRMWARE_IN_ROOTFS*/
+
+
+#endif /*CONFIG_BOOT_FROM_SPI*/
+
+
+/* End of Board specific configurations
+ *-----------------------------------------------------------------------
+ */
+
+/*************************************************************************/
+
--- /dev/null
+++ b/include/vr9_cfg.h
@@ -0,0 +1,1460 @@
+/* ============================================================================
+ * Copyright (C) 2003[- 2004] ? Infineon Technologies AG.
+ *
+ * All rights reserved.
+ * ============================================================================
+ *
+ * ============================================================================
+ *
+ * This document contains proprietary information belonging to Infineon
+ * Technologies AG. Passing on and copying of this document, and communication
+ * of its contents is not permitted without prior written authorisation.
+ *
+ * ============================================================================
+ *
+ * File Name: ifx_cfg.h
+ * Author : Mars Lin (mars.lin@infineon.com)
+ * Date:
+ *
+ * ===========================================================================
+ *
+ * Project:
+ * Block:
+ *
+ * ===========================================================================
+ * Contents:  This file contains the data structures and definitions used
+ *        by the core iptables and the sip alg modules.
+ * ===========================================================================
+ * References:
+ */
+
+/*
+ * This file contains the configuration parameters for the IFX board.
+ */
+
+
+/*-----------------------------------------------------------------------
+ * Board specific configurations
+ */
+#if defined(CONFIG_BOOT_FROM_NOR) || defined(CONFIG_BOOT_FROM_UART)
+
+#ifdef CONFIG_NOR_FLASH_2M
+#define IFX_CONFIG_FLASH_SIZE 2
+#elif CONFIG_NOR_FLASH_4M
+#define IFX_CONFIG_FLASH_SIZE 4
+#elif CONFIG_NOR_FLASH_8M
+#define IFX_CONFIG_FLASH_SIZE 8
+#endif
+
+#ifndef IFX_CONFIG_FLASH_SIZE
+#define IFX_CONFIG_FLASH_SIZE 4
+#endif
+
+#ifdef CONFIG_FIRMWARE_IN_ROOTFS
+//2MB flash partition
+#if (IFX_CONFIG_FLASH_SIZE == 2)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0xB0000000\0"                                      \
+        "part1_begin=0xB0020000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0xB0000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0xB0020000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0xB01FADFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0xB01FB200
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x4000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0xB01FEDFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0xB01FEE00
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0xB01FFDFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0xB01FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0xB01FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0xB01FFFFF
+
+//4MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 4)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0xB0000000\0"                                      \
+        "part1_begin=0xB0020000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME           "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR           0xB0000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME          "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR          0xB0020000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME          "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR          0xB03F6DFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME            "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR            0xB03ECE00
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                  0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR              0xB03FCDFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME             "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR             0xB03FEE00
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                   0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR               0xB03FFDFF
+
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME         "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR         0xB03FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE               0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR           0xB03FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                         0xB03FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 8)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0xB0000000\0"                                      \
+        "part1_begin=0xB0020000\0"                                      \
+        "total_part=2\0"
+
+#ifdef CONFIG_OVERLAY
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_OVERLAY_IMAGE_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block7=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=8\0"        
+#else
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block6=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=7\0"
+#endif
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0xB0000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0xB0020000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+#ifdef CONFIG_OVERLAY
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0xB078FFFF
+#else
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0xB07DFFFF
+#endif
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+	
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_BLOCK_NAME          "overlay"
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_START_ADDR          0xB0790000
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_SIZE                0x50000
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_END_ADDR            0xB07DFFFF
+	
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0xB07E0000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0xB07EFFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0xB07F0000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0xB07F0FFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0xB07F1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0xB07F1FFF
+  
+  #define IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME	      "calibration"
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_START_ADDR	      0xB07F2000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_SIZE		          0x1000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_END_ADDR		      0xB07F2FFF  
+
+  #define IFX_CFG_FLASH_END_ADDR                          0xB07FFFFF
+
+
+#else
+  #error "ERROR!! Define flash size first!"
+#endif
+
+#else /*Not defined CONFIG_FIRMWARE_IN_ROOTFS*/
+//2MB flash partition
+#if (IFX_CONFIG_FLASH_SIZE == 2)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0xB0000000\0"                                      \
+        "part1_begin=0xB0020000\0"                                      \
+        "part2_begin=0xB00A0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0xB0000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME       "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR       0xB0020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE             0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME    "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0xB00A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0xB01FADFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0xB01FAE00
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x4000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0xB01FEDFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0xB01FEE00
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0xB01FFDFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0xB01FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0xB01FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0xB01FFFFF
+
+//4MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 4)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0xB0000000\0"                                      \
+        "part1_begin=0xB0020000\0"                                      \
+        "part2_begin=0xB00A0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME           "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR           0xB0000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME        "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR        0xB0020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE              0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME     "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME          "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR          0xB00A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0xB03EDFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0xB03EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0xB03FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME             "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR             0xB03FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                   0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR               0xB03FEFFF
+
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME         "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0xB03FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0xB03FF3FF
+
+
+  #define IFX_CFG_FLASH_END_ADDR                         0xB03FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 8)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0xB0000000\0"                                      \
+        "part1_begin=0xB0020000\0"                                      \
+        "part2_begin=0xB00A0000\0"                                      \
+        "total_part=3\0"
+
+#ifdef CONFIG_OVERLAY
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_OVERLAY_IMAGE_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block6=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block7=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block8=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=9\0"
+#else
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block7=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=8\0"
+#endif
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0xB0000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME         "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR         0xB0020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0xB00A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+#ifdef CONFIG_OVERLAY
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0xB078FFFF
+#else
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0xB07DFFFF
+#endif
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_BLOCK_NAME          "overlay"
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_START_ADDR          0xB0790000
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_SIZE                0x50000
+  #define IFX_CFG_FLASH_OVERLAY_IMAGE_END_ADDR            0xB07DFFFF
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0xB07E0000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0xB07EFFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0xB07F0000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0xB07F0FFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0xB07F1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0xB07F1FFF
+  
+  #define IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME	      "calibration"
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_START_ADDR	      0xB07F2000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_SIZE		          0x1000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_END_ADDR		      0xB07F2FFF  
+
+  #define IFX_CFG_FLASH_END_ADDR                          0xB07FFFFF
+
+
+#else
+  #error "ERROR!! Define flash size first!"
+#endif
+
+#endif /*CONFIG_FIRMWARE_IN_ROOTFS*/
+
+
+#endif /*CONFIG_BOOT_FROM_NOR*/
+
+/***************************************************************************/
+/***************************************************************************/
+/***************SPI FLASH map starts here***********************************/
+/***************************************************************************/
+/***************************************************************************/
+
+#ifdef CONFIG_BOOT_FROM_SPI
+
+#ifdef CONFIG_SPI_FLASH_1M
+#define IFX_CONFIG_FLASH_SIZE 1
+#elif CONFIG_SPI_FLASH_2M
+#define IFX_CONFIG_FLASH_SIZE 2
+#elif CONFIG_SPI_FLASH_4M
+#define IFX_CONFIG_FLASH_SIZE 4
+#elif CONFIG_SPI_FLASH_8M
+#define IFX_CONFIG_FLASH_SIZE 8
+#endif
+
+#ifndef IFX_CONFIG_FLASH_SIZE
+#define IFX_CONFIG_FLASH_SIZE 4
+#endif
+
+#ifdef CONFIG_FIRMWARE_IN_ROOTFS
+//1MB flash partition
+#if (IFX_CONFIG_FLASH_SIZE == 1)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00020000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0x00020000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0x000F5FFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0x000F6000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x8000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0x001FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0x000FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0x000FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0x000FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0x000FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0x000FFFFF
+//2MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 2)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0x00010000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0x001F5FFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0x001F6000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x8000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0x001FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0x001FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0x001FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0x001FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0x001FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0x001FFFFF
+
+//4MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 4)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block6=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=7\0"
+        
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME           "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR           0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME          "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR          0x00010000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock1"
+
+ #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x003DFFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x003E0000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x003EFFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x003F0000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x003F0FFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x003F1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x003F1FFF
+  
+  #define IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME	      "calibration"
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_START_ADDR	      0x003F2000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_SIZE		          0x1000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_END_ADDR		      0x003F2FFF  
+
+  #define IFX_CFG_FLASH_END_ADDR                         0x003FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 8)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00020000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block6=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x00020000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x007DFFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007E0000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007EFFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x007F0000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x007F0FFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x007F1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x007F1FFF
+  
+  #define IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME	      "calibration"
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_START_ADDR	      0x007F2000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_SIZE		          0x1000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_END_ADDR		      0x007F2FFF  
+
+  #define IFX_CFG_FLASH_END_ADDR                          0x007FFFFF
+  
+#else
+  #error "ERROR!! Define flash size first!"
+#endif
+
+#else /*Not defined CONFIG_FIRMWARE_IN_ROOTFS*/
+#if (IFX_CONFIG_FLASH_SIZE == 1)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00020000\0"                                      \
+        "part2_begin=0x000A0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME       "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR       0x00020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE             0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME    "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0x000A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0x000F5FFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0x000F6000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x8000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0x000FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0x000FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0x000FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0x000FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0x000FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0x000FFFFF
+
+//2MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 2)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00020000\0"                                      \
+        "part2_begin=0x000A0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME       "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR       0x00020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE             0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME    "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0x000A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0x001F5FFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0x001F6000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x8000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0x001FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0x001FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0x001FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0x001FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0x001FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0x001FFFFF
+
+//4MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 4)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00020000\0"                                      \
+        "part2_begin=0x000A0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block7=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=8\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME           "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR           0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME        "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR        0x00020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE              0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME     "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME          "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR          0x000A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x003DFFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x003E0000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x003EFFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x003F0000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x003F0FFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x003F1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x003F1FFF
+  
+  #define IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME	      "calibration"
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_START_ADDR	      0x003F2000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_SIZE		          0x1000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_END_ADDR		      0x003F2FFF  
+
+  #define IFX_CFG_FLASH_END_ADDR                         0x003FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 8)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00020000\0"                                      \
+        "part2_begin=0x000A0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "data_block7=" IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME "\0"    \
+        "total_db=8\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME         "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR         0x00020000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x000A0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x007DFFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007E0000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007EFFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x007F0000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x007F0FFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x007F1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x1000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x007F1FFF
+  
+  #define IFX_CFG_FLASH_CALIBRATION_CFG_BLOCK_NAME	      "calibration"
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_START_ADDR	      0x007F2000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_SIZE		          0x1000
+	#define IFX_CFG_FLASH_CALIBRATION_CFG_END_ADDR		      0x007F2FFF  
+
+  #define IFX_CFG_FLASH_END_ADDR                          0x007FFFFF
+
+#else
+  #error "ERROR!! Define flash size first!"
+#endif
+
+#endif /*CONFIG_FIRMWARE_IN_ROOTFS*/
+
+
+#endif /*CONFIG_BOOT_FROM_SPI*/
+/* End of Board specific configurations
+ *-----------------------------------------------------------------------
+ */
+
+
+
+/***************************************************************************/
+/***************************************************************************/
+/***************NAND FLASH map starts here***********************************/
+/***************************************************************************/
+/***************************************************************************/
+
+#ifdef CONFIG_BOOT_FROM_NAND
+
+#ifdef CONFIG_NAND_FLASH_2M
+#define IFX_CONFIG_FLASH_SIZE 2
+#elif CONFIG_NAND_FLASH_4M
+#define IFX_CONFIG_FLASH_SIZE 4
+#elif CONFIG_NAND_FLASH_8M
+#define IFX_CONFIG_FLASH_SIZE 8
+#elif CONFIG_NAND_FLASH_128M
+#define IFX_CONFIG_FLASH_SIZE 128
+#elif CONFIG_NAND_FLASH_512M
+#define IFX_CONFIG_FLASH_SIZE 512
+#endif
+
+#ifndef IFX_CONFIG_FLASH_SIZE
+#define IFX_CONFIG_FLASH_SIZE 4
+#endif
+
+#ifdef CONFIG_FIRMWARE_IN_ROOTFS
+//2MB flash partition
+#if (IFX_CONFIG_FLASH_SIZE == 2)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0x00010000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0x001FADFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0x001FB200
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x4000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0x001FEDFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0x001FEE00
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0x001FFDFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0x001FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0x001FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0x001FFFFF
+
+//4MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 4)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=6\0"
+        
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME           "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR           0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME          "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR          0x00010000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x003EDFFF  
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x003FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x003FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x003FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x003FF3FF
+
+  #define IFX_CFG_FLASH_END_ADDR                          0x003FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 8)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x00010000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x007EDFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x007FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x007FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x007FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x007FF3FF
+
+ 
+  #define IFX_CFG_FLASH_END_ADDR                         0x007FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 128)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00040000\0"                                      \
+        "part2_begin=0x002C0000\0"                                      \
+        "part3_begin=0x07000000\0"                                      \
+        "part4_begin=0x07040000\0"                                      \
+        "part5_begin=0x07080000\0"                                      \
+        "total_part=6\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0x40000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x00040000
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0x0
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x002C0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0x06D40000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x7000000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x40000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x0703FFFF
+  #define IFX_CFG_FLASH_SYSTEM_CFG_MTDBLOCK_NAME          "/dev/mtdblock3"
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x7040000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x10000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x0704FFFF
+  #define IFX_CFG_FLASH_UBOOT_CFG_MTDBLOCK_NAME           "/dev/mtdblock4"
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x07080000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x40000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x070BFFFF
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_MTDBLOCK_NAME       "/dev/mtdblock5"
+
+  #define IFX_CFG_FLASH_END_ADDR                         0x07FFFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 512)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "total_part=2\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block4=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block5=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=6\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0x40000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x00040000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x007EDFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x007FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x007FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x007FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x007FF3FF
+
+  #define IFX_CFG_FLASH_END_ADDR                         0x007FFFFF
+
+
+#else
+  #error "ERROR!! Define flash size first!"
+#endif
+
+#else /*Not defined CONFIG_FIRMWARE_IN_ROOTFS*/
+//2MB flash partition
+#if (IFX_CONFIG_FLASH_SIZE == 2)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "part2_begin=0x00040000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO          \
+  "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"  \
+  "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0" \
+  "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0" \
+  "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0" \
+  "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"   \
+  "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"    \
+  "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"  \
+  "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME          "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR          0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME       "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR       0x00010000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE             0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME    "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME         "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR         0x00040000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME         "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR         0x001FADFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE               0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME           "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR           0x001FAE00
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                 0x4000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR             0x001FEDFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME            "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR            0x001FEE00
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                  0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR              0x001FFDFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME        "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR        0x001FFE00
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE              0x0200
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR          0x001FFFFF
+
+  #define IFX_CFG_FLASH_END_ADDR                        0x001FFFFF
+
+//4MB flash partition
+#elif (IFX_CONFIG_FLASH_SIZE == 4)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "part2_begin=0x00040000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME           "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR           0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME        "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR        0x00010000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE              0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME     "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME          "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR          0x00040000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME       "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x003EDFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x003EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x003FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x003FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x003FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x003FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x003FF3FF
+  
+  #define IFX_CFG_FLASH_END_ADDR                         0x003FFFFF
+
+#elif (IFX_CONFIG_FLASH_SIZE == 8)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00010000\0"                                      \
+        "part2_begin=0x00050000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME         "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR         0x00010000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x00050000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x007EDFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x007FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x1000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x007FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x007FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x007FF3FF
+  
+ 
+  #define IFX_CFG_FLASH_END_ADDR                          0x007FFFFF
+  
+#elif (IFX_CONFIG_FLASH_SIZE == 128)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00040000\0"                                      \
+        "part2_begin=0x000C0000\0"                                      \
+        "part3_begin=0x002C0000\0"                                      \
+        "part4_begin=0x07000000\0"                                      \
+        "part5_begin=0x07040000\0"                                      \
+        "part6_begin=0x07080000\0"                                      \
+        "total_part=7\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME         "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR         0x00040000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x000C0000
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x002C0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0x06D40000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock3"
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x07000000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x40000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x0703FFFF
+  #define IFX_CFG_FLASH_SYSTEM_CFG_MTDBLOCK_NAME          "/dev/mtdblock4"
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x07040000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x10000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x0704FFFF
+  #define IFX_CFG_FLASH_UBOOT_CFG_MTDBLOCK_NAME           "/dev/mtdblock5"
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x07080000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x40000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x070BFFFF
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_MTDBLOCK_NAME       "/dev/mtdblock6"
+
+  #define IFX_CFG_FLASH_END_ADDR                          0x07FFFFFF
+#elif (IFX_CONFIG_FLASH_SIZE == 512)
+#define IFX_CFG_FLASH_PARTITIONS_INFO                                   \
+        "part0_begin=0x00000000\0"                                      \
+        "part1_begin=0x00040000\0"                                      \
+        "part2_begin=0x000C0000\0"                                      \
+        "total_part=3\0"
+
+#define IFX_CFG_FLASH_DATA_BLOCKS_INFO                                  \
+        "data_block0=" IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME "\0"        \
+        "data_block1=" IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME "\0"     \
+        "data_block2=" IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME "\0"       \
+        "data_block3=" IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME "\0"       \
+        "data_block4=" IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME "\0"         \
+        "data_block5=" IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME "\0"          \
+        "data_block6=" IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME "\0"      \
+        "total_db=7\0"
+
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_BLOCK_NAME            "uboot"
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_START_ADDR            0x00000000
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_SIZE                  0
+  #define IFX_CFG_FLASH_UBOOT_IMAGE_MTDBLOCK_NAME         "/dev/mtdblock0"
+
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_BLOCK_NAME         "firmware"
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_START_ADDR         0x00040000
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_SIZE               0
+  #define IFX_CFG_FLASH_FIRMWARE_IMAGE_MTDBLOCK_NAME      "/dev/mtdblock1"
+
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_BLOCK_NAME           "rootfs"
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_START_ADDR           0x000C0000
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_SIZE                 0
+  #define IFX_CFG_FLASH_ROOTFS_IMAGE_MTDBLOCK_NAME        "/dev/mtdblock2"
+
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_BLOCK_NAME           "kernel"
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_START_ADDR           0x007EDFFF
+  #define IFX_CFG_FLASH_KERNEL_IMAGE_SIZE                 0
+
+  #define IFX_CFG_FLASH_SYSTEM_CFG_BLOCK_NAME             "sysconfig"
+  #define IFX_CFG_FLASH_SYSTEM_CFG_START_ADDR             0x007EE000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_SIZE                   0x10000
+  #define IFX_CFG_FLASH_SYSTEM_CFG_END_ADDR               0x007FDFFF
+
+  #define IFX_CFG_FLASH_UBOOT_CFG_BLOCK_NAME              "ubootconfig"
+  #define IFX_CFG_FLASH_UBOOT_CFG_START_ADDR              0x007FE000
+  #define IFX_CFG_FLASH_UBOOT_CFG_SIZE                    0x10000
+  #define IFX_CFG_FLASH_UBOOT_CFG_END_ADDR                0x007FEFFF
+
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_BLOCK_NAME          "fwdiag"
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_START_ADDR          0x007FF000
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_SIZE                0x400
+  #define IFX_CFG_FLASH_FIRMWARE_DIAG_END_ADDR            0x007FF3FF
+  
+ 
+  #define IFX_CFG_FLASH_END_ADDR                          0x007FFFFF
+
+
+
+#else
+  #error "ERROR!! Define flash size first!"
+#endif
+
+#endif /*CONFIG_FIRMWARE_IN_ROOTFS*/
+
+
+#endif /*CONFIG_BOOT_FROM_SPI*/
+
+
+/* End of Board specific configurations
+ *-----------------------------------------------------------------------
+ */
+
+/*************************************************************************/
+
