# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 5
attribute \top 1
attribute \src "dut.sv:1.1-15.10"
module \verilog_primitives
  attribute \src "dut.sv:2.13-2.16"
  wire input 1 \in1
  attribute \src "dut.sv:2.18-2.21"
  wire input 2 \in2
  attribute \src "dut.sv:2.23-2.26"
  wire input 3 \in3
  attribute \src "dut.sv:3.14-3.22"
  wire output 4 \out_buf0
  attribute \src "dut.sv:3.24-3.32"
  wire output 5 \out_buf1
  attribute \src "dut.sv:3.34-3.42"
  wire output 6 \out_buf2
  attribute \src "dut.sv:3.44-3.52"
  wire output 7 \out_buf3
  attribute \src "dut.sv:3.54-3.62"
  wire output 8 \out_buf4
  attribute \src "dut.sv:4.14-4.22"
  wire output 9 \out_not0
  attribute \src "dut.sv:4.24-4.32"
  wire output 10 \out_not1
  attribute \src "dut.sv:4.34-4.42"
  wire output 11 \out_not2
  attribute \src "dut.sv:5.14-5.22"
  wire output 12 \out_xnor
  wire $auto$primitives.cpp:246:import_gate$1
  attribute \src "dut.sv:11.5-11.47"
  cell $_NOT_ \u_not0_2
    connect \Y \out_not2
    connect \A \in1
  end
  cell $_XNOR_ $auto$primitives.cpp:247:import_gate$4
    connect \A $auto$primitives.cpp:246:import_gate$1
    connect \B \in3
    connect \Y \out_xnor
  end
  cell $_XNOR_ $auto$primitives.cpp:247:import_gate$2
    connect \A \in1
    connect \B \in2
    connect \Y $auto$primitives.cpp:246:import_gate$1
  end
  connect \out_not1 \out_not2
  connect \out_not0 \out_not2
  connect \out_buf4 \in2
  connect \out_buf3 \in2
  connect \out_buf2 \in2
  connect \out_buf1 \in2
  connect \out_buf0 \in1
end
