// Seed: 1257537306
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  integer id_6;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input tri id_2,
    input supply0 id_3,
    output tri1 id_4,
    output supply0 id_5,
    output uwire id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply0 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_4 = 1'h0;
  parameter id_12 = 1 ? 1'h0 : 1;
endmodule
