{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79243,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.00542457,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00756818,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00797051,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00567588,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00797051,
	"finish__timing__setup__tns": -0.254512,
	"finish__timing__setup__ws": -0.238264,
	"finish__clock__skew__setup": 0.305386,
	"finish__clock__skew__hold": 0.305386,
	"finish__timing__drv__max_slew_limit": -0.0857038,
	"finish__timing__drv__max_slew": 73,
	"finish__timing__drv__max_cap_limit": -0.0838621,
	"finish__timing__drv__max_cap": 4,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 2,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00855353,
	"finish__power__switching__total": 0.00810635,
	"finish__power__leakage__total": 3.168e-08,
	"finish__power__total": 0.0166599,
	"finish__design__io": 165,
	"finish__design__die__area": 163176,
	"finish__design__core__area": 160384,
	"finish__design__instance__count": 10214,
	"finish__design__instance__area": 88317.2,
	"finish__design__instance__count__stdcell": 10214,
	"finish__design__instance__area__stdcell": 88317.2,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.550662,
	"finish__design__instance__utilization__stdcell": 0.550662
}