WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500066 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000066 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250067 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250067 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 13349742 heartbeat IPC: 1.198 cumulative IPC: 0.7043 (Simulation time: 00 hr 01 min 27 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 26509835 heartbeat IPC: 0.7599 cumulative IPC: 0.7404 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 39378314 heartbeat IPC: 0.7771 cumulative IPC: 0.7546 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 52284295 heartbeat IPC: 0.7748 cumulative IPC: 0.7603 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 65012010 heartbeat IPC: 0.7857 cumulative IPC: 0.7658 (Simulation time: 00 hr 05 min 10 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 77814082 heartbeat IPC: 0.7811 cumulative IPC: 0.7685 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 91483108 heartbeat IPC: 0.7316 cumulative IPC: 0.7626 (Simulation time: 00 hr 07 min 02 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 104427688 heartbeat IPC: 0.7725 cumulative IPC: 0.7639 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv7.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 117367381 heartbeat IPC: 0.7728 cumulative IPC: 0.765 (Simulation time: 00 hr 08 min 53 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 130140670 heartbeat IPC: 0.7829 cumulative IPC: 0.7668 (Simulation time: 00 hr 09 min 49 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 130260555 cumulative IPC: 0.7677 (Simulation time: 00 hr 10 min 16 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 130260555 cumulative IPC: 0.7677 (Simulation time: 00 hr 10 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv7.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7677 instructions: 100000000 cycles: 130260555
CPU 0 Branch Prediction Accuracy: 80.09% MPKI: 37.18 Average ROB Occupancy at Mispredict: 5.06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.108
BRANCH_INDIRECT: 26.4
BRANCH_CONDITIONAL: 8.74
BRANCH_DIRECT_CALL: 0.0965
BRANCH_INDIRECT_CALL: 1.75
BRANCH_RETURN: 0.0999

L1D TOTAL        ACCESS:   30932809 HIT:   29412480 MISS:    1520329
L1D LOAD         ACCESS:   18456322 HIT:   17303469 MISS:    1152853
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   12467932 HIT:   12108909 MISS:     359023
L1D TRANSLATION  ACCESS:       8555 HIT:        102 MISS:       8453
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 15.76 cycles
L1I TOTAL        ACCESS:   13533882 HIT:    4674654 MISS:    8859228
L1I LOAD         ACCESS:   13533882 HIT:    4674654 MISS:    8859228
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 7.313 cycles
L2C TOTAL        ACCESS:    8120706 HIT:    7701770 MISS:     418936
L2C LOAD         ACCESS:    7580956 HIT:    7237938 MISS:     343018
L2C RFO          ACCESS:     150288 HIT:     107319 MISS:      42969
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     381012 HIT:     354906 MISS:      26106
L2C TRANSLATION  ACCESS:       8450 HIT:       1607 MISS:       6843
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 39.6 cycles
LLC TOTAL        ACCESS:     548357 HIT:     485075 MISS:      63282
LLC LOAD         ACCESS:     343018 HIT:     301858 MISS:      41160
LLC RFO          ACCESS:      42969 HIT:      32806 MISS:      10163
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     155527 HIT:     146145 MISS:       9382
LLC TRANSLATION  ACCESS:       6843 HIT:       4266 MISS:       2577
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 137.1 cycles
cpu0_DTLB TOTAL        ACCESS:   24362161 HIT:   23307839 MISS:    1054322
cpu0_DTLB LOAD         ACCESS:   24362161 HIT:   23307839 MISS:    1054322
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.686 cycles
cpu0_ITLB TOTAL        ACCESS:   11924883 HIT:    9682690 MISS:    2242193
cpu0_ITLB LOAD         ACCESS:   11924883 HIT:    9682690 MISS:    2242193
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.468 cycles
cpu0_STLB TOTAL        ACCESS:    1807115 HIT:    1799211 MISS:       7904
cpu0_STLB LOAD         ACCESS:    1807115 HIT:    1799211 MISS:       7904
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 108.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5746
  ROW_BUFFER_MISS:      48137
 AVG DBUS CONGESTED CYCLE: 3.875
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3178
  FULL:      17477
