

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Apr 25 16:37:30 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1009|     1009|  5.045 us|  5.045 us|  1010|  1010|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |     1007|     1007|         9|          1|          1|  1000|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1"   --->   Operation 12 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:10]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d_i, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %d_i"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %idx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %idx"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%store_ln14 = store i10 0, i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14]   --->   Operation 20 'store' 'store_ln14' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%store_ln14 = store i32 0, i32 %tmp" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14]   --->   Operation 21 'store' 'store_ln14' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14]   --->   Operation 22 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%icmp_ln14 = icmp_eq  i10 %i_1, i10 1000" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14]   --->   Operation 25 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.29> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.41ns)   --->   "%add_ln14 = add i10 %i_1, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14]   --->   Operation 27 'add' 'add_ln14' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc.split, void %for.end" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14]   --->   Operation 28 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.41ns)   --->   "%sub_ln15 = sub i10 999, i10 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 29 'sub' 'sub_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.02ns)   --->   "%store_ln14 = store i10 %add_ln14, i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14]   --->   Operation 30 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14]   --->   Operation 31 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%idx_addr = getelementptr i32 %idx, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 32 'getelementptr' 'idx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.66ns)   --->   "%idx_load = load i10 %idx_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 33 'load' 'idx_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i10 %sub_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 34 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%d_i_addr = getelementptr i32 %d_i, i64 0, i64 %zext_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 35 'getelementptr' 'd_i_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.66ns)   --->   "%d_i_load = load i10 %d_i_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 36 'load' 'd_i_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 37 [1/2] (2.66ns)   --->   "%idx_load = load i10 %idx_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 37 'load' 'idx_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 38 [1/2] (2.66ns)   --->   "%d_i_load = load i10 %d_i_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 38 'load' 'd_i_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 3.34>
ST_4 : Operation 39 [5/5] (3.34ns)   --->   "%mul_ln15 = mul i32 %d_i_load, i32 %idx_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 39 'mul' 'mul_ln15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 40 [4/5] (3.34ns)   --->   "%mul_ln15 = mul i32 %d_i_load, i32 %idx_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 40 'mul' 'mul_ln15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 41 [3/5] (3.34ns)   --->   "%mul_ln15 = mul i32 %d_i_load, i32 %idx_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 41 'mul' 'mul_ln15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 42 [2/5] (3.34ns)   --->   "%mul_ln15 = mul i32 %d_i_load, i32 %idx_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 42 'mul' 'mul_ln15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 43 [1/5] (3.34ns)   --->   "%mul_ln15 = mul i32 %d_i_load, i32 %idx_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 43 'mul' 'mul_ln15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_load3 = load i32 %tmp" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:20]   --->   Operation 49 'load' 'tmp_load3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln20 = ret i32 %tmp_load3" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:20]   --->   Operation 50 'ret' 'ret_ln20' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.81>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_load = load i32 %tmp" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 44 'load' 'tmp_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:11]   --->   Operation 45 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (1.78ns)   --->   "%tmp_1 = add i32 %mul_ln15, i32 %tmp_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15]   --->   Operation 46 'add' 'tmp_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 47 [1/1] (1.02ns)   --->   "%store_ln14 = store i32 %tmp_1, i32 %tmp" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14]   --->   Operation 47 'store' 'store_ln14' <Predicate = true> <Delay = 1.02>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14]   --->   Operation 48 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.44ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln14', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14) [19]  (1.42 ns)
	'store' operation ('store_ln14', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14) of variable 'add_ln14', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14 on local variable 'i' [33]  (1.03 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('idx_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15) [25]  (0 ns)
	'load' operation ('idx_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15) on array 'idx' [26]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('idx_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15) on array 'idx' [26]  (2.66 ns)

 <State 4>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15) [31]  (3.35 ns)

 <State 5>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15) [31]  (3.35 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15) [31]  (3.35 ns)

 <State 7>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15) [31]  (3.35 ns)

 <State 8>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15) [31]  (3.35 ns)

 <State 9>: 2.81ns
The critical path consists of the following:
	'load' operation ('tmp_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15) on local variable 'tmp' [22]  (0 ns)
	'add' operation ('tmp', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15) [32]  (1.78 ns)
	'store' operation ('store_ln14', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:14) of variable 'tmp', ../../../../Documents/LAP_hls_benchmarks/Vitis/fir/src/fir.cpp:15 on local variable 'tmp' [34]  (1.03 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
