

================================================================
== Vitis HLS Report for 'convolution1_hls_Pipeline_VITIS_LOOP_36_6'
================================================================
* Date:           Fri Dec 13 17:10:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_6  |        7|        7|         3|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      46|      69|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_96_p2          |         +|   0|  0|  10|           3|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln36_fu_90_p2         |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  24|           8|           7|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |BIAS_blk_n_R             |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_co_1    |   9|          2|    3|          6|
    |co_fu_50                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |BIAS_addr_read_reg_142            |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |co_1_reg_133                      |   3|   0|    3|          0|
    |co_1_reg_133_pp0_iter1_reg        |   3|   0|    3|          0|
    |co_fu_50                          |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  46|   0|   46|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_36_6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_36_6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_36_6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_36_6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_36_6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_36_6|  return value|
|m_axi_BIAS_AWVALID   |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWREADY   |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWADDR    |  out|   64|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWID      |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWLEN     |  out|   32|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWSIZE    |  out|    3|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWBURST   |  out|    2|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWLOCK    |  out|    2|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWCACHE   |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWPROT    |  out|    3|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWQOS     |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWREGION  |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_AWUSER    |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WVALID    |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WREADY    |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WDATA     |  out|   32|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WSTRB     |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WLAST     |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WID       |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_WUSER     |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARVALID   |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARREADY   |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARADDR    |  out|   64|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARID      |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARLEN     |  out|   32|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARSIZE    |  out|    3|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARBURST   |  out|    2|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARLOCK    |  out|    2|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARCACHE   |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARPROT    |  out|    3|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARQOS     |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARREGION  |  out|    4|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_ARUSER    |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RVALID    |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RREADY    |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RDATA     |   in|   32|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RLAST     |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RID       |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RFIFONUM  |   in|    9|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RUSER     |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_RRESP     |   in|    2|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_BVALID    |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_BREADY    |  out|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_BRESP     |   in|    2|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_BID       |   in|    1|       m_axi|                                       BIAS|       pointer|
|m_axi_BIAS_BUSER     |   in|    1|       m_axi|                                       BIAS|       pointer|
|sext_ln36            |   in|   62|     ap_none|                                  sext_ln36|        scalar|
|local_bias_address0  |  out|    3|   ap_memory|                                 local_bias|         array|
|local_bias_ce0       |  out|    1|   ap_memory|                                 local_bias|         array|
|local_bias_we0       |  out|    1|   ap_memory|                                 local_bias|         array|
|local_bias_d0        |  out|   32|   ap_memory|                                 local_bias|         array|
+---------------------+-----+-----+------------+-------------------------------------------+--------------+

