Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Jan 27 10:26:35 2024
| Host         : DESKTOP-D6TK5DM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
SYNTH-11   Warning   DSP output not registered                   16          
TIMING-18  Warning   Missing input or output delay               103         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (78)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (78)
-------------------------------
 There are 78 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.148        0.000                      0                 5738        0.051        0.000                      0                 5738        7.500        0.000                       0                   393  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 8.000}      16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.148        0.000                      0                 5738        0.051        0.000                      0                 5738        7.500        0.000                       0                   393  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 INPUT_bram/memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[1].fir_section/reg_s1/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        15.366ns  (logic 2.454ns (15.970%)  route 12.912ns (84.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 20.603 - 16.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.145    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.787     5.033    INPUT_bram/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  INPUT_bram/memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.487 r  INPUT_bram/memory_reg_1/DOBDO[6]
                         net (fo=72, routed)         12.912    20.400    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[1].fir_section/data_out[15]
    DSP48_X4Y20          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[1].fir_section/reg_s1/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    N20                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.806    16.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.812    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.699    20.603    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[1].fir_section/clk_IBUF_BUFG
    DSP48_X4Y20          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[1].fir_section/reg_s1/CLK
                         clock pessimism              0.342    20.945    
                         clock uncertainty           -0.035    20.909    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    20.547    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[1].fir_section/reg_s1
  -------------------------------------------------------------------
                         required time                         20.547    
                         arrival time                         -20.400    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 INPUT_bram/memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[1].fir_section/reg_s1__0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        15.177ns  (logic 2.454ns (16.169%)  route 12.723ns (83.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 20.602 - 16.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.145    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.787     5.033    INPUT_bram/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  INPUT_bram/memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.487 r  INPUT_bram/memory_reg_1/DOBDO[6]
                         net (fo=72, routed)         12.723    20.210    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[1].fir_section/data_out[15]
    DSP48_X4Y21          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[1].fir_section/reg_s1__0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    N20                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.806    16.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.812    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.698    20.602    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[1].fir_section/clk_IBUF_BUFG
    DSP48_X4Y21          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[1].fir_section/reg_s1__0/CLK
                         clock pessimism              0.342    20.944    
                         clock uncertainty           -0.035    20.908    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    20.546    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[1].fir_section/reg_s1__0
  -------------------------------------------------------------------
                         required time                         20.546    
                         arrival time                         -20.210    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 INPUT_bram/memory_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        15.092ns  (logic 2.454ns (16.260%)  route 12.638ns (83.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 20.587 - 16.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.145    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.793     5.039    INPUT_bram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  INPUT_bram/memory_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.493 r  INPUT_bram/memory_reg_2/DOBDO[5]
                         net (fo=504, routed)        12.638    20.131    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/data_out[23]
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    N20                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.806    16.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.812    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.683    20.587    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/clk_IBUF_BUFG
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/CLK
                         clock pessimism              0.342    20.929    
                         clock uncertainty           -0.035    20.893    
    DSP48_X4Y29          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362    20.531    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1
  -------------------------------------------------------------------
                         required time                         20.531    
                         arrival time                         -20.131    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 INPUT_bram/memory_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        15.052ns  (logic 2.454ns (16.304%)  route 12.598ns (83.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 20.587 - 16.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.145    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.793     5.039    INPUT_bram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  INPUT_bram/memory_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.493 r  INPUT_bram/memory_reg_2/DOBDO[5]
                         net (fo=504, routed)        12.598    20.091    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/data_out[23]
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    N20                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.806    16.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.812    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.683    20.587    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/clk_IBUF_BUFG
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/CLK
                         clock pessimism              0.342    20.929    
                         clock uncertainty           -0.035    20.893    
    DSP48_X4Y29          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    20.531    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1
  -------------------------------------------------------------------
                         required time                         20.531    
                         arrival time                         -20.091    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 INPUT_bram/memory_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        15.052ns  (logic 2.454ns (16.304%)  route 12.598ns (83.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 20.587 - 16.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.145    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.793     5.039    INPUT_bram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  INPUT_bram/memory_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.493 r  INPUT_bram/memory_reg_2/DOBDO[5]
                         net (fo=504, routed)        12.598    20.091    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/data_out[23]
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    N20                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.806    16.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.812    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.683    20.587    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/clk_IBUF_BUFG
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/CLK
                         clock pessimism              0.342    20.929    
                         clock uncertainty           -0.035    20.893    
    DSP48_X4Y29          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    20.531    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1
  -------------------------------------------------------------------
                         required time                         20.531    
                         arrival time                         -20.091    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 INPUT_bram/memory_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        14.902ns  (logic 2.454ns (16.467%)  route 12.448ns (83.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 20.587 - 16.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.145    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.793     5.039    INPUT_bram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  INPUT_bram/memory_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.493 r  INPUT_bram/memory_reg_2/DOBDO[5]
                         net (fo=504, routed)        12.448    19.942    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/data_out[23]
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    N20                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.806    16.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.812    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.683    20.587    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/clk_IBUF_BUFG
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/CLK
                         clock pessimism              0.342    20.929    
                         clock uncertainty           -0.035    20.893    
    DSP48_X4Y29          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362    20.531    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1
  -------------------------------------------------------------------
                         required time                         20.531    
                         arrival time                         -19.942    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 INPUT_bram/memory_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        14.902ns  (logic 2.454ns (16.467%)  route 12.448ns (83.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 20.587 - 16.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.145    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.793     5.039    INPUT_bram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  INPUT_bram/memory_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.493 r  INPUT_bram/memory_reg_2/DOBDO[5]
                         net (fo=504, routed)        12.448    19.942    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/data_out[23]
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    N20                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.806    16.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.812    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.683    20.587    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/clk_IBUF_BUFG
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/CLK
                         clock pessimism              0.342    20.929    
                         clock uncertainty           -0.035    20.893    
    DSP48_X4Y29          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362    20.531    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1
  -------------------------------------------------------------------
                         required time                         20.531    
                         arrival time                         -19.942    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 INPUT_bram/memory_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        14.902ns  (logic 2.454ns (16.467%)  route 12.448ns (83.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 20.587 - 16.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.145    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.793     5.039    INPUT_bram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  INPUT_bram/memory_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.493 r  INPUT_bram/memory_reg_2/DOBDO[5]
                         net (fo=504, routed)        12.448    19.942    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/data_out[23]
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    N20                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.806    16.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.812    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.683    20.587    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/clk_IBUF_BUFG
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/CLK
                         clock pessimism              0.342    20.929    
                         clock uncertainty           -0.035    20.893    
    DSP48_X4Y29          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362    20.531    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1
  -------------------------------------------------------------------
                         required time                         20.531    
                         arrival time                         -19.942    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 INPUT_bram/memory_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        14.867ns  (logic 2.454ns (16.506%)  route 12.413ns (83.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 20.587 - 16.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.145    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.793     5.039    INPUT_bram/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  INPUT_bram/memory_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.493 r  INPUT_bram/memory_reg_2/DOBDO[5]
                         net (fo=504, routed)        12.413    19.906    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/data_out[23]
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    N20                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.806    16.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.812    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.683    20.587    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/clk_IBUF_BUFG
    DSP48_X4Y29          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1/CLK
                         clock pessimism              0.342    20.929    
                         clock uncertainty           -0.035    20.893    
    DSP48_X4Y29          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362    20.531    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/other_sections[5].fir_section/reg_s1
  -------------------------------------------------------------------
                         required time                         20.531    
                         arrival time                         -19.906    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 INPUT_bram/memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/second_module/first_section/reg_s1__0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk rise@16.000ns - clk rise@0.000ns)
  Data Path Delay:        14.832ns  (logic 2.454ns (16.545%)  route 12.378ns (83.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 20.597 - 16.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.145    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.787     5.033    INPUT_bram/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  INPUT_bram/memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.487 r  INPUT_bram/memory_reg_1/DOBDO[6]
                         net (fo=72, routed)         12.378    19.865    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/first_section/data_out[15]
    DSP48_X3Y23          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/first_section/reg_s1__0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.000    16.000 r  
    N20                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.806    16.806 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    18.812    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.694    20.598    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/first_section/clk_IBUF_BUFG
    DSP48_X3Y23          DSP48E1                                      r  pair_and_spare_FIR/replication_of_fir[0].replication/second_module/first_section/reg_s1__0/CLK
                         clock pessimism              0.342    20.940    
                         clock uncertainty           -0.035    20.904    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    20.542    pair_and_spare_FIR/replication_of_fir[0].replication/second_module/first_section/reg_s1__0
  -------------------------------------------------------------------
                         required time                         20.542    
                         arrival time                         -19.865    
  -------------------------------------------------------------------
                         slack                                  0.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.880%)  route 0.331ns (70.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.843    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.606     1.474    pair_and_spare_FIR/replication_of_fir[0].replication/first_module/clk_IBUF_BUFG
    SLICE_X93Y94         FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[16]/Q
                         net (fo=2, routed)           0.331     1.946    pair_and_spare_FIR/replication_of_fir[0].replication/first_data_o_s[16]
    SLICE_X91Y104        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.088    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.962     2.079    pair_and_spare_FIR/replication_of_fir[0].replication/clk_IBUF_BUFG
    SLICE_X91Y104        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[16]/C
                         clock pessimism             -0.254     1.826    
    SLICE_X91Y104        FDRE (Hold_fdre_C_D)         0.070     1.896    pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.236%)  route 0.325ns (69.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.843    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.606     1.474    pair_and_spare_FIR/replication_of_fir[0].replication/first_module/clk_IBUF_BUFG
    SLICE_X93Y94         FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[22]/Q
                         net (fo=2, routed)           0.325     1.941    pair_and_spare_FIR/replication_of_fir[0].replication/first_data_o_s[22]
    SLICE_X90Y103        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.088    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.962     2.079    pair_and_spare_FIR/replication_of_fir[0].replication/clk_IBUF_BUFG
    SLICE_X90Y103        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[22]/C
                         clock pessimism             -0.254     1.826    
    SLICE_X90Y103        FDRE (Hold_fdre_C_D)         0.052     1.878    pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.448%)  route 0.326ns (66.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.843    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.605     1.473    pair_and_spare_FIR/replication_of_fir[0].replication/first_module/clk_IBUF_BUFG
    SLICE_X92Y92         FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[5]/Q
                         net (fo=2, routed)           0.326     1.964    pair_and_spare_FIR/replication_of_fir[0].replication/first_data_o_s[5]
    SLICE_X90Y103        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.088    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.962     2.079    pair_and_spare_FIR/replication_of_fir[0].replication/clk_IBUF_BUFG
    SLICE_X90Y103        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[5]/C
                         clock pessimism             -0.254     1.826    
    SLICE_X90Y103        FDRE (Hold_fdre_C_D)         0.063     1.889    pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.596%)  route 0.324ns (66.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.843    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.605     1.473    pair_and_spare_FIR/replication_of_fir[0].replication/first_module/clk_IBUF_BUFG
    SLICE_X92Y91         FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[18]/Q
                         net (fo=2, routed)           0.324     1.962    pair_and_spare_FIR/replication_of_fir[0].replication/first_data_o_s[18]
    SLICE_X90Y101        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.088    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.963     2.080    pair_and_spare_FIR/replication_of_fir[0].replication/clk_IBUF_BUFG
    SLICE_X90Y101        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[18]/C
                         clock pessimism             -0.254     1.827    
    SLICE_X90Y101        FDRE (Hold_fdre_C_D)         0.059     1.886    pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.561%)  route 0.340ns (67.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.843    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.605     1.473    pair_and_spare_FIR/replication_of_fir[0].replication/first_module/clk_IBUF_BUFG
    SLICE_X92Y92         FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[7]/Q
                         net (fo=2, routed)           0.340     1.977    pair_and_spare_FIR/replication_of_fir[0].replication/first_data_o_s[7]
    SLICE_X91Y102        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.088    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.963     2.080    pair_and_spare_FIR/replication_of_fir[0].replication/clk_IBUF_BUFG
    SLICE_X91Y102        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[7]/C
                         clock pessimism             -0.254     1.827    
    SLICE_X91Y102        FDRE (Hold_fdre_C_D)         0.070     1.897    pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.613%)  route 0.352ns (71.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.843    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.605     1.473    pair_and_spare_FIR/replication_of_fir[0].replication/first_module/clk_IBUF_BUFG
    SLICE_X93Y90         FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y90         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[0]/Q
                         net (fo=2, routed)           0.352     1.966    pair_and_spare_FIR/replication_of_fir[0].replication/first_data_o_s[0]
    SLICE_X90Y103        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.088    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.962     2.079    pair_and_spare_FIR/replication_of_fir[0].replication/clk_IBUF_BUFG
    SLICE_X90Y103        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[0]/C
                         clock pessimism             -0.254     1.826    
    SLICE_X90Y103        FDRE (Hold_fdre_C_D)         0.059     1.885    pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.556%)  route 0.340ns (67.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.843    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.606     1.474    pair_and_spare_FIR/replication_of_fir[0].replication/first_module/clk_IBUF_BUFG
    SLICE_X92Y94         FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pair_and_spare_FIR/replication_of_fir[0].replication/first_module/data_o_reg[15]/Q
                         net (fo=2, routed)           0.340     1.978    pair_and_spare_FIR/replication_of_fir[0].replication/first_data_o_s[15]
    SLICE_X91Y104        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.088    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.962     2.079    pair_and_spare_FIR/replication_of_fir[0].replication/clk_IBUF_BUFG
    SLICE_X91Y104        FDRE                                         r  pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[15]/C
                         clock pessimism             -0.254     1.826    
    SLICE_X91Y104        FDRE (Hold_fdre_C_D)         0.066     1.892    pair_and_spare_FIR/replication_of_fir[0].replication/data_out_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 address_input_bram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            INPUT_bram/memory_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.666%)  route 0.166ns (50.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.843    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.592     1.460    clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  address_input_bram_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164     1.624 r  address_input_bram_reg[4]/Q
                         net (fo=4, routed)           0.166     1.791    INPUT_bram/O84[4]
    RAMB36_X0Y6          RAMB36E1                                     r  INPUT_bram/memory_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.088    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.898     2.016    INPUT_bram/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  INPUT_bram/memory_reg_1/CLKBWRCLK
                         clock pessimism             -0.502     1.514    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.697    INPUT_bram/memory_reg_1
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 address_output_bram_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            OUTPUT_bram/memory_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.072%)  route 0.177ns (51.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.843    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.651     1.520    clk_IBUF_BUFG
    SLICE_X54Y118        FDRE                                         r  address_output_bram_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  address_output_bram_reg[3]/Q
                         net (fo=5, routed)           0.177     1.861    OUTPUT_bram/out[3]
    RAMB36_X3Y23         RAMB36E1                                     r  OUTPUT_bram/memory_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.088    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.964     2.082    OUTPUT_bram/clk_IBUF_BUFG
    RAMB36_X3Y23         RAMB36E1                                     r  OUTPUT_bram/memory_reg_2/CLKARDCLK
                         clock pessimism             -0.505     1.576    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.759    OUTPUT_bram/memory_reg_2
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pair_and_spare_FIR/data_outt_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            OUTPUT_bram/memory_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.966%)  route 0.171ns (51.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.843    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.655     1.524    pair_and_spare_FIR/clk_IBUF_BUFG
    SLICE_X58Y113        FDRE                                         r  pair_and_spare_FIR/data_outt_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.164     1.688 r  pair_and_spare_FIR/data_outt_s_reg[5]/Q
                         net (fo=1, routed)           0.171     1.859    OUTPUT_bram/Q[5]
    RAMB36_X3Y22         RAMB36E1                                     r  OUTPUT_bram/memory_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N20                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.088    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.117 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.968     2.086    OUTPUT_bram/clk_IBUF_BUFG
    RAMB36_X3Y22         RAMB36E1                                     r  OUTPUT_bram/memory_reg_0/CLKARDCLK
                         clock pessimism             -0.486     1.599    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.754    OUTPUT_bram/memory_reg_0
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.000      13.056     RAMB36_X0Y5   INPUT_bram/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.000      13.056     RAMB36_X0Y6   INPUT_bram/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.000      13.056     RAMB36_X0Y7   INPUT_bram/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.000      13.056     RAMB36_X3Y22  OUTPUT_bram/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.000      13.056     RAMB36_X3Y21  OUTPUT_bram/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.000      13.056     RAMB36_X3Y23  OUTPUT_bram/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X0Y5   INPUT_bram/memory_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X0Y6   INPUT_bram/memory_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X0Y7   INPUT_bram/memory_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X3Y22  OUTPUT_bram/memory_reg_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y33   address_input_bram_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y33   address_input_bram_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y35   address_input_bram_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y35   address_input_bram_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y35   address_input_bram_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y35   address_input_bram_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y33   address_input_bram_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y33   address_input_bram_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y33   address_input_bram_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y33   address_input_bram_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y33   address_input_bram_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y33   address_input_bram_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y35   address_input_bram_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y35   address_input_bram_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y35   address_input_bram_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y35   address_input_bram_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y33   address_input_bram_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y33   address_input_bram_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y33   address_input_bram_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X8Y33   address_input_bram_reg[2]/C



