Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec  9 13:34:47 2023
| Host         : Abdullah-Champaign-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Final_Top_Level_timing_summary_routed.rpt -pb Final_Top_Level_timing_summary_routed.pb -rpx Final_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Final_Top_Level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                             1           
LUTAR-1    Warning           LUT drives async reset alert                            4           
TIMING-9   Warning           Unknown CDC Logic                                       1           
TIMING-18  Warning           Missing input or output delay                           9           
TIMING-20  Warning           Non-clocked latch                                       229         
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           
LATCH-1    Advisory          Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2832)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (230)
5. checking no_input_delay (4)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (2)

1. checking no_clock (2832)
---------------------------
 There are 192 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_awaddr_reg[10]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_awaddr_reg[11]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_awaddr_reg[2]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_awaddr_reg[3]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_awaddr_reg[4]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_awready_reg/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wready_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/game/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/game/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/game/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/game/state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/game/write_state_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/hc_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mb_block_i/GameIP_0/inst/vga/vc_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_WVALID_i_reg/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[7]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (230)
--------------------------------------------------
 There are 230 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (2)
----------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.502        0.000                      0                 9275        0.035        0.000                      0                 9275        3.000        0.000                       0                  3507  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
clk_100                                                     {0.000 5.000}        10.000          100.000         
  clk_out1_microblaze_clk_wiz_1_1_1                         {0.000 5.000}        10.000          100.000         
    clk_out1_clk_wiz_0_1                                    {0.000 20.000}       40.000          25.000          
    clk_out2_clk_wiz_0_1                                    {0.000 4.000}        8.000           125.000         
    clk_out3_clk_wiz_0_1                                    {0.000 50.000}       100.000         10.000          
    clkfbout_clk_wiz_0_1                                    {0.000 5.000}        10.000          100.000         
  clkfbout_microblaze_clk_wiz_1_1_1                         {0.000 5.000}        10.000          100.000         
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_microblaze_clk_wiz_1_1_1                               1.500        0.000                      0                 8630        0.035        0.000                      0                 8630        3.000        0.000                       0                  3024  
    clk_out1_clk_wiz_0_1                                         27.605        0.000                      0                  181        0.139        0.000                      0                  181       19.020        0.000                       0                   151  
    clk_out2_clk_wiz_0_1                                                                                                                                                                                      5.845        0.000                       0                    10  
    clk_out3_clk_wiz_0_1                                         92.754        0.000                      0                   76        0.097        0.000                      0                   76       49.500        0.000                       0                    40  
    clkfbout_clk_wiz_0_1                                                                                                                                                                                      7.845        0.000                       0                     3  
  clkfbout_microblaze_clk_wiz_1_1_1                                                                                                                                                                           7.845        0.000                       0                     3  
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.581        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   234  
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.946        0.000                      0                   47        0.280        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1               clk_out1_microblaze_clk_wiz_1_1_1        3.798        0.000                      0                    9        0.342        0.000                      0                    9  
clk_out1_microblaze_clk_wiz_1_1_1  clk_out1_clk_wiz_0_1                     0.502        0.000                      0                   20        0.649        0.000                      0                   20  
clk_out3_clk_wiz_0_1               clk_out1_clk_wiz_0_1                     0.819        0.000                      0                   11        1.565        0.000                      0                   11  
clk_out1_microblaze_clk_wiz_1_1_1  clk_out3_clk_wiz_0_1                     2.728        0.000                      0                   76        0.204        0.000                      0                   76  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out1_microblaze_clk_wiz_1_1_1  clk_out1_clk_wiz_0_1                     2.591        0.000                      0                   64        1.869        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_microblaze_clk_wiz_1_1_1                           
(none)                                                      clk_out1_microblaze_clk_wiz_1_1_1                           clk_out1_microblaze_clk_wiz_1_1_1                           
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_microblaze_clk_wiz_1_1_1                           
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_microblaze_clk_wiz_1_1_1                           
(none)                                                                                                                  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_microblaze_clk_wiz_1_1_1                           mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_microblaze_clk_wiz_1_1_1                           mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                                                                                                   
(none)                             clk_out1_clk_wiz_0_1                                                  
(none)                             clk_out1_microblaze_clk_wiz_1_1_1                                     
(none)                             clk_out2_clk_wiz_0_1                                                  
(none)                             clk_out3_clk_wiz_0_1                                                  
(none)                             clkfbout_clk_wiz_0_1                                                  
(none)                             clkfbout_microblaze_clk_wiz_1_1_1                                     
(none)                                                                clk_out1_clk_wiz_0_1               
(none)                                                                clk_out1_microblaze_clk_wiz_1_1_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 0.456ns (5.856%)  route 7.331ns (94.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.566    -0.963    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X41Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=430, routed)         7.331     6.824    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/sync_reset
    SLICE_X8Y32          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.442     8.431    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y32          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[11]/C
                         clock pessimism              0.490     8.921    
                         clock uncertainty           -0.074     8.848    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.524     8.324    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[11]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 0.580ns (6.952%)  route 7.764ns (93.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.566    -0.963    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X41Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=430, routed)         7.764     7.257    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/sync_reset
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     7.381 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i_i_1/O
                         net (fo=1, routed)           0.000     7.381    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.509     8.498    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X3Y31          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i_reg/C
                         clock pessimism              0.490     8.988    
                         clock uncertainty           -0.074     8.915    
    SLICE_X3Y31          FDRE (Setup_fdre_C_D)        0.029     8.944    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i_reg
  -------------------------------------------------------------------
                         required time                          8.944    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 0.580ns (7.073%)  route 7.620ns (92.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.566    -0.963    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X41Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=430, routed)         7.620     7.114    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/sync_reset
    SLICE_X3Y33          LUT5 (Prop_lut5_I0_O)        0.124     7.238 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_i_1/O
                         net (fo=1, routed)           0.000     7.238    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.512     8.501    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X3Y33          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_reg/C
                         clock pessimism              0.490     8.991    
                         clock uncertainty           -0.074     8.918    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.029     8.947    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_reg
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 0.456ns (6.033%)  route 7.102ns (93.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.566    -0.963    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X41Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=430, routed)         7.102     6.596    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/sync_reset
    SLICE_X8Y36          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.445     8.434    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y36          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
                         clock pessimism              0.490     8.924    
                         clock uncertainty           -0.074     8.851    
    SLICE_X8Y36          FDRE (Setup_fdre_C_R)       -0.524     8.327    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 1.737ns (23.288%)  route 5.722ns (76.712%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.564    -0.965    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X47Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.546 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           1.251     0.705    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[26]
    SLICE_X48Y32         LUT6 (Prop_lut6_I5_O)        0.296     1.001 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.001    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.551 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.551    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.665 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.665    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.779 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.891     2.671    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/ifetch_carry2
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     2.795 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=10, routed)          0.758     3.552    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.120     3.672 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__0/O
                         net (fo=10, routed)          2.822     6.494    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.486     8.475    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.965    
                         clock uncertainty           -0.074     8.891    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646     8.245    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 2.449ns (32.405%)  route 5.108ns (67.595%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.555    -0.974    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X35Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.275     0.757    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     0.881 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.881    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.431 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.431    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.545 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.545    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.659    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.773    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.887    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.001    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.115 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.115    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.444 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=8, routed)           0.981     3.425    mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[1]
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.306     3.731 r  mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[0]_INST_0/O
                         net (fo=8, routed)           2.853     6.584    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y12         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.480     8.469    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.482     8.951    
                         clock uncertainty           -0.074     8.878    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.346    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.631ns  (logic 1.741ns (22.815%)  route 5.890ns (77.185%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.564    -0.965    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X47Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.546 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           1.251     0.705    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[26]
    SLICE_X48Y32         LUT6 (Prop_lut6_I5_O)        0.296     1.001 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.001    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.551 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.551    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.665 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.665    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.779 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.891     2.671    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/ifetch_carry2
    SLICE_X49Y39         LUT6 (Prop_lut6_I3_O)        0.124     2.795 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=10, routed)          0.449     3.244    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X49Y41         LUT2 (Prop_lut2_I1_O)        0.124     3.368 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=10, routed)          3.299     6.667    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.490     8.479    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.490     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.452    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 2.950ns (36.785%)  route 5.070ns (63.215%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.595    -0.933    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.521 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.452     3.972    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Data_Read[19]
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.096 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_1__110/O
                         net (fo=2, routed)           0.457     4.554    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_1[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.124     4.678 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__109/O
                         net (fo=1, routed)           0.695     5.372    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X32Y29         LUT5 (Prop_lut5_I2_O)        0.124     5.496 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.466     6.962    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.086 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.086    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X49Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.443     8.432    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X49Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.482     8.914    
                         clock uncertainty           -0.074     8.841    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.031     8.872    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 2.980ns (37.021%)  route 5.070ns (62.979%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.595    -0.933    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.521 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.452     3.972    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Data_Read[19]
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.096 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_1__110/O
                         net (fo=2, routed)           0.457     4.554    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_1[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.124     4.678 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__109/O
                         net (fo=1, routed)           0.695     5.372    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X32Y29         LUT5 (Prop_lut5_I2_O)        0.124     5.496 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.466     6.962    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X49Y32         LUT5 (Prop_lut5_I1_O)        0.154     7.116 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     7.116    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/op1_Reg
    SLICE_X49Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.443     8.432    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X49Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                         clock pessimism              0.482     8.914    
                         clock uncertainty           -0.074     8.841    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)        0.075     8.916    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 2.950ns (36.348%)  route 5.166ns (63.652%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.613    -0.916    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.538 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=1, routed)           2.521     4.059    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[4]
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.183 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__10/O
                         net (fo=1, routed)           0.584     4.766    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__10_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.890 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__45/O
                         net (fo=1, routed)           0.489     5.380    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[26].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.124     5.504 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[26].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.572     7.076    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X50Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.200 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.200    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X50Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.441     8.430    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X50Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.919    
    SLICE_X50Y30         FDRE (Setup_fdre_C_D)        0.081     9.000    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                  1.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.569%)  route 0.225ns (61.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.561    -0.638    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X41Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31]/Q
                         net (fo=1, routed)           0.225    -0.273    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[31]
    SLICE_X35Y36         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.826    -0.881    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y36         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism              0.503    -0.378    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.071    -0.307    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.772%)  route 0.232ns (62.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.559    -0.640    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X41Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[21]/Q
                         net (fo=1, routed)           0.232    -0.267    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[21]
    SLICE_X30Y34         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.826    -0.881    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y34         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism              0.503    -0.378    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.076    -0.302    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.183ns (43.484%)  route 0.238ns (56.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.562    -0.637    mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X39Y50         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=4, routed)           0.238    -0.258    mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt[5]
    SLICE_X39Y49         LUT4 (Prop_lut4_I3_O)        0.042    -0.216 r  mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.833    -0.874    mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X39Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.508    -0.366    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.107    -0.259    mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.546%)  route 0.235ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.557    -0.642    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X41Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_AWADDR_reg[10]/Q
                         net (fo=1, routed)           0.235    -0.267    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[10]
    SLICE_X31Y32         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.824    -0.883    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y32         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[11]/C
                         clock pessimism              0.503    -0.380    
    SLICE_X31Y32         FDRE (Hold_fdre_C_D)         0.070    -0.310    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.559    -0.640    mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y36         FDRE                                         r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=154, routed)         0.229    -0.270    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/A0
    SLICE_X30Y36         RAMD32                                       r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.827    -0.880    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/WCLK
    SLICE_X30Y36         RAMD32                                       r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/DP/CLK
                         clock pessimism              0.253    -0.627    
    SLICE_X30Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.317    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/DP
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.559    -0.640    mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y36         FDRE                                         r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=154, routed)         0.229    -0.270    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/A0
    SLICE_X30Y36         RAMD32                                       r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.827    -0.880    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/WCLK
    SLICE_X30Y36         RAMD32                                       r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/SP/CLK
                         clock pessimism              0.253    -0.627    
    SLICE_X30Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.317    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/SP
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_21_21/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.559    -0.640    mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y36         FDRE                                         r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=154, routed)         0.229    -0.270    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_21_21/A0
    SLICE_X30Y36         RAMD32                                       r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_21_21/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.827    -0.880    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_21_21/WCLK
    SLICE_X30Y36         RAMD32                                       r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_21_21/DP/CLK
                         clock pessimism              0.253    -0.627    
    SLICE_X30Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.317    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_21_21/DP
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_21_21/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.559    -0.640    mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y36         FDRE                                         r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=154, routed)         0.229    -0.270    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_21_21/A0
    SLICE_X30Y36         RAMD32                                       r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_21_21/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.827    -0.880    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_21_21/WCLK
    SLICE_X30Y36         RAMD32                                       r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.253    -0.627    
    SLICE_X30Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.317    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.559    -0.640    mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y36         FDRE                                         r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=154, routed)         0.229    -0.270    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/A0
    SLICE_X30Y36         RAMD32                                       r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.827    -0.880    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/WCLK
    SLICE_X30Y36         RAMD32                                       r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/DP/CLK
                         clock pessimism              0.253    -0.627    
    SLICE_X30Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.317    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/DP
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.559    -0.640    mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y36         FDRE                                         r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=154, routed)         0.229    -0.270    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/A0
    SLICE_X30Y36         RAMD32                                       r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.827    -0.880    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/WCLK
    SLICE_X30Y36         RAMD32                                       r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/SP/CLK
                         clock pessimism              0.253    -0.627    
    SLICE_X30Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.317    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/SP
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_microblaze_clk_wiz_1_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.605ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.207ns  (logic 2.738ns (22.430%)  route 9.469ns (77.570%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.761     1.386    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y55          LUT2 (Prop_lut2_I1_O)        0.119     1.505 f  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=37, routed)          1.342     2.847    mb_block_i/GameIP_0/inst/vga/DI[1]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.332     3.179 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_1/O
                         net (fo=5, routed)           1.599     4.778    mb_block_i/GameIP_0/inst/color_instance/bot_draw/DI[3]
    SLICE_X10Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.174 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.174    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.497 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.578     6.074    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.380 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0/O
                         net (fo=1, routed)           0.617     6.997    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.121 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_233/O
                         net (fo=1, routed)           0.438     7.560    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655     8.339    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.463 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302     8.765    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124     8.889 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.662     9.552    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I0_O)        0.124     9.676 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_38/O
                         net (fo=1, routed)           0.500    10.175    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_38_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124    10.299 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           1.015    11.314    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507    38.496    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.575    39.071    
                         clock uncertainty           -0.101    38.971    
    SLICE_X6Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.919    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                 27.605    

Slack (MET) :             27.611ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.229ns  (logic 2.738ns (22.390%)  route 9.491ns (77.610%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.761     1.386    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y55          LUT2 (Prop_lut2_I1_O)        0.119     1.505 f  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=37, routed)          1.342     2.847    mb_block_i/GameIP_0/inst/vga/DI[1]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.332     3.179 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_1/O
                         net (fo=5, routed)           1.599     4.778    mb_block_i/GameIP_0/inst/color_instance/bot_draw/DI[3]
    SLICE_X10Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.174 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.174    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.497 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.578     6.074    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.380 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0/O
                         net (fo=1, routed)           0.617     6.997    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.121 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_233/O
                         net (fo=1, routed)           0.438     7.560    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655     8.339    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.463 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302     8.765    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124     8.889 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694     9.583    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     9.707 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.780    10.487    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124    10.611 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.725    11.336    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514    38.503    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.562    39.065    
                         clock uncertainty           -0.101    38.965    
    SLICE_X2Y35          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.947    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         38.947    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                 27.611    

Slack (MET) :             27.639ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.101ns  (logic 2.738ns (22.626%)  route 9.363ns (77.374%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.761     1.386    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y55          LUT2 (Prop_lut2_I1_O)        0.119     1.505 f  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=37, routed)          1.342     2.847    mb_block_i/GameIP_0/inst/vga/DI[1]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.332     3.179 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_1/O
                         net (fo=5, routed)           1.599     4.778    mb_block_i/GameIP_0/inst/color_instance/bot_draw/DI[3]
    SLICE_X10Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.174 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.174    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.497 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.578     6.074    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.380 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0/O
                         net (fo=1, routed)           0.617     6.997    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.121 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_233/O
                         net (fo=1, routed)           0.438     7.560    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655     8.339    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.463 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302     8.765    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124     8.889 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694     9.583    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     9.707 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.477    10.185    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.309 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.900    11.209    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.449    38.438    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.101    38.900    
    SLICE_X10Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.848    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                 27.639    

Slack (MET) :             27.656ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.155ns  (logic 2.738ns (22.526%)  route 9.417ns (77.474%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.761     1.386    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y55          LUT2 (Prop_lut2_I1_O)        0.119     1.505 f  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=37, routed)          1.342     2.847    mb_block_i/GameIP_0/inst/vga/DI[1]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.332     3.179 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_1/O
                         net (fo=5, routed)           1.599     4.778    mb_block_i/GameIP_0/inst/color_instance/bot_draw/DI[3]
    SLICE_X10Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.174 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.174    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.497 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.578     6.074    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.380 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0/O
                         net (fo=1, routed)           0.617     6.997    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.121 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_233/O
                         net (fo=1, routed)           0.438     7.560    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655     8.339    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.463 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302     8.765    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124     8.889 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694     9.583    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     9.707 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.603    10.311    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.435 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.828    11.262    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514    38.503    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.562    39.065    
                         clock uncertainty           -0.101    38.965    
    SLICE_X2Y35          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.918    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         38.918    
                         arrival time                         -11.262    
  -------------------------------------------------------------------
                         slack                                 27.656    

Slack (MET) :             27.713ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 2.937ns (24.265%)  route 9.167ns (75.735%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.761     1.386    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y55          LUT2 (Prop_lut2_I1_O)        0.119     1.505 f  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=37, routed)          1.342     2.847    mb_block_i/GameIP_0/inst/vga/DI[1]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.332     3.179 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_1/O
                         net (fo=5, routed)           1.599     4.778    mb_block_i/GameIP_0/inst/color_instance/bot_draw/DI[3]
    SLICE_X10Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.174 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.174    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.497 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.578     6.074    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.380 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0/O
                         net (fo=1, routed)           0.617     6.997    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.121 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_233/O
                         net (fo=1, routed)           0.438     7.560    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655     8.339    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.463 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302     8.765    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124     8.889 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.575     9.464    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.120     9.584 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_40/O
                         net (fo=1, routed)           0.553    10.137    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_40_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.327    10.464 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.747    11.211    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507    38.496    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.575    39.071    
                         clock uncertainty           -0.101    38.971    
    SLICE_X6Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.924    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                 27.713    

Slack (MET) :             27.744ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 2.738ns (22.814%)  route 9.264ns (77.186%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.761     1.386    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y55          LUT2 (Prop_lut2_I1_O)        0.119     1.505 f  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=37, routed)          1.342     2.847    mb_block_i/GameIP_0/inst/vga/DI[1]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.332     3.179 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_1/O
                         net (fo=5, routed)           1.599     4.778    mb_block_i/GameIP_0/inst/color_instance/bot_draw/DI[3]
    SLICE_X10Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.174 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.174    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.497 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.578     6.074    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.380 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0/O
                         net (fo=1, routed)           0.617     6.997    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.121 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_233/O
                         net (fo=1, routed)           0.438     7.560    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655     8.339    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.463 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302     8.765    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124     8.889 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694     9.583    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     9.707 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.482    10.190    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.314 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.795    11.109    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.449    38.438    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.562    39.000    
                         clock uncertainty           -0.101    38.900    
    SLICE_X10Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.853    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                 27.744    

Slack (MET) :             27.762ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.043ns  (logic 2.738ns (22.735%)  route 9.305ns (77.265%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.761     1.386    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y55          LUT2 (Prop_lut2_I1_O)        0.119     1.505 f  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=37, routed)          1.342     2.847    mb_block_i/GameIP_0/inst/vga/DI[1]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.332     3.179 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_1/O
                         net (fo=5, routed)           1.599     4.778    mb_block_i/GameIP_0/inst/color_instance/bot_draw/DI[3]
    SLICE_X10Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.174 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.174    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.497 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.578     6.074    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.380 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0/O
                         net (fo=1, routed)           0.617     6.997    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.121 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_233/O
                         net (fo=1, routed)           0.438     7.560    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655     8.339    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.463 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302     8.765    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124     8.889 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694     9.583    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     9.707 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.784    10.491    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.615 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.535    11.151    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514    38.503    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.562    39.065    
                         clock uncertainty           -0.101    38.965    
    SLICE_X2Y35          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.913    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 27.762    

Slack (MET) :             28.111ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.707ns  (logic 2.738ns (23.388%)  route 8.969ns (76.612%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.761     1.386    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y55          LUT2 (Prop_lut2_I1_O)        0.119     1.505 f  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=37, routed)          1.342     2.847    mb_block_i/GameIP_0/inst/vga/DI[1]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.332     3.179 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_1/O
                         net (fo=5, routed)           1.599     4.778    mb_block_i/GameIP_0/inst/color_instance/bot_draw/DI[3]
    SLICE_X10Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.174 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.174    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.497 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.578     6.074    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.380 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0/O
                         net (fo=1, routed)           0.617     6.997    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.121 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_233/O
                         net (fo=1, routed)           0.438     7.560    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655     8.339    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.463 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302     8.765    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124     8.889 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694     9.583    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     9.707 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.651    10.358    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124    10.482 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.332    10.814    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X2Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.520    38.509    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/C
                         clock pessimism              0.562    39.071    
                         clock uncertainty           -0.101    38.971    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)       -0.045    38.926    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.926    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                 28.111    

Slack (MET) :             28.357ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.439ns  (logic 2.738ns (23.936%)  route 8.701ns (76.064%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.761     1.386    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y55          LUT2 (Prop_lut2_I1_O)        0.119     1.505 f  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=37, routed)          1.342     2.847    mb_block_i/GameIP_0/inst/vga/DI[1]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.332     3.179 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_1/O
                         net (fo=5, routed)           1.599     4.778    mb_block_i/GameIP_0/inst/color_instance/bot_draw/DI[3]
    SLICE_X10Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.174 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.174    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.497 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.578     6.074    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.380 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0/O
                         net (fo=1, routed)           0.617     6.997    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.121 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_233/O
                         net (fo=1, routed)           0.438     7.560    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655     8.339    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.463 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302     8.765    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124     8.889 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694     9.583    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     9.707 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.336    10.043    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124    10.167 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.379    10.546    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X3Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.520    38.509    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X3Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/C
                         clock pessimism              0.562    39.071    
                         clock uncertainty           -0.101    38.971    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)       -0.067    38.904    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                 28.357    

Slack (MET) :             28.390ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.428ns  (logic 2.614ns (22.873%)  route 8.814ns (77.127%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.761     1.386    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y55          LUT2 (Prop_lut2_I1_O)        0.119     1.505 f  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_2/O
                         net (fo=37, routed)          1.342     2.847    mb_block_i/GameIP_0/inst/vga/DI[1]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.332     3.179 r  mb_block_i/GameIP_0/inst/vga/BOTTOM_NUM1_carry_i_1/O
                         net (fo=5, routed)           1.599     4.778    mb_block_i/GameIP_0/inst/color_instance/bot_draw/DI[3]
    SLICE_X10Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.174 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.174    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.497 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.578     6.074    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__0/i__carry__0_n_6
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.380 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0/O
                         net (fo=1, routed)           0.617     6.997    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__0_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.121 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_233/O
                         net (fo=1, routed)           0.438     7.560    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655     8.339    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.463 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302     8.765    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124     8.889 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.837     9.726    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124     9.850 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.686    10.536    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514    38.503    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.562    39.065    
                         clock uncertainty           -0.101    38.965    
    SLICE_X2Y35          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.926    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         38.926    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 28.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.590    -0.609    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y16          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.410    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[5]
    SLICE_X0Y16          LUT5 (Prop_lut5_I2_O)        0.045    -0.365 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[5]_i_1_n_0
    SLICE_X0Y16          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.859    -0.848    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y16          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/C
                         clock pessimism              0.252    -0.596    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.092    -0.504    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.585    -0.614    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y21          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.088    -0.385    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/p_0_in1_in
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.045    -0.340 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.340    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_6
    SLICE_X2Y21          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.854    -0.853    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y21          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism              0.252    -0.601    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.121    -0.480    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.585    -0.614    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y21          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.090    -0.383    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/p_0_in1_in
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.045    -0.338 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.338    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg[5]_i_1__0_n_0
    SLICE_X2Y21          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.854    -0.853    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y21          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[5]/C
                         clock pessimism              0.252    -0.601    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.120    -0.481    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.590    -0.609    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y16          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.097    -0.371    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[6]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.048    -0.323 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[6]_i_1_n_0
    SLICE_X0Y16          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.859    -0.848    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y16          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[6]/C
                         clock pessimism              0.252    -0.596    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105    -0.491    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.585    -0.614    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y22          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.098    -0.375    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[1]
    SLICE_X0Y22          LUT4 (Prop_lut4_I2_O)        0.045    -0.330 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.330    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout[1]_i_1__0_n_0
    SLICE_X0Y22          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.853    -0.854    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y22          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.092    -0.509    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.588    -0.611    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y18          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.097    -0.373    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[3]
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.045    -0.328 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[3]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.857    -0.850    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y18          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/C
                         clock pessimism              0.252    -0.598    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.091    -0.507    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/hc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.464%)  route 0.387ns (67.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.565    -0.634    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X9Y52          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/vga/hc_reg[0]/Q
                         net (fo=38, routed)          0.387    -0.106    mb_block_i/GameIP_0/inst/vga/drawX[0]
    SLICE_X8Y47          LUT4 (Prop_lut4_I2_O)        0.045    -0.061 r  mb_block_i/GameIP_0/inst/vga/hc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    mb_block_i/GameIP_0/inst/vga/hc[3]
    SLICE_X8Y47          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.837    -0.870    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X8Y47          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[3]/C
                         clock pessimism              0.508    -0.362    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.120    -0.242    mb_block_i/GameIP_0/inst/vga/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.105%)  route 0.109ns (36.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.591    -0.608    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y15          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.109    -0.358    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.045    -0.313 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout[1]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.860    -0.847    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y15          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.091    -0.504    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/vde_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.447%)  route 0.156ns (45.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.588    -0.611    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y18          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/vde_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/vde_reg_reg/Q
                         net (fo=46, routed)          0.156    -0.315    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/vde_reg
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.045    -0.270 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.270    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/cnt[2]_i_1__0_n_0
    SLICE_X2Y19          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.856    -0.851    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y19          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.121    -0.477    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.135%)  route 0.151ns (44.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.583    -0.616    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y26          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.151    -0.324    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[6]
    SLICE_X0Y24          LUT3 (Prop_lut3_I1_O)        0.045    -0.279 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.279    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X0Y24          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.850    -0.857    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.092    -0.491    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y35      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y35      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y35      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y35      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y35      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y35      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y35      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y35      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y35      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y35      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y35      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y35      mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       92.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.754ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 2.084ns (30.413%)  route 4.768ns (69.587%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.570    -0.959    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/Q
                         net (fo=2, routed)           0.659     0.219    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     0.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14/O[3]
                         net (fo=1, routed)           0.808     1.791    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14_n_4
    SLICE_X9Y48          LUT6 (Prop_lut6_I3_O)        0.306     2.097 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13/O
                         net (fo=1, routed)           0.299     2.395    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.124     2.519 f  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11/O
                         net (fo=1, routed)           0.670     3.190    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.124     3.314 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9/O
                         net (fo=1, routed)           0.643     3.957    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I3_O)        0.124     4.081 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5/O
                         net (fo=2, routed)           0.445     4.526    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I2_O)        0.124     4.650 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_2/O
                         net (fo=16, routed)          1.244     5.894    mb_block_i/GameIP_0/inst/Timer/internal_clk
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.123    98.852    
    SLICE_X5Y60          FDRE (Setup_fdre_C_CE)      -0.205    98.647    mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]
  -------------------------------------------------------------------
                         required time                         98.647    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                 92.754    

Slack (MET) :             92.754ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 2.084ns (30.413%)  route 4.768ns (69.587%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.570    -0.959    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/Q
                         net (fo=2, routed)           0.659     0.219    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     0.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14/O[3]
                         net (fo=1, routed)           0.808     1.791    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14_n_4
    SLICE_X9Y48          LUT6 (Prop_lut6_I3_O)        0.306     2.097 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13/O
                         net (fo=1, routed)           0.299     2.395    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.124     2.519 f  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11/O
                         net (fo=1, routed)           0.670     3.190    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.124     3.314 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9/O
                         net (fo=1, routed)           0.643     3.957    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I3_O)        0.124     4.081 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5/O
                         net (fo=2, routed)           0.445     4.526    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I2_O)        0.124     4.650 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_2/O
                         net (fo=16, routed)          1.244     5.894    mb_block_i/GameIP_0/inst/Timer/internal_clk
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.123    98.852    
    SLICE_X5Y60          FDRE (Setup_fdre_C_CE)      -0.205    98.647    mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]
  -------------------------------------------------------------------
                         required time                         98.647    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                 92.754    

Slack (MET) :             92.754ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 2.084ns (30.413%)  route 4.768ns (69.587%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.570    -0.959    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/Q
                         net (fo=2, routed)           0.659     0.219    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     0.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14/O[3]
                         net (fo=1, routed)           0.808     1.791    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14_n_4
    SLICE_X9Y48          LUT6 (Prop_lut6_I3_O)        0.306     2.097 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13/O
                         net (fo=1, routed)           0.299     2.395    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.124     2.519 f  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11/O
                         net (fo=1, routed)           0.670     3.190    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.124     3.314 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9/O
                         net (fo=1, routed)           0.643     3.957    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I3_O)        0.124     4.081 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5/O
                         net (fo=2, routed)           0.445     4.526    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I2_O)        0.124     4.650 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_2/O
                         net (fo=16, routed)          1.244     5.894    mb_block_i/GameIP_0/inst/Timer/internal_clk
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.123    98.852    
    SLICE_X5Y60          FDRE (Setup_fdre_C_CE)      -0.205    98.647    mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]
  -------------------------------------------------------------------
                         required time                         98.647    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                 92.754    

Slack (MET) :             92.754ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 2.084ns (30.413%)  route 4.768ns (69.587%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.570    -0.959    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/Q
                         net (fo=2, routed)           0.659     0.219    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     0.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14/O[3]
                         net (fo=1, routed)           0.808     1.791    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14_n_4
    SLICE_X9Y48          LUT6 (Prop_lut6_I3_O)        0.306     2.097 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13/O
                         net (fo=1, routed)           0.299     2.395    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.124     2.519 f  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11/O
                         net (fo=1, routed)           0.670     3.190    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.124     3.314 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9/O
                         net (fo=1, routed)           0.643     3.957    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I3_O)        0.124     4.081 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5/O
                         net (fo=2, routed)           0.445     4.526    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I2_O)        0.124     4.650 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_2/O
                         net (fo=16, routed)          1.244     5.894    mb_block_i/GameIP_0/inst/Timer/internal_clk
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.123    98.852    
    SLICE_X5Y60          FDRE (Setup_fdre_C_CE)      -0.205    98.647    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]
  -------------------------------------------------------------------
                         required time                         98.647    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                 92.754    

Slack (MET) :             92.895ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 2.084ns (31.052%)  route 4.627ns (68.948%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.570    -0.959    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/Q
                         net (fo=2, routed)           0.659     0.219    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     0.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14/O[3]
                         net (fo=1, routed)           0.808     1.791    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14_n_4
    SLICE_X9Y48          LUT6 (Prop_lut6_I3_O)        0.306     2.097 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13/O
                         net (fo=1, routed)           0.299     2.395    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.124     2.519 f  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11/O
                         net (fo=1, routed)           0.670     3.190    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.124     3.314 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9/O
                         net (fo=1, routed)           0.643     3.957    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I3_O)        0.124     4.081 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5/O
                         net (fo=2, routed)           0.445     4.526    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I2_O)        0.124     4.650 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_2/O
                         net (fo=16, routed)          1.103     5.753    mb_block_i/GameIP_0/inst/Timer/internal_clk
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.123    98.852    
    SLICE_X5Y59          FDRE (Setup_fdre_C_CE)      -0.205    98.647    mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]
  -------------------------------------------------------------------
                         required time                         98.647    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                 92.895    

Slack (MET) :             92.895ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 2.084ns (31.052%)  route 4.627ns (68.948%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.570    -0.959    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/Q
                         net (fo=2, routed)           0.659     0.219    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     0.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14/O[3]
                         net (fo=1, routed)           0.808     1.791    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14_n_4
    SLICE_X9Y48          LUT6 (Prop_lut6_I3_O)        0.306     2.097 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13/O
                         net (fo=1, routed)           0.299     2.395    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.124     2.519 f  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11/O
                         net (fo=1, routed)           0.670     3.190    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.124     3.314 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9/O
                         net (fo=1, routed)           0.643     3.957    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I3_O)        0.124     4.081 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5/O
                         net (fo=2, routed)           0.445     4.526    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I2_O)        0.124     4.650 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_2/O
                         net (fo=16, routed)          1.103     5.753    mb_block_i/GameIP_0/inst/Timer/internal_clk
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.123    98.852    
    SLICE_X5Y59          FDRE (Setup_fdre_C_CE)      -0.205    98.647    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]
  -------------------------------------------------------------------
                         required time                         98.647    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                 92.895    

Slack (MET) :             92.895ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 2.084ns (31.052%)  route 4.627ns (68.948%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.570    -0.959    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/Q
                         net (fo=2, routed)           0.659     0.219    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     0.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14/O[3]
                         net (fo=1, routed)           0.808     1.791    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14_n_4
    SLICE_X9Y48          LUT6 (Prop_lut6_I3_O)        0.306     2.097 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13/O
                         net (fo=1, routed)           0.299     2.395    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.124     2.519 f  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11/O
                         net (fo=1, routed)           0.670     3.190    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.124     3.314 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9/O
                         net (fo=1, routed)           0.643     3.957    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I3_O)        0.124     4.081 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5/O
                         net (fo=2, routed)           0.445     4.526    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I2_O)        0.124     4.650 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_2/O
                         net (fo=16, routed)          1.103     5.753    mb_block_i/GameIP_0/inst/Timer/internal_clk
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.123    98.852    
    SLICE_X5Y59          FDRE (Setup_fdre_C_CE)      -0.205    98.647    mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]
  -------------------------------------------------------------------
                         required time                         98.647    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                 92.895    

Slack (MET) :             92.895ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 2.084ns (31.052%)  route 4.627ns (68.948%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.570    -0.959    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/Q
                         net (fo=2, routed)           0.659     0.219    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     0.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14/O[3]
                         net (fo=1, routed)           0.808     1.791    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14_n_4
    SLICE_X9Y48          LUT6 (Prop_lut6_I3_O)        0.306     2.097 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13/O
                         net (fo=1, routed)           0.299     2.395    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.124     2.519 f  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11/O
                         net (fo=1, routed)           0.670     3.190    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.124     3.314 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9/O
                         net (fo=1, routed)           0.643     3.957    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I3_O)        0.124     4.081 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5/O
                         net (fo=2, routed)           0.445     4.526    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I2_O)        0.124     4.650 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_2/O
                         net (fo=16, routed)          1.103     5.753    mb_block_i/GameIP_0/inst/Timer/internal_clk
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.123    98.852    
    SLICE_X5Y59          FDRE (Setup_fdre_C_CE)      -0.205    98.647    mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]
  -------------------------------------------------------------------
                         required time                         98.647    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                 92.895    

Slack (MET) :             92.941ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 2.084ns (31.264%)  route 4.582ns (68.736%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.570    -0.959    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/Q
                         net (fo=2, routed)           0.659     0.219    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     0.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14/O[3]
                         net (fo=1, routed)           0.808     1.791    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14_n_4
    SLICE_X9Y48          LUT6 (Prop_lut6_I3_O)        0.306     2.097 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13/O
                         net (fo=1, routed)           0.299     2.395    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.124     2.519 f  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11/O
                         net (fo=1, routed)           0.670     3.190    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.124     3.314 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9/O
                         net (fo=1, routed)           0.643     3.957    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I3_O)        0.124     4.081 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5/O
                         net (fo=2, routed)           0.445     4.526    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I2_O)        0.124     4.650 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_2/O
                         net (fo=16, routed)          1.058     5.707    mb_block_i/GameIP_0/inst/Timer/internal_clk
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.506    98.494    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
                         clock pessimism              0.482    98.977    
                         clock uncertainty           -0.123    98.853    
    SLICE_X5Y57          FDRE (Setup_fdre_C_CE)      -0.205    98.648    mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]
  -------------------------------------------------------------------
                         required time                         98.648    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 92.941    

Slack (MET) :             92.941ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 2.084ns (31.264%)  route 4.582ns (68.736%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.570    -0.959    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/Q
                         net (fo=2, routed)           0.659     0.219    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     0.983 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14/O[3]
                         net (fo=1, routed)           0.808     1.791    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]_i_14_n_4
    SLICE_X9Y48          LUT6 (Prop_lut6_I3_O)        0.306     2.097 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13/O
                         net (fo=1, routed)           0.299     2.395    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_13_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.124     2.519 f  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11/O
                         net (fo=1, routed)           0.670     3.190    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_11_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.124     3.314 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9/O
                         net (fo=1, routed)           0.643     3.957    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_9_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I3_O)        0.124     4.081 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5/O
                         net (fo=2, routed)           0.445     4.526    mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_5_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I2_O)        0.124     4.650 r  mb_block_i/GameIP_0/inst/Timer/seconds[15]_i_2/O
                         net (fo=16, routed)          1.058     5.707    mb_block_i/GameIP_0/inst/Timer/internal_clk
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.506    98.494    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/C
                         clock pessimism              0.482    98.977    
                         clock uncertainty           -0.123    98.853    
    SLICE_X5Y57          FDRE (Setup_fdre_C_CE)      -0.205    98.648    mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]
  -------------------------------------------------------------------
                         required time                         98.648    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 92.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.567    -0.632    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.343    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.187 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.186    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.133 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.133    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1_n_7
    SLICE_X10Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.834    -0.872    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]/C
                         clock pessimism              0.508    -0.364    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.230    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.567    -0.632    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.343    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.187 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.186    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.120 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.120    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1_n_5
    SLICE_X10Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.834    -0.872    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/C
                         clock pessimism              0.508    -0.364    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.230    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.567    -0.632    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.343    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.187 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.186    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.097 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.097    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1_n_6
    SLICE_X10Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.834    -0.872    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[9]/C
                         clock pessimism              0.508    -0.364    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.230    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[9]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.567    -0.632    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.343    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.187 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.186    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.095 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.095    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1_n_4
    SLICE_X10Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.834    -0.872    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/C
                         clock pessimism              0.508    -0.364    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.230    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.567    -0.632    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.343    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.187 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.186    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.146 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.146    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.093 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]_i_1_n_7
    SLICE_X10Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.834    -0.872    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/C
                         clock pessimism              0.508    -0.364    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.134    -0.230    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.567    -0.632    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.343    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.187 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.186    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.146 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.146    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.080 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.080    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]_i_1_n_5
    SLICE_X10Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.834    -0.872    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[14]/C
                         clock pessimism              0.508    -0.364    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.134    -0.230    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[14]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.567    -0.632    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.343    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.187 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.186    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.146 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.146    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.057 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.057    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]_i_1_n_6
    SLICE_X10Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.834    -0.872    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]/C
                         clock pessimism              0.508    -0.364    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.134    -0.230    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.567    -0.632    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.343    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.187 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.186    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.146 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.146    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.055 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.055    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]_i_1_n_4
    SLICE_X10Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.834    -0.872    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[15]/C
                         clock pessimism              0.508    -0.364    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.134    -0.230    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[15]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.567    -0.632    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.343    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.187 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.186    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.146 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.146    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.106 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.053 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.053    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[16]_i_1_n_7
    SLICE_X10Y52         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.834    -0.872    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y52         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[16]/C
                         clock pessimism              0.508    -0.364    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.134    -0.230    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[16]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.466ns (78.693%)  route 0.126ns (21.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.567    -0.632    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.343    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.187 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.186    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.146 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.146    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[8]_i_1_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.106 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.106    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]_i_1_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.040 r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.040    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[16]_i_1_n_5
    SLICE_X10Y52         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.834    -0.872    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y52         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[18]/C
                         clock pessimism              0.508    -0.364    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.134    -0.230    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[18]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y48     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y50     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y50     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y51     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y51     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y51     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y51     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y52     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y48     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y48     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y50     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y50     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y50     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y50     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y51     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y51     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y51     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y51     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y48     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y48     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y50     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y50     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y50     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y50     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y51     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y51     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y51     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y51     mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_microblaze_clk_wiz_1_1_1
  To Clock:  clkfbout_microblaze_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_microblaze_clk_wiz_1_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    mb_block_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.581ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.945ns  (logic 0.772ns (26.216%)  route 2.173ns (73.784%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566    19.922    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X42Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.524    20.446 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.607    21.053    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.177 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.998    22.175    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X46Y43         LUT3 (Prop_lut3_I2_O)        0.124    22.299 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.568    22.867    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X47Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448    36.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.314    36.551    
                         clock uncertainty           -0.035    36.515    
    SLICE_X47Y43         FDRE (Setup_fdre_C_D)       -0.067    36.448    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.448    
                         arrival time                         -22.867    
  -------------------------------------------------------------------
                         slack                                 13.581    

Slack (MET) :             13.684ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.937ns  (logic 0.772ns (26.284%)  route 2.165ns (73.716%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566    19.922    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X42Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.524    20.446 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.607    21.053    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.177 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.558    22.735    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124    22.859 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.859    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X44Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.447    36.236    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.314    36.550    
                         clock uncertainty           -0.035    36.514    
    SLICE_X44Y41         FDRE (Setup_fdre_C_D)        0.029    36.543    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.543    
                         arrival time                         -22.859    
  -------------------------------------------------------------------
                         slack                                 13.684    

Slack (MET) :             13.717ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.704ns (25.955%)  route 2.008ns (74.045%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 19.569 - 16.667 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.565     3.255    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     3.711 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.252     4.963    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.087 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.520    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124     5.644 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.323     5.967    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X42Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.122 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.447    19.569    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X42Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.314    19.883    
                         clock uncertainty           -0.035    19.848    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.164    19.684    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.684    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                 13.717    

Slack (MET) :             13.966ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.655ns  (logic 0.772ns (29.074%)  route 1.883ns (70.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566    19.922    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X42Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.524    20.446 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.607    21.053    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.177 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.277    22.453    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.124    22.577 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.577    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X45Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.447    36.236    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.314    36.550    
                         clock uncertainty           -0.035    36.514    
    SLICE_X45Y42         FDRE (Setup_fdre_C_D)        0.029    36.543    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.543    
                         arrival time                         -22.577    
  -------------------------------------------------------------------
                         slack                                 13.966    

Slack (MET) :             14.284ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.386ns  (logic 0.772ns (32.349%)  route 1.614ns (67.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566    19.922    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X42Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.524    20.446 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.607    21.053    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.177 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.008    22.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X46Y43         LUT2 (Prop_lut2_I0_O)        0.124    22.309 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.309    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X46Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448    36.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.314    36.551    
                         clock uncertainty           -0.035    36.515    
    SLICE_X46Y43         FDRE (Setup_fdre_C_D)        0.077    36.592    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.592    
                         arrival time                         -22.309    
  -------------------------------------------------------------------
                         slack                                 14.284    

Slack (MET) :             14.333ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.289ns  (logic 0.772ns (33.728%)  route 1.517ns (66.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566    19.922    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X42Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.524    20.446 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.832    21.278    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X44Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.402 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.685    22.087    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124    22.211 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.211    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448    36.237    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.314    36.551    
                         clock uncertainty           -0.035    36.515    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)        0.029    36.544    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.544    
                         arrival time                         -22.211    
  -------------------------------------------------------------------
                         slack                                 14.333    

Slack (MET) :             14.342ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.282ns  (logic 0.772ns (33.835%)  route 1.510ns (66.165%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566    19.922    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X42Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.524    20.446 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.832    21.278    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X44Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.402 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.678    22.080    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124    22.204 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.204    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448    36.237    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.314    36.551    
                         clock uncertainty           -0.035    36.515    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)        0.031    36.546    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.546    
                         arrival time                         -22.204    
  -------------------------------------------------------------------
                         slack                                 14.342    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.250ns  (logic 0.772ns (34.317%)  route 1.478ns (65.683%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566    19.922    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X42Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.524    20.446 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.607    21.053    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.177 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.871    22.048    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X47Y41         LUT3 (Prop_lut3_I1_O)        0.124    22.172 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.172    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X47Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.447    36.236    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.314    36.550    
                         clock uncertainty           -0.035    36.514    
    SLICE_X47Y41         FDRE (Setup_fdre_C_D)        0.029    36.543    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.543    
                         arrival time                         -22.172    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.424ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.244ns  (logic 0.766ns (34.141%)  route 1.478ns (65.858%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566    19.922    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X42Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.524    20.446 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.607    21.053    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.177 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.871    22.048    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X47Y41         LUT4 (Prop_lut4_I2_O)        0.118    22.166 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.166    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X47Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.447    36.236    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.314    36.550    
                         clock uncertainty           -0.035    36.514    
    SLICE_X47Y41         FDRE (Setup_fdre_C_D)        0.075    36.589    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.589    
                         arrival time                         -22.166    
  -------------------------------------------------------------------
                         slack                                 14.424    

Slack (MET) :             14.449ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.223ns  (logic 0.772ns (34.720%)  route 1.451ns (65.280%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.256ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566    19.922    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X42Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.524    20.446 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.607    21.053    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y45         LUT6 (Prop_lut6_I0_O)        0.124    21.177 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.845    22.022    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X46Y43         LUT4 (Prop_lut4_I2_O)        0.124    22.146 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.146    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X46Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448    36.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.314    36.551    
                         clock uncertainty           -0.035    36.515    
    SLICE_X46Y43         FDRE (Setup_fdre_C_D)        0.079    36.594    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -22.146    
  -------------------------------------------------------------------
                         slack                                 14.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y51         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     1.323 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.379    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X39Y51         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.554    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y51         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.372     1.182    
    SLICE_X39Y51         FDPE (Hold_fdpe_C_D)         0.075     1.257    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.066     1.417    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X59Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.582    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.359     1.223    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.046     1.269    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.566     1.186    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.074     1.401    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.446 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.446    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X49Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.559    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.360     1.199    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.092     1.291    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.184    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/Q
                         net (fo=4, routed)           0.075     1.400    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg_n_0_[1]
    SLICE_X45Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.445 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.445    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.557    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C
                         clock pessimism             -0.360     1.197    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092     1.289    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X38Y51         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164     1.346 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.402    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X38Y51         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.554    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X38Y51         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.372     1.182    
    SLICE_X38Y51         FDPE (Hold_fdpe_C_D)         0.060     1.242    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.783%)  route 0.081ns (30.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.184    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/Q
                         net (fo=3, routed)           0.081     1.405    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg_n_0_[0]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.450 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.450    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1_n_0
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.557    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
                         clock pessimism             -0.360     1.197    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.092     1.289    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.997%)  route 0.314ns (60.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.185    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.349 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.314     1.662    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[10]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.707 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.707    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X47Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.556    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.103     1.453    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.092     1.545    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.586     1.206    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.347 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.113     1.460    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X58Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.854     1.577    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.358     1.219    
    SLICE_X58Y30         FDRE (Hold_fdre_C_D)         0.078     1.297    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.116     1.467    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X59Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.856     1.579    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.357     1.222    
    SLICE_X59Y32         FDRE (Hold_fdre_C_D)         0.070     1.292    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.587     1.207    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.348 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.121     1.469    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X59Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.854     1.577    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/C
                         clock pessimism             -0.357     1.220    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.071     1.291    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X40Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X38Y51   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X40Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X39Y51   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X39Y51   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X40Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X40Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y45   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y45   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y45   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y45   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y45   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y45   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y45   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y45   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.946ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.303ns  (logic 0.857ns (16.160%)  route 4.446ns (83.840%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 36.303 - 33.333 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.325 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216    23.541    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150    23.691 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.538    25.229    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512    36.303    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.314    36.617    
                         clock uncertainty           -0.035    36.581    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.407    36.174    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.174    
                         arrival time                         -25.229    
  -------------------------------------------------------------------
                         slack                                 10.946    

Slack (MET) :             10.946ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.303ns  (logic 0.857ns (16.160%)  route 4.446ns (83.840%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 36.303 - 33.333 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.325 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216    23.541    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150    23.691 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.538    25.229    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512    36.303    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.314    36.617    
                         clock uncertainty           -0.035    36.581    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.407    36.174    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.174    
                         arrival time                         -25.229    
  -------------------------------------------------------------------
                         slack                                 10.946    

Slack (MET) :             10.946ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.303ns  (logic 0.857ns (16.160%)  route 4.446ns (83.840%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 36.303 - 33.333 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.325 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216    23.541    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150    23.691 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.538    25.229    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512    36.303    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.314    36.617    
                         clock uncertainty           -0.035    36.581    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.407    36.174    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.174    
                         arrival time                         -25.229    
  -------------------------------------------------------------------
                         slack                                 10.946    

Slack (MET) :             11.229ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.022ns  (logic 0.857ns (17.064%)  route 4.165ns (82.936%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.325 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216    23.541    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150    23.691 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.257    24.948    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X58Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.514    36.305    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.314    36.619    
                         clock uncertainty           -0.035    36.583    
    SLICE_X58Y37         FDCE (Setup_fdce_C_CE)      -0.407    36.176    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                         -24.948    
  -------------------------------------------------------------------
                         slack                                 11.229    

Slack (MET) :             11.259ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.925ns  (logic 0.857ns (17.400%)  route 4.068ns (82.600%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 36.238 - 33.333 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.325 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216    23.541    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150    23.691 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.160    24.851    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X57Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.447    36.238    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.314    36.552    
                         clock uncertainty           -0.035    36.516    
    SLICE_X57Y34         FDRE (Setup_fdre_C_CE)      -0.407    36.109    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.109    
                         arrival time                         -24.851    
  -------------------------------------------------------------------
                         slack                                 11.259    

Slack (MET) :             11.267ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.020ns  (logic 0.857ns (17.073%)  route 4.163ns (82.927%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.325 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216    23.541    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150    23.691 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.254    24.945    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X60Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.514    36.305    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.314    36.619    
                         clock uncertainty           -0.035    36.583    
    SLICE_X60Y37         FDCE (Setup_fdce_C_CE)      -0.371    36.212    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.212    
                         arrival time                         -24.945    
  -------------------------------------------------------------------
                         slack                                 11.267    

Slack (MET) :             11.273ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.915ns  (logic 0.857ns (17.435%)  route 4.058ns (82.565%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 36.242 - 33.333 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.325 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216    23.541    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150    23.691 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.150    24.841    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X57Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451    36.242    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.314    36.556    
                         clock uncertainty           -0.035    36.520    
    SLICE_X57Y40         FDCE (Setup_fdce_C_CE)      -0.407    36.113    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.113    
                         arrival time                         -24.841    
  -------------------------------------------------------------------
                         slack                                 11.273    

Slack (MET) :             11.380ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.873ns  (logic 0.857ns (17.588%)  route 4.016ns (82.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 36.306 - 33.333 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.325 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216    23.541    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150    23.691 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.107    24.798    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X58Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.515    36.306    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.314    36.620    
                         clock uncertainty           -0.035    36.584    
    SLICE_X58Y38         FDCE (Setup_fdce_C_CE)      -0.407    36.177    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.177    
                         arrival time                         -24.798    
  -------------------------------------------------------------------
                         slack                                 11.380    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.785ns  (logic 0.857ns (17.908%)  route 3.928ns (82.092%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.325 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216    23.541    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150    23.691 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.020    24.711    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X57Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    36.239    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.314    36.553    
                         clock uncertainty           -0.035    36.517    
    SLICE_X57Y35         FDRE (Setup_fdre_C_CE)      -0.407    36.110    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.110    
                         arrival time                         -24.711    
  -------------------------------------------------------------------
                         slack                                 11.400    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.427ns  (logic 0.831ns (18.772%)  route 3.596ns (81.228%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 36.241 - 33.333 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.325 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216    23.541    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.124    23.665 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.687    24.352    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X55Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.450    36.241    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.314    36.555    
                         clock uncertainty           -0.035    36.519    
    SLICE_X55Y40         FDCE (Setup_fdce_C_CE)      -0.205    36.314    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.314    
                         arrival time                         -24.352    
  -------------------------------------------------------------------
                         slack                                 11.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.189    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.330 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.515    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.560 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X40Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.562    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.373     1.189    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.091     1.280    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.190    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.141     1.331 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.237     1.568    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X44Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.613 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.613    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X44Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.373     1.190    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.092     1.282    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.335%)  route 0.253ns (57.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.189    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.330 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.253     1.583    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.628 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.628    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X40Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.562    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.373     1.189    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.092     1.281    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.514ns  (logic 0.191ns (37.191%)  route 0.323ns (62.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 18.230 - 16.667 ) 
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.146    18.003 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.195    18.197    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.045    18.242 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.128    18.370    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834    18.230    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.373    17.857    
    SLICE_X43Y48         FDCE (Hold_fdce_C_D)         0.077    17.934    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.934    
                         arrival time                          18.370    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.585ns  (logic 0.212ns (36.219%)  route 0.373ns (63.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 18.230 - 16.667 ) 
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.167    18.024 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.193    18.216    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.045    18.261 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.442    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834    18.230    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.357    17.873    
    SLICE_X41Y47         FDRE (Hold_fdre_C_CE)       -0.032    17.841    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.841    
                         arrival time                          18.442    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.585ns  (logic 0.212ns (36.219%)  route 0.373ns (63.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 18.230 - 16.667 ) 
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.167    18.024 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.193    18.216    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.045    18.261 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.442    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834    18.230    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.357    17.873    
    SLICE_X41Y47         FDRE (Hold_fdre_C_CE)       -0.032    17.841    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.841    
                         arrival time                          18.442    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.585ns  (logic 0.212ns (36.219%)  route 0.373ns (63.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 18.230 - 16.667 ) 
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.167    18.024 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.193    18.216    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.045    18.261 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.442    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834    18.230    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.357    17.873    
    SLICE_X41Y47         FDRE (Hold_fdre_C_CE)       -0.032    17.841    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.841    
                         arrival time                          18.442    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.585ns  (logic 0.212ns (36.219%)  route 0.373ns (63.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 18.230 - 16.667 ) 
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.167    18.024 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.193    18.216    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.045    18.261 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.442    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834    18.230    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.357    17.873    
    SLICE_X41Y47         FDRE (Hold_fdre_C_CE)       -0.032    17.841    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.841    
                         arrival time                          18.442    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.649ns  (logic 0.212ns (32.667%)  route 0.437ns (67.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 18.229 - 16.667 ) 
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.167    18.024 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.193    18.216    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.045    18.261 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.244    18.506    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.229    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.357    17.872    
    SLICE_X40Y45         FDRE (Hold_fdre_C_CE)       -0.032    17.840    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.840    
                         arrival time                          18.506    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.649ns  (logic 0.212ns (32.667%)  route 0.437ns (67.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 18.229 - 16.667 ) 
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.167    18.024 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.193    18.216    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.045    18.261 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.244    18.506    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833    18.229    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.357    17.872    
    SLICE_X40Y45         FDRE (Hold_fdre_C_CE)       -0.032    17.840    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.840    
                         arrival time                          18.506    
  -------------------------------------------------------------------
                         slack                                  0.666    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y5  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X42Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X42Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X42Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X42Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X40Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X42Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 2.190ns (43.163%)  route 2.884ns (56.837%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.243     0.869    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.540 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_17/O[2]
                         net (fo=1, routed)           1.037     2.576    mb_block_i/GameIP_0/inst/vga/addrb2[6]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.254 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.254    mb_block_i/GameIP_0/inst/vga/BRAM_i_15_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.577 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_14/O[1]
                         net (fo=1, routed)           0.604     4.181    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.487     8.475    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.958    
                         clock uncertainty           -0.230     8.727    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748     7.979    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -4.181    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 2.139ns (43.486%)  route 2.780ns (56.514%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.476     1.102    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_16[1]
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.124     1.226 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_23/O
                         net (fo=1, routed)           0.000     1.226    mb_block_i/GameIP_0/inst/vga/S[1]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.624 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.624    mb_block_i/GameIP_0/inst/vga/BRAM_i_17_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.846 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_16/O[0]
                         net (fo=1, routed)           0.844     2.690    mb_block_i/GameIP_0/inst/vga/addrb2[8]
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877     3.567 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_14/O[2]
                         net (fo=1, routed)           0.460     4.026    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.487     8.475    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.958    
                         clock uncertainty           -0.230     8.727    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.743     7.984    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.984    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 2.086ns (43.359%)  route 2.725ns (56.641%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.243     0.869    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.540 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_17/O[2]
                         net (fo=1, routed)           1.037     2.576    mb_block_i/GameIP_0/inst/vga/addrb2[6]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.254 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.254    mb_block_i/GameIP_0/inst/vga/BRAM_i_15_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.473 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_14/O[0]
                         net (fo=1, routed)           0.445     3.918    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.487     8.475    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.958    
                         clock uncertainty           -0.230     8.727    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.737     7.990    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.721ns (35.895%)  route 3.073ns (64.105%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.243     0.869    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.417 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_17/O[1]
                         net (fo=2, routed)           1.087     2.503    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/O[1]
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.303     2.806 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_18/O
                         net (fo=1, routed)           0.000     2.806    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     3.158 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[3]
                         net (fo=1, routed)           0.744     3.902    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.487     8.475    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.958    
                         clock uncertainty           -0.230     8.727    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.749     7.978    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.766ns (36.959%)  route 3.012ns (63.041%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.243     0.869    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     1.240 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_17/O[0]
                         net (fo=2, routed)           0.976     2.215    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/O[0]
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.299     2.514 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_19/O
                         net (fo=1, routed)           0.000     2.514    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.092 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[2]
                         net (fo=1, routed)           0.793     3.886    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.487     8.475    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.958    
                         clock uncertainty           -0.230     8.727    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.743     7.984    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.984    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.418ns (33.566%)  route 2.807ns (66.434%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/Q
                         net (fo=68, routed)          1.243     0.869    mb_block_i/GameIP_0/inst/vga/Q[2]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     1.240 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_17/O[0]
                         net (fo=2, routed)           0.976     2.215    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/O[0]
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.299     2.514 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_19/O
                         net (fo=1, routed)           0.000     2.514    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.744 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[1]
                         net (fo=1, routed)           0.588     3.332    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.487     8.475    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.958    
                         clock uncertainty           -0.230     8.727    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.748     7.979    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.025ns (28.935%)  route 2.517ns (71.065%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.478    -0.415 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=84, routed)          1.456     1.041    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_16[0]
    SLICE_X8Y45          LUT2 (Prop_lut2_I0_O)        0.295     1.336 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_20/O
                         net (fo=1, routed)           0.000     1.336    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     1.588 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[0]
                         net (fo=1, routed)           1.062     2.650    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.487     8.475    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.958    
                         clock uncertainty           -0.230     8.727    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.737     7.990    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.518ns (21.083%)  route 1.939ns (78.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.624    -0.905    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y50          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  mb_block_i/GameIP_0/inst/vga/hc_reg[5]/Q
                         net (fo=48, routed)          1.939     1.552    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.487     8.475    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.958    
                         clock uncertainty           -0.230     8.727    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.161    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                  6.609    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.518ns (21.115%)  route 1.935ns (78.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.624    -0.905    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y50          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  mb_block_i/GameIP_0/inst/vga/hc_reg[6]/Q
                         net (fo=42, routed)          1.935     1.548    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.487     8.475    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482     8.958    
                         clock uncertainty           -0.230     8.727    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     8.161    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  6.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.164ns (15.739%)  route 0.878ns (84.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.592    -0.607    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y50          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  mb_block_i/GameIP_0/inst/vga/hc_reg[5]/Q
                         net (fo=48, routed)          0.878     0.435    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.878    -0.828    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.321    
                         clock uncertainty            0.230    -0.090    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.093    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.164ns (14.960%)  route 0.932ns (85.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.592    -0.607    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y50          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  mb_block_i/GameIP_0/inst/vga/hc_reg[6]/Q
                         net (fo=42, routed)          0.932     0.489    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.878    -0.828    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.321    
                         clock uncertainty            0.230    -0.090    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.093    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.330ns (31.692%)  route 0.711ns (68.308%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.594    -0.605    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.148    -0.457 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=84, routed)          0.497     0.039    mb_block_i/GameIP_0/inst/vga/Q[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.182     0.221 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[1]
                         net (fo=1, routed)           0.215     0.436    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.878    -0.828    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.321    
                         clock uncertainty            0.230    -0.090    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.120     0.030    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.423ns (39.136%)  route 0.658ns (60.864%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.594    -0.605    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.148    -0.457 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=84, routed)          0.497     0.039    mb_block_i/GameIP_0/inst/vga/Q[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     0.261 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.261    mb_block_i/GameIP_0/inst/vga/BRAM_i_15_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.314 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_14/O[0]
                         net (fo=1, routed)           0.161     0.476    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.878    -0.828    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.321    
                         clock uncertainty            0.230    -0.090    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.123     0.033    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.436ns (39.916%)  route 0.656ns (60.084%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.594    -0.605    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.148    -0.457 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=84, routed)          0.497     0.039    mb_block_i/GameIP_0/inst/vga/Q[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     0.261 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.261    mb_block_i/GameIP_0/inst/vga/BRAM_i_15_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.327 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_14/O[2]
                         net (fo=1, routed)           0.160     0.487    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.878    -0.828    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.321    
                         clock uncertainty            0.230    -0.090    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.120     0.030    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.365ns (31.906%)  route 0.779ns (68.094%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.594    -0.605    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.148    -0.457 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=84, routed)          0.497     0.039    mb_block_i/GameIP_0/inst/vga/Q[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.217     0.256 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[2]
                         net (fo=1, routed)           0.282     0.539    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.878    -0.828    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.321    
                         clock uncertainty            0.230    -0.090    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.120     0.030    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.388ns (33.438%)  route 0.772ns (66.562%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.594    -0.605    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.148    -0.457 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=84, routed)          0.497     0.039    mb_block_i/GameIP_0/inst/vga/Q[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.240     0.279 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[3]
                         net (fo=1, routed)           0.276     0.555    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.878    -0.828    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.321    
                         clock uncertainty            0.230    -0.090    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.117     0.027    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.460ns (39.159%)  route 0.715ns (60.841%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.594    -0.605    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.148    -0.457 r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/Q
                         net (fo=84, routed)          0.497     0.039    mb_block_i/GameIP_0/inst/vga/Q[1]
    SLICE_X8Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     0.261 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.261    mb_block_i/GameIP_0/inst/vga/BRAM_i_15_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.351 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_14/O[1]
                         net (fo=1, routed)           0.218     0.569    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.878    -0.828    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.321    
                         clock uncertainty            0.230    -0.090    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.120     0.030    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.316ns (22.873%)  route 1.066ns (77.127%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.592    -0.607    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y50          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDCE (Prop_fdce_C_Q)         0.148    -0.459 r  mb_block_i/GameIP_0/inst/vga/hc_reg[7]/Q
                         net (fo=33, routed)          0.566     0.107    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/Q[1]
    SLICE_X8Y45          LUT2 (Prop_lut2_I1_O)        0.098     0.205 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM_i_20/O
                         net (fo=1, routed)           0.000     0.205    mb_block_i/GameIP_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.275 r  mb_block_i/GameIP_0/inst/vga/BRAM_i_15/O[0]
                         net (fo=1, routed)           0.500     0.774    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.878    -0.828    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.321    
                         clock uncertainty            0.230    -0.090    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.123     0.033    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.742    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        9.089ns  (logic 2.837ns (31.212%)  route 6.252ns (68.788%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 29.040 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    29.040    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y44         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.478    29.518 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=8, routed)           0.689    30.208    mb_block_i/GameIP_0/inst/color_instance/player_pos[0]
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.301    30.509 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452    30.961    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124    31.085 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000    31.085    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.486 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.486    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.708 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934    32.642    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299    32.941 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403    33.344    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124    33.468 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000    33.468    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217    33.685 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809    34.494    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299    34.793 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464    35.256    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124    35.380 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.766    36.146    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.124    36.270 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_25/O
                         net (fo=7, routed)           0.836    37.106    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_25_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124    37.230 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.900    38.130    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.449    38.438    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.482    38.920    
                         clock uncertainty           -0.236    38.684    
    SLICE_X10Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.632    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.632    
                         arrival time                         -38.130    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        9.107ns  (logic 2.837ns (31.151%)  route 6.270ns (68.849%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 29.040 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    29.040    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y44         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.478    29.518 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=8, routed)           0.689    30.208    mb_block_i/GameIP_0/inst/color_instance/player_pos[0]
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.301    30.509 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452    30.961    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124    31.085 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000    31.085    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.486 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.486    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.708 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934    32.642    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299    32.941 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403    33.344    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124    33.468 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000    33.468    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217    33.685 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809    34.494    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299    34.793 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464    35.256    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124    35.380 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.766    36.146    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.124    36.270 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_25/O
                         net (fo=7, routed)           0.739    37.009    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_25_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I3_O)        0.124    37.133 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           1.015    38.148    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507    38.496    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.482    38.978    
                         clock uncertainty           -0.236    38.742    
    SLICE_X6Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.690    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.690    
                         arrival time                         -38.148    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        9.138ns  (logic 2.326ns (25.453%)  route 6.812ns (74.547%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 29.029 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.558    29.029    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X14Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518    29.547 r  mb_block_i/GameIP_0/inst/game/state_reg[1]/Q
                         net (fo=27, routed)          1.456    31.003    mb_block_i/GameIP_0/inst/game/Q[1]
    SLICE_X8Y50          LUT5 (Prop_lut5_I2_O)        0.150    31.153 r  mb_block_i/GameIP_0/inst/game/i__carry__0_i_1/O
                         net (fo=1, routed)           0.699    31.852    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_2[0]
    SLICE_X7Y53          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.611    32.463 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry__0/O[1]
                         net (fo=3, routed)           0.535    32.998    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry__0_n_6
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.303    33.301 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__2/O
                         net (fo=1, routed)           0.466    33.767    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__2_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.891 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_231/O
                         net (fo=1, routed)           0.427    34.318    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.442 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.426    34.868    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.992 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.605    35.596    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.124    35.720 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694    36.414    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124    36.538 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.780    37.318    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124    37.442 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.725    38.167    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514    38.503    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.482    38.985    
                         clock uncertainty           -0.236    38.749    
    SLICE_X2Y35          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.731    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                         -38.167    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        9.064ns  (logic 2.326ns (25.661%)  route 6.738ns (74.339%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 29.029 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.558    29.029    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X14Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518    29.547 r  mb_block_i/GameIP_0/inst/game/state_reg[1]/Q
                         net (fo=27, routed)          1.456    31.003    mb_block_i/GameIP_0/inst/game/Q[1]
    SLICE_X8Y50          LUT5 (Prop_lut5_I2_O)        0.150    31.153 r  mb_block_i/GameIP_0/inst/game/i__carry__0_i_1/O
                         net (fo=1, routed)           0.699    31.852    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_2[0]
    SLICE_X7Y53          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.611    32.463 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry__0/O[1]
                         net (fo=3, routed)           0.535    32.998    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry__0_n_6
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.303    33.301 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__2/O
                         net (fo=1, routed)           0.466    33.767    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__2_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.891 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_231/O
                         net (fo=1, routed)           0.427    34.318    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.442 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.426    34.868    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.992 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.605    35.596    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.124    35.720 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694    36.414    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124    36.538 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.603    37.142    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124    37.266 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.828    38.093    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514    38.503    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.482    38.985    
                         clock uncertainty           -0.236    38.749    
    SLICE_X2Y35          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.702    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         38.702    
                         arrival time                         -38.093    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.980ns  (logic 2.837ns (31.593%)  route 6.143ns (68.407%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 29.040 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    29.040    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y44         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.478    29.518 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=8, routed)           0.689    30.208    mb_block_i/GameIP_0/inst/color_instance/player_pos[0]
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.301    30.509 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452    30.961    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124    31.085 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000    31.085    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.486 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.486    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.708 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934    32.642    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299    32.941 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403    33.344    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124    33.468 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000    33.468    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217    33.685 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809    34.494    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299    34.793 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464    35.256    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124    35.380 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.766    36.146    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.124    36.270 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_25/O
                         net (fo=7, routed)           0.831    37.101    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_25_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124    37.225 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.795    38.020    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.449    38.438    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.482    38.920    
                         clock uncertainty           -0.236    38.684    
    SLICE_X10Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.637    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -38.020    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        9.007ns  (logic 2.837ns (31.498%)  route 6.170ns (68.502%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 29.040 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    29.040    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y44         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.478    29.518 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=8, routed)           0.689    30.208    mb_block_i/GameIP_0/inst/color_instance/player_pos[0]
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.301    30.509 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452    30.961    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124    31.085 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000    31.085    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.486 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.486    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.708 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934    32.642    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299    32.941 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403    33.344    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124    33.468 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000    33.468    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217    33.685 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809    34.494    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299    34.793 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464    35.256    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124    35.380 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.768    36.149    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I4_O)        0.124    36.273 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33/O
                         net (fo=4, routed)           0.904    37.176    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    37.300 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.747    38.047    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507    38.496    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.482    38.978    
                         clock uncertainty           -0.236    38.742    
    SLICE_X6Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.695    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                         -38.047    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.895ns  (logic 2.837ns (31.894%)  route 6.058ns (68.106%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 29.040 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    29.040    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y44         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.478    29.518 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=8, routed)           0.689    30.208    mb_block_i/GameIP_0/inst/color_instance/player_pos[0]
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.301    30.509 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452    30.961    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124    31.085 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000    31.085    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.486 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.486    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.708 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934    32.642    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299    32.941 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403    33.344    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124    33.468 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000    33.468    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217    33.685 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809    34.494    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299    34.793 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.578    35.371    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I1_O)        0.124    35.495 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_67/O
                         net (fo=1, routed)           0.745    36.240    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_67_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124    36.364 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_27/O
                         net (fo=3, routed)           0.679    37.044    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_27_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I4_O)        0.124    37.168 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.768    37.935    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.449    38.438    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.482    38.920    
                         clock uncertainty           -0.236    38.684    
    SLICE_X10Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.645    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                         -37.935    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.953ns  (logic 2.326ns (25.981%)  route 6.627ns (74.019%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 29.029 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.558    29.029    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X14Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518    29.547 r  mb_block_i/GameIP_0/inst/game/state_reg[1]/Q
                         net (fo=27, routed)          1.456    31.003    mb_block_i/GameIP_0/inst/game/Q[1]
    SLICE_X8Y50          LUT5 (Prop_lut5_I2_O)        0.150    31.153 r  mb_block_i/GameIP_0/inst/game/i__carry__0_i_1/O
                         net (fo=1, routed)           0.699    31.852    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_2[0]
    SLICE_X7Y53          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.611    32.463 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry__0/O[1]
                         net (fo=3, routed)           0.535    32.998    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry__0_n_6
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.303    33.301 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__2/O
                         net (fo=1, routed)           0.466    33.767    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__2_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.891 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_231/O
                         net (fo=1, routed)           0.427    34.318    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.442 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.426    34.868    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.992 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.605    35.596    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.124    35.720 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694    36.414    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124    36.538 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.784    37.322    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    37.446 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.535    37.982    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514    38.503    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.482    38.985    
                         clock uncertainty           -0.236    38.749    
    SLICE_X2Y35          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.697    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                         -37.982    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.951ns  (logic 2.837ns (31.695%)  route 6.114ns (68.305%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 29.040 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    29.040    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y44         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.478    29.518 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=8, routed)           0.689    30.208    mb_block_i/GameIP_0/inst/color_instance/player_pos[0]
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.301    30.509 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452    30.961    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124    31.085 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000    31.085    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.486 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.486    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.708 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934    32.642    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299    32.941 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403    33.344    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124    33.468 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000    33.468    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217    33.685 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809    34.494    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299    34.793 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464    35.256    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124    35.380 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.761    36.142    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.124    36.266 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=5, routed)           0.916    37.182    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.124    37.306 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.686    37.991    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514    38.503    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.482    38.985    
                         clock uncertainty           -0.236    38.749    
    SLICE_X2Y35          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.710    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                         -37.991    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        8.617ns  (logic 2.326ns (26.995%)  route 6.291ns (73.005%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 29.029 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.558    29.029    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X14Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518    29.547 r  mb_block_i/GameIP_0/inst/game/state_reg[1]/Q
                         net (fo=27, routed)          1.456    31.003    mb_block_i/GameIP_0/inst/game/Q[1]
    SLICE_X8Y50          LUT5 (Prop_lut5_I2_O)        0.150    31.153 r  mb_block_i/GameIP_0/inst/game/i__carry__0_i_1/O
                         net (fo=1, routed)           0.699    31.852    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__2_2[0]
    SLICE_X7Y53          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.611    32.463 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry__0/O[1]
                         net (fo=3, routed)           0.535    32.998    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__2/i__carry__0_n_6
    SLICE_X6Y53          LUT6 (Prop_lut6_I5_O)        0.303    33.301 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__2/O
                         net (fo=1, routed)           0.466    33.767    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__2_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.124    33.891 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_231/O
                         net (fo=1, routed)           0.427    34.318    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.124    34.442 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.426    34.868    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I5_O)        0.124    34.992 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.605    35.596    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.124    35.720 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694    36.414    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124    36.538 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.651    37.190    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124    37.314 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.332    37.646    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X2Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.520    38.509    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/C
                         clock pessimism              0.482    38.991    
                         clock uncertainty           -0.236    38.755    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)       -0.045    38.710    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                         -37.646    
  -------------------------------------------------------------------
                         slack                                  1.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.307ns (24.776%)  route 0.932ns (75.224%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.048    -0.099 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_19/O
                         net (fo=13, routed)          0.474     0.375    mb_block_i/GameIP_0/inst/vga/srl[28].srl16_i
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.118     0.493 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.112     0.605    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X2Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.867    -0.840    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/C
                         clock pessimism              0.508    -0.332    
                         clock uncertainty            0.236    -0.096    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.052    -0.044    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.307ns (23.219%)  route 1.015ns (76.781%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.048    -0.099 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_19/O
                         net (fo=13, routed)          0.553     0.454    mb_block_i/GameIP_0/inst/vga/srl[28].srl16_i
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.118     0.572 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.116     0.688    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X3Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.867    -0.840    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X3Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/C
                         clock pessimism              0.508    -0.332    
                         clock uncertainty            0.236    -0.096    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.070    -0.026    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.319ns (21.948%)  route 1.134ns (78.052%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X14Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.470 f  mb_block_i/GameIP_0/inst/game/state_reg[3]/Q
                         net (fo=23, routed)          0.430    -0.040    mb_block_i/GameIP_0/inst/game/Q[3]
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.048     0.008 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_15/O
                         net (fo=3, routed)           0.451     0.459    mb_block_i/GameIP_0/inst/vga/srl[23].srl16_i
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.107     0.566 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.254     0.819    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.508    -0.338    
                         clock uncertainty            0.236    -0.102    
    SLICE_X2Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.006    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.319ns (21.429%)  route 1.170ns (78.571%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X14Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.470 f  mb_block_i/GameIP_0/inst/game/state_reg[3]/Q
                         net (fo=23, routed)          0.430    -0.040    mb_block_i/GameIP_0/inst/game/Q[3]
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.048     0.008 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_15/O
                         net (fo=3, routed)           0.412     0.420    mb_block_i/GameIP_0/inst/vga/srl[23].srl16_i
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.107     0.527 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.328     0.855    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.834    -0.873    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.508    -0.365    
                         clock uncertainty            0.236    -0.129    
    SLICE_X10Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.021    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.425ns (28.139%)  route 1.085ns (71.861%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X14Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.470 f  mb_block_i/GameIP_0/inst/game/state_reg[3]/Q
                         net (fo=23, routed)          0.430    -0.040    mb_block_i/GameIP_0/inst/game/Q[3]
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.048     0.008 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_15/O
                         net (fo=3, routed)           0.304     0.312    mb_block_i/GameIP_0/inst/vga/srl[23].srl16_i
    SLICE_X5Y48          LUT5 (Prop_lut5_I0_O)        0.106     0.418 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_34/O
                         net (fo=1, routed)           0.194     0.612    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_34_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.107     0.719 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.157     0.876    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X6Y48          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.865    -0.842    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y48          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/C
                         clock pessimism              0.508    -0.334    
                         clock uncertainty            0.236    -0.098    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.059    -0.039    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.307ns (19.195%)  route 1.292ns (80.805%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.048    -0.099 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_19/O
                         net (fo=13, routed)          0.576     0.476    mb_block_i/GameIP_0/inst/vga/srl[28].srl16_i
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.118     0.594 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.371     0.965    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.834    -0.873    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.508    -0.365    
                         clock uncertainty            0.236    -0.129    
    SLICE_X10Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.020    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.307ns (18.705%)  route 1.334ns (81.295%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.048    -0.099 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_19/O
                         net (fo=13, routed)          0.639     0.540    mb_block_i/GameIP_0/inst/vga/srl[28].srl16_i
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.118     0.658 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.349     1.007    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.834    -0.873    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.508    -0.365    
                         clock uncertainty            0.236    -0.129    
    SLICE_X10Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.027    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.467ns (28.311%)  route 1.183ns (71.689%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.602    -0.597    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204    -0.393 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.397     0.004    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/user_dout[7]
    SLICE_X6Y45          LUT3 (Prop_lut3_I2_O)        0.045     0.049 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_109/O
                         net (fo=12, routed)          0.186     0.235    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_109_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I4_O)        0.045     0.280 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_59/O
                         net (fo=1, routed)           0.000     0.280    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/rgb_values[22]
    SLICE_X4Y45          MUXF7 (Prop_muxf7_I1_O)      0.065     0.345 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_21/O
                         net (fo=1, routed)           0.343     0.688    mb_block_i/GameIP_0/inst/vga/srl[22].srl16_i
    SLICE_X3Y42          LUT6 (Prop_lut6_I2_O)        0.108     0.796 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.257     1.053    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.508    -0.338    
                         clock uncertainty            0.236    -0.102    
    SLICE_X2Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.008    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.466ns (28.079%)  route 1.194ns (71.921%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.602    -0.597    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204    -0.393 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.397     0.004    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/user_dout[7]
    SLICE_X6Y45          LUT3 (Prop_lut3_I2_O)        0.045     0.049 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_109/O
                         net (fo=12, routed)          0.166     0.215    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_109_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_84/O
                         net (fo=1, routed)           0.000     0.260    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/rgb_values[13]
    SLICE_X6Y44          MUXF7 (Prop_muxf7_I1_O)      0.064     0.324 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_37/O
                         net (fo=1, routed)           0.245     0.569    mb_block_i/GameIP_0/inst/vga/srl[37].srl16_i
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.108     0.677 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.386     1.063    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.855    -0.852    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.508    -0.344    
                         clock uncertainty            0.236    -0.108    
    SLICE_X6Y31          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.001    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.307ns (18.014%)  route 1.397ns (81.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.048    -0.099 r  mb_block_i/GameIP_0/inst/game/vga_to_hdmi_i_19/O
                         net (fo=13, routed)          0.856     0.757    mb_block_i/GameIP_0/inst/vga/srl[28].srl16_i
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.118     0.875 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.195     1.070    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.508    -0.338    
                         clock uncertainty            0.236    -0.102    
    SLICE_X2Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.007    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  1.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        18.704ns  (logic 6.422ns (34.334%)  route 12.282ns (65.666%))
  Logic Levels:           24  (CARRY4=6 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 118.496 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 99.092 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    99.092    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456    99.548 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=17, routed)          0.714   100.262    mb_block_i/GameIP_0/inst/Timer/seconds[12]
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124   100.386 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.597   100.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_1[0]
    SLICE_X4Y57          LUT4 (Prop_lut4_I3_O)        0.124   101.107 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_8/O
                         net (fo=1, routed)           0.000   101.107    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_0[0]
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.639 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.639    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   101.861 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=11, routed)          0.640   102.501    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[11][1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.299   102.800 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   102.800    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.350 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.350    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.684 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.683   104.367    mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM1_inferred__0/i__carry[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.303   104.670 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_6/O
                         net (fo=1, routed)           0.000   104.670    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_2[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   105.208 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=7, routed)           0.643   105.851    mb_block_i/GameIP_0/inst/Timer/CO[0]
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.310   106.161 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_17__0/O
                         net (fo=4, routed)           0.626   106.787    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_19__0
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.116   106.903 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_20/O
                         net (fo=5, routed)           0.332   107.235    mb_block_i/GameIP_0/inst/Timer/i__carry_i_14__0
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.328   107.563 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15__0/O
                         net (fo=9, routed)           0.680   108.244    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_3__1_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124   108.368 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_16/O
                         net (fo=1, routed)           0.655   109.023    mb_block_i/GameIP_0/inst/Timer/i__carry_i_6_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.124   109.147 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_11/O
                         net (fo=3, routed)           0.875   110.022    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19__0_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124   110.146 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9__0/O
                         net (fo=3, routed)           0.742   110.888    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124   111.012 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000   111.012    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_1[0]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.652 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry/O[3]
                         net (fo=3, routed)           0.847   112.499    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry_n_4
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.306   112.805 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1/O
                         net (fo=1, routed)           0.618   113.422    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124   113.546 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_234/O
                         net (fo=1, routed)           0.495   114.042    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_1
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124   114.166 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655   114.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124   114.945 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302   115.248    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124   115.372 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.662   116.034    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I0_O)        0.124   116.158 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_38/O
                         net (fo=1, routed)           0.500   116.658    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_38_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124   116.782 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           1.015   117.796    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507   118.496    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.397   118.893    
                         clock uncertainty           -0.226   118.667    
    SLICE_X6Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   118.615    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                        118.615    
                         arrival time                        -117.796    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        18.726ns  (logic 6.422ns (34.294%)  route 12.304ns (65.706%))
  Logic Levels:           24  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 118.503 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 99.092 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    99.092    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456    99.548 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=17, routed)          0.714   100.262    mb_block_i/GameIP_0/inst/Timer/seconds[12]
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124   100.386 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.597   100.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_1[0]
    SLICE_X4Y57          LUT4 (Prop_lut4_I3_O)        0.124   101.107 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_8/O
                         net (fo=1, routed)           0.000   101.107    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_0[0]
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.639 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.639    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   101.861 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=11, routed)          0.640   102.501    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[11][1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.299   102.800 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   102.800    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.350 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.350    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.684 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.683   104.367    mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM1_inferred__0/i__carry[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.303   104.670 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_6/O
                         net (fo=1, routed)           0.000   104.670    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_2[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   105.208 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=7, routed)           0.643   105.851    mb_block_i/GameIP_0/inst/Timer/CO[0]
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.310   106.161 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_17__0/O
                         net (fo=4, routed)           0.626   106.787    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_19__0
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.116   106.903 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_20/O
                         net (fo=5, routed)           0.332   107.235    mb_block_i/GameIP_0/inst/Timer/i__carry_i_14__0
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.328   107.563 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15__0/O
                         net (fo=9, routed)           0.680   108.244    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_3__1_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124   108.368 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_16/O
                         net (fo=1, routed)           0.655   109.023    mb_block_i/GameIP_0/inst/Timer/i__carry_i_6_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.124   109.147 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_11/O
                         net (fo=3, routed)           0.875   110.022    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19__0_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124   110.146 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9__0/O
                         net (fo=3, routed)           0.742   110.888    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124   111.012 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000   111.012    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_1[0]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.652 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry/O[3]
                         net (fo=3, routed)           0.847   112.499    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry_n_4
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.306   112.805 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1/O
                         net (fo=1, routed)           0.618   113.422    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124   113.546 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_234/O
                         net (fo=1, routed)           0.495   114.042    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_1
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124   114.166 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655   114.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124   114.945 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302   115.248    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124   115.372 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694   116.065    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124   116.189 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.780   116.969    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124   117.093 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.725   117.818    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514   118.503    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.397   118.900    
                         clock uncertainty           -0.226   118.674    
    SLICE_X2Y35          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018   118.656    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                        118.656    
                         arrival time                        -117.818    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        18.599ns  (logic 6.422ns (34.529%)  route 12.177ns (65.471%))
  Logic Levels:           24  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 118.438 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 99.092 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    99.092    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456    99.548 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=17, routed)          0.714   100.262    mb_block_i/GameIP_0/inst/Timer/seconds[12]
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124   100.386 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.597   100.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_1[0]
    SLICE_X4Y57          LUT4 (Prop_lut4_I3_O)        0.124   101.107 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_8/O
                         net (fo=1, routed)           0.000   101.107    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_0[0]
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.639 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.639    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   101.861 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=11, routed)          0.640   102.501    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[11][1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.299   102.800 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   102.800    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.350 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.350    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.684 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.683   104.367    mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM1_inferred__0/i__carry[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.303   104.670 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_6/O
                         net (fo=1, routed)           0.000   104.670    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_2[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   105.208 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=7, routed)           0.643   105.851    mb_block_i/GameIP_0/inst/Timer/CO[0]
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.310   106.161 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_17__0/O
                         net (fo=4, routed)           0.626   106.787    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_19__0
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.116   106.903 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_20/O
                         net (fo=5, routed)           0.332   107.235    mb_block_i/GameIP_0/inst/Timer/i__carry_i_14__0
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.328   107.563 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15__0/O
                         net (fo=9, routed)           0.680   108.244    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_3__1_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124   108.368 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_16/O
                         net (fo=1, routed)           0.655   109.023    mb_block_i/GameIP_0/inst/Timer/i__carry_i_6_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.124   109.147 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_11/O
                         net (fo=3, routed)           0.875   110.022    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19__0_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124   110.146 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9__0/O
                         net (fo=3, routed)           0.742   110.888    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124   111.012 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000   111.012    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_1[0]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.652 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry/O[3]
                         net (fo=3, routed)           0.847   112.499    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry_n_4
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.306   112.805 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1/O
                         net (fo=1, routed)           0.618   113.422    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124   113.546 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_234/O
                         net (fo=1, routed)           0.495   114.042    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_1
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124   114.166 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655   114.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124   114.945 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302   115.248    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124   115.372 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694   116.065    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124   116.189 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.477   116.667    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124   116.791 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.900   117.691    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.449   118.438    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.397   118.835    
                         clock uncertainty           -0.226   118.609    
    SLICE_X10Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   118.557    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                        118.557    
                         arrival time                        -117.691    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        18.652ns  (logic 6.422ns (34.430%)  route 12.230ns (65.570%))
  Logic Levels:           24  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 118.503 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 99.092 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    99.092    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456    99.548 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=17, routed)          0.714   100.262    mb_block_i/GameIP_0/inst/Timer/seconds[12]
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124   100.386 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.597   100.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_1[0]
    SLICE_X4Y57          LUT4 (Prop_lut4_I3_O)        0.124   101.107 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_8/O
                         net (fo=1, routed)           0.000   101.107    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_0[0]
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.639 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.639    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   101.861 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=11, routed)          0.640   102.501    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[11][1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.299   102.800 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   102.800    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.350 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.350    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.684 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.683   104.367    mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM1_inferred__0/i__carry[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.303   104.670 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_6/O
                         net (fo=1, routed)           0.000   104.670    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_2[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   105.208 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=7, routed)           0.643   105.851    mb_block_i/GameIP_0/inst/Timer/CO[0]
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.310   106.161 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_17__0/O
                         net (fo=4, routed)           0.626   106.787    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_19__0
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.116   106.903 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_20/O
                         net (fo=5, routed)           0.332   107.235    mb_block_i/GameIP_0/inst/Timer/i__carry_i_14__0
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.328   107.563 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15__0/O
                         net (fo=9, routed)           0.680   108.244    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_3__1_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124   108.368 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_16/O
                         net (fo=1, routed)           0.655   109.023    mb_block_i/GameIP_0/inst/Timer/i__carry_i_6_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.124   109.147 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_11/O
                         net (fo=3, routed)           0.875   110.022    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19__0_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124   110.146 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9__0/O
                         net (fo=3, routed)           0.742   110.888    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124   111.012 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000   111.012    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_1[0]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.652 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry/O[3]
                         net (fo=3, routed)           0.847   112.499    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry_n_4
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.306   112.805 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1/O
                         net (fo=1, routed)           0.618   113.422    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124   113.546 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_234/O
                         net (fo=1, routed)           0.495   114.042    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_1
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124   114.166 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655   114.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124   114.945 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302   115.248    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124   115.372 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694   116.065    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124   116.189 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.603   116.793    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124   116.917 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.828   117.744    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514   118.503    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.397   118.900    
                         clock uncertainty           -0.226   118.674    
    SLICE_X2Y35          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   118.627    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                        118.627    
                         arrival time                        -117.744    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        18.601ns  (logic 6.621ns (35.594%)  route 11.980ns (64.406%))
  Logic Levels:           24  (CARRY4=6 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 118.496 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 99.092 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    99.092    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456    99.548 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=17, routed)          0.714   100.262    mb_block_i/GameIP_0/inst/Timer/seconds[12]
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124   100.386 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.597   100.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_1[0]
    SLICE_X4Y57          LUT4 (Prop_lut4_I3_O)        0.124   101.107 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_8/O
                         net (fo=1, routed)           0.000   101.107    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_0[0]
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.639 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.639    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   101.861 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=11, routed)          0.640   102.501    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[11][1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.299   102.800 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   102.800    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.350 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.350    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.684 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.683   104.367    mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM1_inferred__0/i__carry[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.303   104.670 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_6/O
                         net (fo=1, routed)           0.000   104.670    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_2[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   105.208 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=7, routed)           0.643   105.851    mb_block_i/GameIP_0/inst/Timer/CO[0]
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.310   106.161 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_17__0/O
                         net (fo=4, routed)           0.626   106.787    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_19__0
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.116   106.903 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_20/O
                         net (fo=5, routed)           0.332   107.235    mb_block_i/GameIP_0/inst/Timer/i__carry_i_14__0
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.328   107.563 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15__0/O
                         net (fo=9, routed)           0.680   108.244    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_3__1_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124   108.368 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_16/O
                         net (fo=1, routed)           0.655   109.023    mb_block_i/GameIP_0/inst/Timer/i__carry_i_6_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.124   109.147 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_11/O
                         net (fo=3, routed)           0.875   110.022    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19__0_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124   110.146 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9__0/O
                         net (fo=3, routed)           0.742   110.888    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124   111.012 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000   111.012    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_1[0]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.652 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry/O[3]
                         net (fo=3, routed)           0.847   112.499    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry_n_4
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.306   112.805 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1/O
                         net (fo=1, routed)           0.618   113.422    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124   113.546 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_234/O
                         net (fo=1, routed)           0.495   114.042    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_1
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124   114.166 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655   114.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124   114.945 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302   115.248    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124   115.372 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.575   115.946    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.120   116.066 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_40/O
                         net (fo=1, routed)           0.553   116.619    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_40_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.327   116.946 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.747   117.693    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507   118.496    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.397   118.893    
                         clock uncertainty           -0.226   118.667    
    SLICE_X6Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   118.620    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                        118.620    
                         arrival time                        -117.693    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        18.499ns  (logic 6.422ns (34.715%)  route 12.077ns (65.285%))
  Logic Levels:           24  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 118.438 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 99.092 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    99.092    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456    99.548 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=17, routed)          0.714   100.262    mb_block_i/GameIP_0/inst/Timer/seconds[12]
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124   100.386 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.597   100.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_1[0]
    SLICE_X4Y57          LUT4 (Prop_lut4_I3_O)        0.124   101.107 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_8/O
                         net (fo=1, routed)           0.000   101.107    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_0[0]
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.639 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.639    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   101.861 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=11, routed)          0.640   102.501    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[11][1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.299   102.800 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   102.800    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.350 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.350    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.684 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.683   104.367    mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM1_inferred__0/i__carry[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.303   104.670 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_6/O
                         net (fo=1, routed)           0.000   104.670    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_2[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   105.208 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=7, routed)           0.643   105.851    mb_block_i/GameIP_0/inst/Timer/CO[0]
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.310   106.161 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_17__0/O
                         net (fo=4, routed)           0.626   106.787    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_19__0
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.116   106.903 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_20/O
                         net (fo=5, routed)           0.332   107.235    mb_block_i/GameIP_0/inst/Timer/i__carry_i_14__0
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.328   107.563 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15__0/O
                         net (fo=9, routed)           0.680   108.244    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_3__1_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124   108.368 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_16/O
                         net (fo=1, routed)           0.655   109.023    mb_block_i/GameIP_0/inst/Timer/i__carry_i_6_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.124   109.147 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_11/O
                         net (fo=3, routed)           0.875   110.022    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19__0_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124   110.146 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9__0/O
                         net (fo=3, routed)           0.742   110.888    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124   111.012 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000   111.012    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_1[0]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.652 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry/O[3]
                         net (fo=3, routed)           0.847   112.499    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry_n_4
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.306   112.805 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1/O
                         net (fo=1, routed)           0.618   113.422    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124   113.546 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_234/O
                         net (fo=1, routed)           0.495   114.042    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_1
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124   114.166 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655   114.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124   114.945 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302   115.248    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124   115.372 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694   116.065    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124   116.189 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.482   116.672    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124   116.796 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.795   117.591    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.449   118.438    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.397   118.835    
                         clock uncertainty           -0.226   118.609    
    SLICE_X10Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   118.562    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                        118.562    
                         arrival time                        -117.591    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        18.541ns  (logic 6.422ns (34.637%)  route 12.119ns (65.363%))
  Logic Levels:           24  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 118.503 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 99.092 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    99.092    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456    99.548 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=17, routed)          0.714   100.262    mb_block_i/GameIP_0/inst/Timer/seconds[12]
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124   100.386 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.597   100.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_1[0]
    SLICE_X4Y57          LUT4 (Prop_lut4_I3_O)        0.124   101.107 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_8/O
                         net (fo=1, routed)           0.000   101.107    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_0[0]
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.639 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.639    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   101.861 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=11, routed)          0.640   102.501    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[11][1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.299   102.800 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   102.800    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.350 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.350    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.684 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.683   104.367    mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM1_inferred__0/i__carry[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.303   104.670 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_6/O
                         net (fo=1, routed)           0.000   104.670    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_2[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   105.208 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=7, routed)           0.643   105.851    mb_block_i/GameIP_0/inst/Timer/CO[0]
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.310   106.161 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_17__0/O
                         net (fo=4, routed)           0.626   106.787    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_19__0
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.116   106.903 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_20/O
                         net (fo=5, routed)           0.332   107.235    mb_block_i/GameIP_0/inst/Timer/i__carry_i_14__0
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.328   107.563 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15__0/O
                         net (fo=9, routed)           0.680   108.244    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_3__1_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124   108.368 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_16/O
                         net (fo=1, routed)           0.655   109.023    mb_block_i/GameIP_0/inst/Timer/i__carry_i_6_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.124   109.147 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_11/O
                         net (fo=3, routed)           0.875   110.022    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19__0_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124   110.146 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9__0/O
                         net (fo=3, routed)           0.742   110.888    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124   111.012 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000   111.012    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_1[0]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.652 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry/O[3]
                         net (fo=3, routed)           0.847   112.499    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry_n_4
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.306   112.805 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1/O
                         net (fo=1, routed)           0.618   113.422    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124   113.546 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_234/O
                         net (fo=1, routed)           0.495   114.042    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_1
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124   114.166 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655   114.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124   114.945 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302   115.248    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124   115.372 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694   116.065    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124   116.189 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.784   116.973    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124   117.097 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.535   117.633    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514   118.503    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.397   118.900    
                         clock uncertainty           -0.226   118.674    
    SLICE_X2Y35          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   118.622    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                        118.622    
                         arrival time                        -117.633    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        18.205ns  (logic 6.422ns (35.277%)  route 11.783ns (64.723%))
  Logic Levels:           24  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 118.509 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 99.092 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    99.092    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456    99.548 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=17, routed)          0.714   100.262    mb_block_i/GameIP_0/inst/Timer/seconds[12]
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124   100.386 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.597   100.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_1[0]
    SLICE_X4Y57          LUT4 (Prop_lut4_I3_O)        0.124   101.107 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_8/O
                         net (fo=1, routed)           0.000   101.107    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_0[0]
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.639 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.639    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   101.861 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=11, routed)          0.640   102.501    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[11][1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.299   102.800 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   102.800    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.350 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.350    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.684 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.683   104.367    mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM1_inferred__0/i__carry[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.303   104.670 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_6/O
                         net (fo=1, routed)           0.000   104.670    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_2[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   105.208 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=7, routed)           0.643   105.851    mb_block_i/GameIP_0/inst/Timer/CO[0]
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.310   106.161 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_17__0/O
                         net (fo=4, routed)           0.626   106.787    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_19__0
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.116   106.903 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_20/O
                         net (fo=5, routed)           0.332   107.235    mb_block_i/GameIP_0/inst/Timer/i__carry_i_14__0
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.328   107.563 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15__0/O
                         net (fo=9, routed)           0.680   108.244    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_3__1_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124   108.368 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_16/O
                         net (fo=1, routed)           0.655   109.023    mb_block_i/GameIP_0/inst/Timer/i__carry_i_6_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.124   109.147 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_11/O
                         net (fo=3, routed)           0.875   110.022    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19__0_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124   110.146 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9__0/O
                         net (fo=3, routed)           0.742   110.888    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124   111.012 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000   111.012    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_1[0]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.652 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry/O[3]
                         net (fo=3, routed)           0.847   112.499    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry_n_4
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.306   112.805 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1/O
                         net (fo=1, routed)           0.618   113.422    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124   113.546 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_234/O
                         net (fo=1, routed)           0.495   114.042    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_1
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124   114.166 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655   114.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124   114.945 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302   115.248    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124   115.372 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694   116.065    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124   116.189 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.651   116.841    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124   116.965 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.332   117.297    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X2Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.520   118.509    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/C
                         clock pessimism              0.397   118.906    
                         clock uncertainty           -0.226   118.680    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)       -0.045   118.635    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                        118.635    
                         arrival time                        -117.297    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        17.937ns  (logic 6.422ns (35.804%)  route 11.515ns (64.196%))
  Logic Levels:           24  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 118.509 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 99.092 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    99.092    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456    99.548 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=17, routed)          0.714   100.262    mb_block_i/GameIP_0/inst/Timer/seconds[12]
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124   100.386 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.597   100.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_1[0]
    SLICE_X4Y57          LUT4 (Prop_lut4_I3_O)        0.124   101.107 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_8/O
                         net (fo=1, routed)           0.000   101.107    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_0[0]
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.639 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.639    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   101.861 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=11, routed)          0.640   102.501    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[11][1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.299   102.800 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   102.800    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.350 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.350    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.684 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.683   104.367    mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM1_inferred__0/i__carry[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.303   104.670 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_6/O
                         net (fo=1, routed)           0.000   104.670    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_2[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   105.208 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=7, routed)           0.643   105.851    mb_block_i/GameIP_0/inst/Timer/CO[0]
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.310   106.161 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_17__0/O
                         net (fo=4, routed)           0.626   106.787    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_19__0
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.116   106.903 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_20/O
                         net (fo=5, routed)           0.332   107.235    mb_block_i/GameIP_0/inst/Timer/i__carry_i_14__0
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.328   107.563 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15__0/O
                         net (fo=9, routed)           0.680   108.244    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_3__1_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124   108.368 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_16/O
                         net (fo=1, routed)           0.655   109.023    mb_block_i/GameIP_0/inst/Timer/i__carry_i_6_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.124   109.147 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_11/O
                         net (fo=3, routed)           0.875   110.022    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19__0_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124   110.146 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9__0/O
                         net (fo=3, routed)           0.742   110.888    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124   111.012 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000   111.012    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_1[0]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.652 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry/O[3]
                         net (fo=3, routed)           0.847   112.499    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry_n_4
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.306   112.805 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1/O
                         net (fo=1, routed)           0.618   113.422    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124   113.546 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_234/O
                         net (fo=1, routed)           0.495   114.042    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_1
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124   114.166 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655   114.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124   114.945 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302   115.248    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124   115.372 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.694   116.065    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124   116.189 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.336   116.526    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124   116.650 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.379   117.029    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X3Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.520   118.509    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X3Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/C
                         clock pessimism              0.397   118.906    
                         clock uncertainty           -0.226   118.680    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)       -0.067   118.613    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                        118.613    
                         arrival time                        -117.029    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@120.000ns - clk_out3_clk_wiz_0_1 rise@100.000ns)
  Data Path Delay:        17.926ns  (logic 6.298ns (35.133%)  route 11.628ns (64.867%))
  Logic Levels:           23  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 118.503 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 99.092 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   101.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    99.046    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    95.714 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    97.375    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    97.471 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    99.092    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456    99.548 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=17, routed)          0.714   100.262    mb_block_i/GameIP_0/inst/Timer/seconds[12]
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.124   100.386 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_4/O
                         net (fo=2, routed)           0.597   100.983    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]_1[0]
    SLICE_X4Y57          LUT4 (Prop_lut4_I3_O)        0.124   101.107 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__4_carry__1_i_8/O
                         net (fo=1, routed)           0.000   101.107    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_0[0]
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   101.639 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1/CO[3]
                         net (fo=1, routed)           0.000   101.639    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   101.861 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__4_carry__2/O[0]
                         net (fo=11, routed)          0.640   102.501    mb_block_i/GameIP_0/inst/color_instance/bot_draw/seconds_reg[11][1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.299   102.800 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3/O
                         net (fo=1, routed)           0.000   102.800    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.350 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0/CO[3]
                         net (fo=1, routed)           0.000   103.350    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.684 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__42_carry__1/O[1]
                         net (fo=3, routed)           0.683   104.367    mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM1_inferred__0/i__carry[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.303   104.670 r  mb_block_i/GameIP_0/inst/Timer/BOTTOM_NUM5__70_carry__1_i_6/O
                         net (fo=1, routed)           0.000   104.670    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_5__1_2[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   105.208 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM5__70_carry__1/CO[2]
                         net (fo=7, routed)           0.643   105.851    mb_block_i/GameIP_0/inst/Timer/CO[0]
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.310   106.161 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_17__0/O
                         net (fo=4, routed)           0.626   106.787    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_19__0
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.116   106.903 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_20/O
                         net (fo=5, routed)           0.332   107.235    mb_block_i/GameIP_0/inst/Timer/i__carry_i_14__0
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.328   107.563 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_15__0/O
                         net (fo=9, routed)           0.680   108.244    mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry__0_i_3__1_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.124   108.368 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/i__carry_i_16/O
                         net (fo=1, routed)           0.655   109.023    mb_block_i/GameIP_0/inst/Timer/i__carry_i_6_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.124   109.147 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_11/O
                         net (fo=3, routed)           0.875   110.022    mb_block_i/GameIP_0/inst/Timer/i__carry_i_19__0_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124   110.146 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_9__0/O
                         net (fo=3, routed)           0.742   110.888    mb_block_i/GameIP_0/inst/Timer/i__carry_i_12__0
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.124   111.012 r  mb_block_i/GameIP_0/inst/Timer/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000   111.012    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_1[0]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.652 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry/O[3]
                         net (fo=3, routed)           0.847   112.499    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__1/i__carry_n_4
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.306   112.805 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1/O
                         net (fo=1, routed)           0.618   113.422    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__1_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.124   113.546 f  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_234/O
                         net (fo=1, routed)           0.495   114.042    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_1
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124   114.166 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91/O
                         net (fo=1, routed)           0.655   114.821    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_91_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.124   114.945 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.302   115.248    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_43_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124   115.372 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.837   116.209    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124   116.333 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.686   117.018    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    N15                                               0.000   120.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   120.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   121.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   115.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457   118.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   115.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514   118.503    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.397   118.900    
                         clock uncertainty           -0.226   118.674    
    SLICE_X2Y35          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039   118.635    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                        118.635    
                         arrival time                        -117.018    
  -------------------------------------------------------------------
                         slack                                  1.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.583ns (26.296%)  route 1.634ns (73.704%))
  Logic Levels:           8  (CARRY4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/Q
                         net (fo=11, routed)          0.297    -0.171    mb_block_i/GameIP_0/inst/Timer/seconds[2]
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    -0.126    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__3_2[1]
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.061 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.161     0.100    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0_n_6
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.107     0.207 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3/O
                         net (fo=1, routed)           0.122     0.329    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3_n_0
    SLICE_X6Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.374 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_228/O
                         net (fo=1, routed)           0.142     0.516    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_1
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.561 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88/O
                         net (fo=1, routed)           0.113     0.674    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.045     0.719 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.209     0.927    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.045     0.972 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.337     1.309    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.354 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.254     1.608    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.554    -0.292    
                         clock uncertainty            0.226    -0.066    
    SLICE_X2Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.042    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.583ns (26.421%)  route 1.624ns (73.579%))
  Logic Levels:           8  (CARRY4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/Q
                         net (fo=11, routed)          0.297    -0.171    mb_block_i/GameIP_0/inst/Timer/seconds[2]
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    -0.126    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__3_2[1]
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.061 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.161     0.100    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0_n_6
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.107     0.207 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3/O
                         net (fo=1, routed)           0.122     0.329    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3_n_0
    SLICE_X6Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.374 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_228/O
                         net (fo=1, routed)           0.142     0.516    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_1
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.561 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88/O
                         net (fo=1, routed)           0.113     0.674    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.045     0.719 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.209     0.927    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.045     0.972 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.252     1.225    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.270 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.328     1.597    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.834    -0.873    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.554    -0.319    
                         clock uncertainty            0.226    -0.093    
    SLICE_X10Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.015    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.598ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.628ns (28.318%)  route 1.590ns (71.682%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/Q
                         net (fo=11, routed)          0.297    -0.171    mb_block_i/GameIP_0/inst/Timer/seconds[2]
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    -0.126    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__3_2[1]
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.061 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.161     0.100    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0_n_6
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.107     0.207 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3/O
                         net (fo=1, routed)           0.122     0.329    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3_n_0
    SLICE_X6Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.374 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_228/O
                         net (fo=1, routed)           0.142     0.516    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_1
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.561 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88/O
                         net (fo=1, routed)           0.113     0.674    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.045     0.719 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.209     0.927    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.045     0.972 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.285     1.257    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.045     1.302 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.145     1.448    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.045     1.493 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.116     1.609    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X3Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.867    -0.840    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X3Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/C
                         clock pessimism              0.554    -0.286    
                         clock uncertainty            0.226    -0.060    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.070     0.010    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.628ns (27.477%)  route 1.658ns (72.523%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/Q
                         net (fo=11, routed)          0.297    -0.171    mb_block_i/GameIP_0/inst/Timer/seconds[2]
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    -0.126    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__3_2[1]
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.061 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.161     0.100    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0_n_6
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.107     0.207 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3/O
                         net (fo=1, routed)           0.122     0.329    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3_n_0
    SLICE_X6Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.374 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_228/O
                         net (fo=1, routed)           0.142     0.516    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_1
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.561 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88/O
                         net (fo=1, routed)           0.113     0.674    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.045     0.719 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.209     0.927    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.045     0.972 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.285     1.257    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.045     1.302 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.217     1.520    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.045     1.565 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.112     1.676    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X2Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.867    -0.840    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/C
                         clock pessimism              0.554    -0.286    
                         clock uncertainty            0.226    -0.060    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.052    -0.008    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.795ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.628ns (25.655%)  route 1.820ns (74.345%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/Q
                         net (fo=11, routed)          0.297    -0.171    mb_block_i/GameIP_0/inst/Timer/seconds[2]
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    -0.126    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__3_2[1]
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.061 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.161     0.100    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0_n_6
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.107     0.207 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3/O
                         net (fo=1, routed)           0.122     0.329    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3_n_0
    SLICE_X6Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.374 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_228/O
                         net (fo=1, routed)           0.142     0.516    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_1
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.561 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88/O
                         net (fo=1, routed)           0.113     0.674    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.045     0.719 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.209     0.927    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.045     0.972 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.285     1.257    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.045     1.302 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.296     1.598    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.045     1.643 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.195     1.839    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.554    -0.292    
                         clock uncertainty            0.226    -0.066    
    SLICE_X2Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.043    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.809ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.699ns (28.551%)  route 1.749ns (71.449%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/Q
                         net (fo=11, routed)          0.297    -0.171    mb_block_i/GameIP_0/inst/Timer/seconds[2]
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    -0.126    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__3_2[1]
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.061 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.161     0.100    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0_n_6
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.107     0.207 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3/O
                         net (fo=1, routed)           0.122     0.329    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3_n_0
    SLICE_X6Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.374 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_228/O
                         net (fo=1, routed)           0.142     0.516    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_1
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.561 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88/O
                         net (fo=1, routed)           0.113     0.674    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.045     0.719 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.209     0.927    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.045     0.972 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.230     1.202    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.051     1.253 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_40/O
                         net (fo=1, routed)           0.206     1.459    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_40_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.110     1.569 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.270     1.839    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.855    -0.852    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.554    -0.298    
                         clock uncertainty            0.226    -0.072    
    SLICE_X6Y31          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.030    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.628ns (25.137%)  route 1.870ns (74.863%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/Q
                         net (fo=11, routed)          0.297    -0.171    mb_block_i/GameIP_0/inst/Timer/seconds[2]
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    -0.126    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__3_2[1]
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.061 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.161     0.100    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0_n_6
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.107     0.207 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3/O
                         net (fo=1, routed)           0.122     0.329    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3_n_0
    SLICE_X6Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.374 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_228/O
                         net (fo=1, routed)           0.142     0.516    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_1
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.561 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88/O
                         net (fo=1, routed)           0.113     0.674    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.045     0.719 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.209     0.927    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.045     0.972 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.282     1.255    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I0_O)        0.045     1.300 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_38/O
                         net (fo=1, routed)           0.159     1.459    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_38_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.045     1.504 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.386     1.889    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.855    -0.852    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.554    -0.298    
                         clock uncertainty            0.226    -0.072    
    SLICE_X6Y31          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.037    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.862ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.628ns (25.047%)  route 1.879ns (74.953%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/Q
                         net (fo=11, routed)          0.297    -0.171    mb_block_i/GameIP_0/inst/Timer/seconds[2]
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    -0.126    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__3_2[1]
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.061 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.161     0.100    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0_n_6
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.107     0.207 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3/O
                         net (fo=1, routed)           0.122     0.329    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3_n_0
    SLICE_X6Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.374 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_228/O
                         net (fo=1, routed)           0.142     0.516    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_1
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.561 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88/O
                         net (fo=1, routed)           0.113     0.674    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.045     0.719 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.209     0.927    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.045     0.972 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.285     1.257    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.045     1.302 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.236     1.539    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.045     1.584 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.315     1.898    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.554    -0.292    
                         clock uncertainty            0.226    -0.066    
    SLICE_X2Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.036    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.871ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.628ns (25.037%)  route 1.880ns (74.963%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/Q
                         net (fo=11, routed)          0.297    -0.171    mb_block_i/GameIP_0/inst/Timer/seconds[2]
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    -0.126    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__3_2[1]
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.061 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.161     0.100    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0_n_6
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.107     0.207 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3/O
                         net (fo=1, routed)           0.122     0.329    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3_n_0
    SLICE_X6Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.374 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_228/O
                         net (fo=1, routed)           0.142     0.516    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_1
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.561 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88/O
                         net (fo=1, routed)           0.113     0.674    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.045     0.719 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.209     0.927    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.045     0.972 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.285     1.257    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.045     1.302 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.295     1.597    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.045     1.642 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.257     1.899    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.554    -0.292    
                         clock uncertainty            0.226    -0.066    
    SLICE_X2Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.028    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.900ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.628ns (24.939%)  route 1.890ns (75.061%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/Q
                         net (fo=11, routed)          0.297    -0.171    mb_block_i/GameIP_0/inst/Timer/seconds[2]
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  mb_block_i/GameIP_0/inst/Timer/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    -0.126    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b0__3_2[1]
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.061 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0/O[1]
                         net (fo=3, routed)           0.161     0.100    mb_block_i/GameIP_0/inst/color_instance/bot_draw/BOTTOM_NUM1_inferred__4/i__carry__0_n_6
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.107     0.207 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3/O
                         net (fo=1, routed)           0.122     0.329    mb_block_i/GameIP_0/inst/color_instance/bot_draw/g0_b2__3_n_0
    SLICE_X6Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.374 r  mb_block_i/GameIP_0/inst/color_instance/bot_draw/vga_to_hdmi_i_228/O
                         net (fo=1, routed)           0.142     0.516    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_1
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.561 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88/O
                         net (fo=1, routed)           0.113     0.674    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_88_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.045     0.719 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.209     0.927    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.045     0.972 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=5, routed)           0.285     1.257    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_14_n_0
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.045     1.302 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=7, routed)           0.212     1.515    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_22_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.560 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.349     1.909    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.834    -0.873    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.554    -0.319    
                         clock uncertainty            0.226    -0.093    
    SLICE_X10Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.009    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  1.900    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        6.527ns  (logic 0.580ns (8.886%)  route 5.947ns (91.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 89.038 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    89.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    89.494 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.161    93.656    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.124    93.780 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          1.786    95.565    mb_block_i/GameIP_0/inst/Timer/reset_ah
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.253    98.723    
    SLICE_X5Y60          FDRE (Setup_fdre_C_R)       -0.429    98.294    mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]
  -------------------------------------------------------------------
                         required time                         98.294    
                         arrival time                         -95.565    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        6.527ns  (logic 0.580ns (8.886%)  route 5.947ns (91.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 89.038 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    89.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    89.494 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.161    93.656    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.124    93.780 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          1.786    95.565    mb_block_i/GameIP_0/inst/Timer/reset_ah
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.253    98.723    
    SLICE_X5Y60          FDRE (Setup_fdre_C_R)       -0.429    98.294    mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]
  -------------------------------------------------------------------
                         required time                         98.294    
                         arrival time                         -95.565    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        6.527ns  (logic 0.580ns (8.886%)  route 5.947ns (91.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 89.038 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    89.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    89.494 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.161    93.656    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.124    93.780 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          1.786    95.565    mb_block_i/GameIP_0/inst/Timer/reset_ah
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.253    98.723    
    SLICE_X5Y60          FDRE (Setup_fdre_C_R)       -0.429    98.294    mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]
  -------------------------------------------------------------------
                         required time                         98.294    
                         arrival time                         -95.565    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        6.527ns  (logic 0.580ns (8.886%)  route 5.947ns (91.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 89.038 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    89.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    89.494 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.161    93.656    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.124    93.780 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          1.786    95.565    mb_block_i/GameIP_0/inst/Timer/reset_ah
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.253    98.723    
    SLICE_X5Y60          FDRE (Setup_fdre_C_R)       -0.429    98.294    mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]
  -------------------------------------------------------------------
                         required time                         98.294    
                         arrival time                         -95.565    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        6.389ns  (logic 0.580ns (9.079%)  route 5.809ns (90.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 89.038 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    89.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    89.494 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.161    93.656    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.124    93.780 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          1.647    95.427    mb_block_i/GameIP_0/inst/Timer/reset_ah
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.253    98.723    
    SLICE_X5Y59          FDRE (Setup_fdre_C_R)       -0.429    98.294    mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]
  -------------------------------------------------------------------
                         required time                         98.294    
                         arrival time                         -95.427    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        6.389ns  (logic 0.580ns (9.079%)  route 5.809ns (90.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 89.038 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    89.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    89.494 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.161    93.656    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.124    93.780 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          1.647    95.427    mb_block_i/GameIP_0/inst/Timer/reset_ah
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.253    98.723    
    SLICE_X5Y59          FDRE (Setup_fdre_C_R)       -0.429    98.294    mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]
  -------------------------------------------------------------------
                         required time                         98.294    
                         arrival time                         -95.427    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        6.389ns  (logic 0.580ns (9.079%)  route 5.809ns (90.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 89.038 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    89.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    89.494 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.161    93.656    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.124    93.780 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          1.647    95.427    mb_block_i/GameIP_0/inst/Timer/reset_ah
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.253    98.723    
    SLICE_X5Y59          FDRE (Setup_fdre_C_R)       -0.429    98.294    mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]
  -------------------------------------------------------------------
                         required time                         98.294    
                         arrival time                         -95.427    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        6.389ns  (logic 0.580ns (9.079%)  route 5.809ns (90.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 89.038 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    89.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    89.494 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.161    93.656    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.124    93.780 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          1.647    95.427    mb_block_i/GameIP_0/inst/Timer/reset_ah
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.505    98.493    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/C
                         clock pessimism              0.482    98.976    
                         clock uncertainty           -0.253    98.723    
    SLICE_X5Y59          FDRE (Setup_fdre_C_R)       -0.429    98.294    mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]
  -------------------------------------------------------------------
                         required time                         98.294    
                         arrival time                         -95.427    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        6.240ns  (logic 0.580ns (9.295%)  route 5.660ns (90.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 89.038 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    89.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    89.494 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.161    93.656    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.124    93.780 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          1.499    95.279    mb_block_i/GameIP_0/inst/Timer/reset_ah
    SLICE_X5Y58          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.506    98.494    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y58          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/C
                         clock pessimism              0.482    98.977    
                         clock uncertainty           -0.253    98.724    
    SLICE_X5Y58          FDRE (Setup_fdre_C_R)       -0.429    98.295    mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                         -95.279    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@90.000ns)
  Data Path Delay:        6.240ns  (logic 0.580ns (9.295%)  route 5.660ns (90.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 89.038 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     90.000    90.000 r  
    N15                                               0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    91.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    87.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    89.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    89.494 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.161    93.656    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.124    93.780 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          1.499    95.279    mb_block_i/GameIP_0/inst/Timer/reset_ah
    SLICE_X5Y58          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    98.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    95.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    96.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    96.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.506    98.494    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y58          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                         clock pessimism              0.482    98.977    
                         clock uncertainty           -0.253    98.724    
    SLICE_X5Y58          FDRE (Setup_fdre_C_R)       -0.429    98.295    mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         98.295    
                         arrival time                         -95.279    
  -------------------------------------------------------------------
                         slack                                  3.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.092%)  route 0.527ns (73.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I2_O)        0.045    -0.102 r  mb_block_i/GameIP_0/inst/game/internal_clk[0]_i_2/O
                         net (fo=22, routed)          0.181     0.079    mb_block_i/GameIP_0/inst/Timer/next_state2
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.837    -0.870    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]/C
                         clock pessimism              0.508    -0.362    
                         clock uncertainty            0.253    -0.109    
    SLICE_X10Y48         FDRE (Hold_fdre_C_CE)       -0.016    -0.125    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[0]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.092%)  route 0.527ns (73.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I2_O)        0.045    -0.102 r  mb_block_i/GameIP_0/inst/game/internal_clk[0]_i_2/O
                         net (fo=22, routed)          0.181     0.079    mb_block_i/GameIP_0/inst/Timer/next_state2
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.837    -0.870    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]/C
                         clock pessimism              0.508    -0.362    
                         clock uncertainty            0.253    -0.109    
    SLICE_X10Y48         FDRE (Hold_fdre_C_CE)       -0.016    -0.125    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[1]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.092%)  route 0.527ns (73.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I2_O)        0.045    -0.102 r  mb_block_i/GameIP_0/inst/game/internal_clk[0]_i_2/O
                         net (fo=22, routed)          0.181     0.079    mb_block_i/GameIP_0/inst/Timer/next_state2
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.837    -0.870    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]/C
                         clock pessimism              0.508    -0.362    
                         clock uncertainty            0.253    -0.109    
    SLICE_X10Y48         FDRE (Hold_fdre_C_CE)       -0.016    -0.125    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[2]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.092%)  route 0.527ns (73.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I2_O)        0.045    -0.102 r  mb_block_i/GameIP_0/inst/game/internal_clk[0]_i_2/O
                         net (fo=22, routed)          0.181     0.079    mb_block_i/GameIP_0/inst/Timer/next_state2
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.837    -0.870    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y48         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[3]/C
                         clock pessimism              0.508    -0.362    
                         clock uncertainty            0.253    -0.109    
    SLICE_X10Y48         FDRE (Hold_fdre_C_CE)       -0.016    -0.125    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.512%)  route 0.573ns (75.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I2_O)        0.045    -0.102 r  mb_block_i/GameIP_0/inst/game/internal_clk[0]_i_2/O
                         net (fo=22, routed)          0.227     0.125    mb_block_i/GameIP_0/inst/Timer/next_state2
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.837    -0.870    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]/C
                         clock pessimism              0.508    -0.362    
                         clock uncertainty            0.253    -0.109    
    SLICE_X10Y49         FDRE (Hold_fdre_C_CE)       -0.016    -0.125    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[4]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.512%)  route 0.573ns (75.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I2_O)        0.045    -0.102 r  mb_block_i/GameIP_0/inst/game/internal_clk[0]_i_2/O
                         net (fo=22, routed)          0.227     0.125    mb_block_i/GameIP_0/inst/Timer/next_state2
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.837    -0.870    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[5]/C
                         clock pessimism              0.508    -0.362    
                         clock uncertainty            0.253    -0.109    
    SLICE_X10Y49         FDRE (Hold_fdre_C_CE)       -0.016    -0.125    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[5]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.512%)  route 0.573ns (75.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I2_O)        0.045    -0.102 r  mb_block_i/GameIP_0/inst/game/internal_clk[0]_i_2/O
                         net (fo=22, routed)          0.227     0.125    mb_block_i/GameIP_0/inst/Timer/next_state2
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.837    -0.870    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]/C
                         clock pessimism              0.508    -0.362    
                         clock uncertainty            0.253    -0.109    
    SLICE_X10Y49         FDRE (Hold_fdre_C_CE)       -0.016    -0.125    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[6]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.512%)  route 0.573ns (75.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I2_O)        0.045    -0.102 r  mb_block_i/GameIP_0/inst/game/internal_clk[0]_i_2/O
                         net (fo=22, routed)          0.227     0.125    mb_block_i/GameIP_0/inst/Timer/next_state2
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.837    -0.870    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[7]/C
                         clock pessimism              0.508    -0.362    
                         clock uncertainty            0.253    -0.109    
    SLICE_X10Y49         FDRE (Hold_fdre_C_CE)       -0.016    -0.125    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[7]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.747%)  route 0.597ns (76.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I2_O)        0.045    -0.102 r  mb_block_i/GameIP_0/inst/game/internal_clk[0]_i_2/O
                         net (fo=22, routed)          0.251     0.149    mb_block_i/GameIP_0/inst/Timer/next_state2
    SLICE_X10Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.834    -0.872    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]/C
                         clock pessimism              0.508    -0.364    
                         clock uncertainty            0.253    -0.111    
    SLICE_X10Y50         FDRE (Hold_fdre_C_CE)       -0.016    -0.127    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[10]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.747%)  route 0.597ns (76.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.565    -0.634    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X15Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/game/state_reg[0]/Q
                         net (fo=28, routed)          0.346    -0.147    mb_block_i/GameIP_0/inst/game/Q[0]
    SLICE_X8Y48          LUT4 (Prop_lut4_I2_O)        0.045    -0.102 r  mb_block_i/GameIP_0/inst/game/internal_clk[0]_i_2/O
                         net (fo=22, routed)          0.251     0.149    mb_block_i/GameIP_0/inst/Timer/next_state2
    SLICE_X10Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.834    -0.872    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X10Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]/C
                         clock pessimism              0.508    -0.364    
                         clock uncertainty            0.253    -0.111    
    SLICE_X10Y50         FDRE (Hold_fdre_C_CE)       -0.016    -0.127    mb_block_i/GameIP_0/inst/Timer/internal_clk_reg[11]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.276    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        6.705ns  (logic 0.580ns (8.651%)  route 6.125ns (91.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 29.038 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    29.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    29.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.347    33.841    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.124    33.965 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.778    35.743    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y26          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.504    38.493    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y26          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.482    38.975    
                         clock uncertainty           -0.236    38.739    
    SLICE_X1Y26          FDCE (Recov_fdce_C_CLR)     -0.405    38.334    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.334    
                         arrival time                         -35.743    
  -------------------------------------------------------------------
                         slack                                  2.591    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        6.755ns  (logic 0.580ns (8.586%)  route 6.175ns (91.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 29.038 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    29.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    29.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.347    33.841    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.124    33.965 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.828    35.793    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y26          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.504    38.493    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y26          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.482    38.975    
                         clock uncertainty           -0.236    38.739    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.319    38.420    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.420    
                         arrival time                         -35.793    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        6.755ns  (logic 0.580ns (8.586%)  route 6.175ns (91.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 29.038 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    29.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    29.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.347    33.841    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.124    33.965 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.828    35.793    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y26          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.504    38.493    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y26          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.482    38.975    
                         clock uncertainty           -0.236    38.739    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.319    38.420    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.420    
                         arrival time                         -35.793    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        6.626ns  (logic 0.580ns (8.753%)  route 6.046ns (91.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 29.038 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    29.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    29.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.347    33.841    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.124    33.965 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.700    35.665    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y23          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.504    38.493    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/C
                         clock pessimism              0.482    38.975    
                         clock uncertainty           -0.236    38.739    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    38.334    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         38.334    
                         arrival time                         -35.665    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        6.626ns  (logic 0.580ns (8.753%)  route 6.046ns (91.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 29.038 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    29.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    29.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.347    33.841    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.124    33.965 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.700    35.665    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y23          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.504    38.493    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/C
                         clock pessimism              0.482    38.975    
                         clock uncertainty           -0.236    38.739    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    38.334    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         38.334    
                         arrival time                         -35.665    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        6.626ns  (logic 0.580ns (8.753%)  route 6.046ns (91.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 29.038 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    29.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    29.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.347    33.841    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.124    33.965 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.700    35.665    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y22          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.505    38.494    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y22          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[0]/C
                         clock pessimism              0.482    38.976    
                         clock uncertainty           -0.236    38.740    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    38.335    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                         -35.665    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        6.626ns  (logic 0.580ns (8.753%)  route 6.046ns (91.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 29.038 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    29.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    29.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.347    33.841    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.124    33.965 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.700    35.665    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y22          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.505    38.494    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y22          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/C
                         clock pessimism              0.482    38.976    
                         clock uncertainty           -0.236    38.740    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    38.335    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                         -35.665    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        6.626ns  (logic 0.580ns (8.753%)  route 6.046ns (91.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 29.038 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    29.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    29.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.347    33.841    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.124    33.965 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.700    35.665    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y22          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.505    38.494    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y22          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[2]/C
                         clock pessimism              0.482    38.976    
                         clock uncertainty           -0.236    38.740    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    38.335    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                         -35.665    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        6.626ns  (logic 0.580ns (8.753%)  route 6.046ns (91.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 29.038 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    29.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    29.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.347    33.841    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.124    33.965 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.700    35.665    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y22          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.505    38.494    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y22          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[5]/C
                         clock pessimism              0.482    38.976    
                         clock uncertainty           -0.236    38.740    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    38.335    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                         -35.665    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 0.580ns (8.849%)  route 5.974ns (91.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 29.038 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    29.038    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456    29.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.347    33.841    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.124    33.965 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.628    35.593    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y25          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    38.446    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.502    38.491    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y25          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.482    38.973    
                         clock uncertainty           -0.236    38.737    
    SLICE_X1Y25          FDCE (Recov_fdce_C_CLR)     -0.405    38.332    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                         -35.593    
  -------------------------------------------------------------------
                         slack                                  2.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.869ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/hc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.186ns (8.142%)  route 2.099ns (91.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.564    -0.635    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.881     1.387    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          0.217     1.649    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X9Y52          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/hc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.834    -0.872    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X9Y52          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[0]/C
                         clock pessimism              0.508    -0.364    
                         clock uncertainty            0.236    -0.128    
    SLICE_X9Y52          FDCE (Remov_fdce_C_CLR)     -0.092    -0.220    mb_block_i/GameIP_0/inst/vga/hc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.988ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.186ns (7.577%)  route 2.269ns (92.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.564    -0.635    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.009     1.514    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.045     1.559 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.260     1.819    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y14          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y14          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.508    -0.338    
                         clock uncertainty            0.236    -0.102    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.186ns (7.577%)  route 2.269ns (92.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.564    -0.635    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.009     1.514    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.045     1.559 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.260     1.819    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y14          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y14          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.508    -0.338    
                         clock uncertainty            0.236    -0.102    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067    -0.169    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.007ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.186ns (7.596%)  route 2.263ns (92.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.564    -0.635    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.009     1.514    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.045     1.559 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.254     1.813    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y14          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y14          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.508    -0.338    
                         clock uncertainty            0.236    -0.102    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.194    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.017ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.186ns (7.492%)  route 2.297ns (92.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.564    -0.635    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.009     1.514    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.045     1.559 f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.288     1.847    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y15          FDCE                                         f  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.860    -0.847    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y15          FDCE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.236    -0.103    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.170    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.095ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/hc_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.186ns (7.322%)  route 2.354ns (92.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.564    -0.635    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.881     1.387    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          0.473     1.905    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X4Y49          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.865    -0.842    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X4Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[8]/C
                         clock pessimism              0.508    -0.334    
                         clock uncertainty            0.236    -0.098    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.092    -0.190    mb_block_i/GameIP_0/inst/vga/hc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.115ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/hc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.186ns (7.273%)  route 2.371ns (92.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.564    -0.635    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.881     1.387    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          0.490     1.922    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X8Y47          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/hc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.837    -0.870    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X8Y47          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[3]/C
                         clock pessimism              0.508    -0.362    
                         clock uncertainty            0.236    -0.126    
    SLICE_X8Y47          FDCE (Remov_fdce_C_CLR)     -0.067    -0.193    mb_block_i/GameIP_0/inst/vga/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.127ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/vc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.186ns (7.163%)  route 2.411ns (92.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.564    -0.635    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.881     1.387    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          0.530     1.962    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X6Y49          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.865    -0.842    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[4]/C
                         clock pessimism              0.508    -0.334    
                         clock uncertainty            0.236    -0.098    
    SLICE_X6Y49          FDCE (Remov_fdce_C_CLR)     -0.067    -0.165    mb_block_i/GameIP_0/inst/vga/vc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.127ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/vc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.186ns (7.163%)  route 2.411ns (92.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.564    -0.635    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.881     1.387    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          0.530     1.962    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X6Y49          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.865    -0.842    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X6Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[5]/C
                         clock pessimism              0.508    -0.334    
                         clock uncertainty            0.236    -0.098    
    SLICE_X6Y49          FDCE (Remov_fdce_C_CLR)     -0.067    -0.165    mb_block_i/GameIP_0/inst/vga/vc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.152ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/vga/vc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_microblaze_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.186ns (7.163%)  route 2.411ns (92.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.564    -0.635    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.881     1.387    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_aresetn
    SLICE_X13Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/seconds[15]_i_1/O
                         net (fo=87, routed)          0.530     1.962    mb_block_i/GameIP_0/inst/vga/reset_ah
    SLICE_X7Y49          FDCE                                         f  mb_block_i/GameIP_0/inst/vga/vc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.865    -0.842    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X7Y49          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[0]/C
                         clock pessimism              0.508    -0.334    
                         clock uncertainty            0.236    -0.098    
    SLICE_X7Y49          FDCE (Remov_fdce_C_CLR)     -0.092    -0.190    mb_block_i/GameIP_0/inst/vga/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.152    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.236ns  (logic 1.494ns (28.525%)  route 3.742ns (71.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.742     5.236    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X29Y28         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.435    -1.576    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y28         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.151ns  (logic 1.103ns (26.570%)  route 3.048ns (73.430%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y48          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=6, routed)           1.386     2.011    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X14Y50         LUT3 (Prop_lut3_I2_O)        0.150     2.161 f  mb_block_i/GameIP_0/inst/game/Hardware_to_software[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.859     3.020    mb_block_i/GameIP_0/inst/game/code_buf_reg/state_reg[1]_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I2_O)        0.328     3.348 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Hardware_to_software[5]_INST_0/O
                         net (fo=2, routed)           0.803     4.151    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X15Y52         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.441    -1.571    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y52         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.784ns  (logic 0.997ns (26.349%)  route 2.787ns (73.651%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y48          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=6, routed)           1.304     1.929    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.053 r  mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.466     2.519    mb_block_i/GameIP_0/inst/game/save_reg/state_reg[3]_2
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124     2.643 f  mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.710     3.352    mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[7]_INST_0_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I4_O)        0.124     3.476 r  mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[7]_INST_0/O
                         net (fo=2, routed)           0.307     3.784    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X14Y48         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.451    -1.560    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y48         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.440ns (41.850%)  route 2.002ns (58.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           2.002     3.318    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.442 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.442    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y50         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.438    -1.574    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y50         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.308ns  (logic 1.438ns (43.466%)  route 1.870ns (56.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.870     3.308    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X1Y38          FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.516    -1.495    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y38          FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.136ns  (logic 0.873ns (27.838%)  route 2.263ns (72.162%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y48          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=6, routed)           0.799     1.424    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X14Y50         LUT5 (Prop_lut5_I3_O)        0.124     1.548 f  mb_block_i/GameIP_0/inst/game/Hardware_to_software[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.803     2.350    mb_block_i/GameIP_0/inst/game/code_buf_reg/state_reg[2]_1
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124     2.474 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Hardware_to_software[6]_INST_0/O
                         net (fo=2, routed)           0.661     3.136    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X12Y47         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.451    -1.560    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y47         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.206ns (21.955%)  route 0.733ns (78.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.733     0.940    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X1Y38          FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.864    -0.843    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y38          FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.268ns (24.642%)  route 0.820ns (75.358%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y48          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=6, routed)           0.508     0.686    mb_block_i/GameIP_0/inst/game/code_buf_reg/button_press
    SLICE_X12Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.731 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Hardware_to_software[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.054     0.785    mb_block_i/GameIP_0/inst/game/code_buf_reg/Hardware_to_software[6]_INST_0_i_1_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.830 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Hardware_to_software[6]_INST_0/O
                         net (fo=2, routed)           0.257     1.088    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X12Y47         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.837    -0.870    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y47         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.268ns (22.851%)  route 0.905ns (77.149%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y48          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=6, routed)           0.404     0.582    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.627 r  mb_block_i/GameIP_0/inst/game/Hardware_to_software[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.212     0.839    mb_block_i/GameIP_0/inst/game/code_buf_reg/state_reg[1]_1
    SLICE_X15Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.884 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Hardware_to_software[5]_INST_0/O
                         net (fo=2, routed)           0.289     1.173    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X15Y52         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.834    -0.872    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y52         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.439ns (33.373%)  route 0.876ns (66.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           0.876     1.269    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.314 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.314    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y50         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.832    -0.875    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y50         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.313ns (23.591%)  route 1.014ns (76.409%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y48          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=6, routed)           0.552     0.730    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.775 r  mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.122     0.897    mb_block_i/GameIP_0/inst/game/save_reg/state_reg[3]_2
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.942 f  mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.225     1.166    mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[7]_INST_0_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.211 r  mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[7]_INST_0/O
                         net (fo=2, routed)           0.115     1.327    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X14Y48         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.837    -0.870    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y48         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.261ns (13.977%)  route 1.608ns (86.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.608     1.870    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X29Y28         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.821    -0.886    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y28         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.014ns (17.240%)  route 4.868ns (82.760%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.558    -0.971    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X12Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  mb_block_i/GameIP_0/inst/game/state_reg[2]/Q
                         net (fo=25, routed)          1.451     0.998    mb_block_i/GameIP_0/inst/game/Q[2]
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.122 r  mb_block_i/GameIP_0/inst/game/seconds[15]_i_7/O
                         net (fo=6, routed)           1.133     2.255    mb_block_i/GameIP_0/inst/game/save_reg/menu_sig
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.124     2.379 f  mb_block_i/GameIP_0/inst/game/save_reg/Dout[3]_i_1/O
                         net (fo=8, routed)           0.819     3.198    mb_block_i/GameIP_0/inst/game/save_sig
    SLICE_X14Y50         LUT5 (Prop_lut5_I0_O)        0.124     3.322 f  mb_block_i/GameIP_0/inst/game/Hardware_to_software[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.803     4.125    mb_block_i/GameIP_0/inst/game/code_buf_reg/state_reg[2]_1
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.249 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Hardware_to_software[6]_INST_0/O
                         net (fo=2, routed)           0.661     4.911    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X12Y47         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.451    -1.560    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y47         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.385ns  (logic 1.138ns (21.132%)  route 4.247ns (78.868%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    -0.960    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y44         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=7, routed)           1.142     0.700    mb_block_i/GameIP_0/inst/game/player_pos[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124     0.824 r  mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_7/O
                         net (fo=1, routed)           0.763     1.587    mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_7_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.711 r  mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_4/O
                         net (fo=2, routed)           0.545     2.257    mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_4_n_0
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.730     3.111    mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_1_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I5_O)        0.124     3.235 r  mb_block_i/GameIP_0/inst/game/Hardware_to_software[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.264     3.499    mb_block_i/GameIP_0/inst/game/code_buf_reg/state_reg[1]
    SLICE_X15Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.623 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Hardware_to_software[5]_INST_0/O
                         net (fo=2, routed)           0.803     4.426    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X15Y52         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.441    -1.571    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y52         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.329ns  (logic 1.441ns (27.041%)  route 3.888ns (72.959%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.566    -0.963    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y47         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.544 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=5, routed)           0.857     0.314    mb_block_i/GameIP_0/inst/game/player_pos[21]
    SLICE_X32Y49         LUT4 (Prop_lut4_I3_O)        0.324     0.638 f  mb_block_i/GameIP_0/inst/game/code_pointer_reg[1]_i_3/O
                         net (fo=2, routed)           0.582     1.220    mb_block_i/GameIP_0/inst/game/code_pointer_reg[1]_i_3_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.326     1.546 r  mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_5/O
                         net (fo=4, routed)           1.105     2.651    mb_block_i/GameIP_0/inst/game/save_reg/state_reg[3]
    SLICE_X15Y49         LUT6 (Prop_lut6_I5_O)        0.124     2.775 r  mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.571     3.346    mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[4]_INST_0_i_3_n_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.470 r  mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.469     3.940    mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[4]_INST_0_i_1_n_0
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.064 r  mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[4]_INST_0/O
                         net (fo=2, routed)           0.303     4.366    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X15Y48         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.451    -1.560    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y48         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.722ns  (logic 1.014ns (21.476%)  route 3.708ns (78.524%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    -0.960    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y44         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=7, routed)           1.142     0.700    mb_block_i/GameIP_0/inst/game/player_pos[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124     0.824 r  mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_7/O
                         net (fo=1, routed)           0.763     1.587    mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_7_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.711 r  mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_4/O
                         net (fo=2, routed)           0.545     2.257    mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_4_n_0
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.950     3.331    mb_block_i/GameIP_0/inst/game/save_reg/state_reg[3]_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.455 r  mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[7]_INST_0/O
                         net (fo=2, routed)           0.307     3.762    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X14Y48         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.451    -1.560    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y48         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.502ns  (logic 0.518ns (34.492%)  route 0.984ns (65.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.558    -0.971    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X12Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  mb_block_i/GameIP_0/inst/game/state_reg[2]/Q
                         net (fo=25, routed)          0.984     0.531    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X12Y46         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.450    -1.561    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.476ns  (logic 0.518ns (35.093%)  route 0.958ns (64.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.558    -0.971    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X14Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  mb_block_i/GameIP_0/inst/game/state_reg[1]/Q
                         net (fo=27, routed)          0.958     0.505    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X13Y48         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.451    -1.560    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.406ns  (logic 0.518ns (36.849%)  route 0.888ns (63.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.558    -0.971    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X14Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  mb_block_i/GameIP_0/inst/game/state_reg[3]/Q
                         net (fo=23, routed)          0.888     0.435    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X12Y48         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.451    -1.560    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y48         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.615    -0.914    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y24          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     0.430 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     0.430    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X6Y24          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.500    -1.511    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y24          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.615    -0.914    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y24          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     0.429 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     0.429    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X6Y24          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.500    -1.511    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y24          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.617    -0.912    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X6Y23          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     0.424 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     0.424    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X6Y23          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.502    -1.509    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y23          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/save_reg/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.557ns  (logic 0.418ns (75.013%)  route 0.139ns (24.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.441    -1.571    mb_block_i/GameIP_0/inst/game/save_reg/axi_aclk
    SLICE_X14Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/game/save_reg/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.418    -1.153 r  mb_block_i/GameIP_0/inst/game/save_reg/Dout_reg[2]/Q
                         net (fo=3, routed)           0.139    -1.013    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X15Y51         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.558    -0.971    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y51         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.367ns (55.885%)  route 0.290ns (44.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.445    -1.566    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X13Y14         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.290    -0.909    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X14Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.562    -0.967    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X14Y15         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.367ns (55.577%)  route 0.293ns (44.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.445    -1.566    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X15Y14         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.293    -0.906    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X13Y14         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.564    -0.965    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X13Y14         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.717ns  (logic 0.367ns (51.161%)  route 0.350ns (48.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.438    -1.574    mb_block_i/GameIP_0/inst/game/code_buf_reg/axi_aclk
    SLICE_X29Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[4]/Q
                         net (fo=11, routed)          0.350    -0.856    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X28Y50         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.555    -0.974    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y50         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.769ns  (logic 0.367ns (47.695%)  route 0.402ns (52.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.437    -1.575    mb_block_i/GameIP_0/inst/game/code_buf_reg/axi_aclk
    SLICE_X29Y53         FDRE                                         r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.367    -1.208 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[11]/Q
                         net (fo=7, routed)           0.402    -0.805    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X28Y49         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.567    -0.962    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y49         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.802ns  (logic 0.367ns (45.735%)  route 0.435ns (54.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.438    -1.574    mb_block_i/GameIP_0/inst/game/code_buf_reg/axi_aclk
    SLICE_X29Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[5]/Q
                         net (fo=8, routed)           0.435    -0.771    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[17]
    SLICE_X32Y51         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.554    -0.975    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y51         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.367ns (45.684%)  route 0.436ns (54.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.438    -1.574    mb_block_i/GameIP_0/inst/game/code_buf_reg/axi_aclk
    SLICE_X29Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[6]/Q
                         net (fo=9, routed)           0.436    -0.770    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[18]
    SLICE_X31Y51         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.554    -0.975    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y51         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.756ns  (logic 0.367ns (48.523%)  route 0.389ns (51.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.508    -1.503    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X1Y20          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.367    -1.136 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.389    -0.747    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X3Y22          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.621    -0.908    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X3Y22          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/save_reg/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.829ns  (logic 0.418ns (50.445%)  route 0.411ns (49.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.441    -1.571    mb_block_i/GameIP_0/inst/game/save_reg/axi_aclk
    SLICE_X14Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/game/save_reg/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.418    -1.153 r  mb_block_i/GameIP_0/inst/game/save_reg/Dout_reg[0]/Q
                         net (fo=2, routed)           0.411    -0.742    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X13Y51         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.558    -0.971    mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X13Y51         FDRE                                         r  mb_block_i/gpio_deugging/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.772ns  (logic 0.367ns (47.522%)  route 0.405ns (52.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.504    -1.507    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X3Y23          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.367    -1.140 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.405    -0.735    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X1Y20          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.625    -0.904    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X1Y20          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.160ns  (logic 3.381ns (65.521%)  route 1.779ns (34.479%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563     3.253    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y33         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.870 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.678     5.548    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.408 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.408    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.522 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.522    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.815 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.672     7.487    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.373     7.860 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.429     8.289    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.413 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.413    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X54Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X54Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.810ns  (logic 3.257ns (67.712%)  route 1.553ns (32.288%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563     3.253    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y33         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.870 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.678     5.548    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.408 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.408    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.522 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.522    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.815 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.672     7.487    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.373     7.860 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.203     8.063    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X55Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X55Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 3.257ns (70.689%)  route 1.350ns (29.311%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563     3.253    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y33         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.870 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.678     5.548    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.408 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.408    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.522 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.522    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.815 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.672     7.487    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.373     7.860 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.000     7.860    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X54Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X54Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.562ns  (logic 2.884ns (80.957%)  route 0.678ns (19.043%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563     3.253    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X52Y33         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.870 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.678     5.548    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.408 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.408    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.522 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.522    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.815 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.815    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X51Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.447    -1.564    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X51Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.971ns  (logic 0.746ns (25.107%)  route 2.225ns (74.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.632     3.322    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.419     3.741 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           1.352     5.093    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X53Y35         LUT5 (Prop_lut5_I1_O)        0.327     5.420 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.873     6.293    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Y[0]
    SLICE_X52Y43         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.452    -1.559    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Clk
    SLICE_X52Y43         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.657ns  (logic 0.746ns (28.079%)  route 1.911ns (71.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.315    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.419     3.734 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/Q
                         net (fo=2, routed)           1.093     4.826    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X58Y30         LUT5 (Prop_lut5_I1_O)        0.327     5.153 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.818     5.971    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Y[0]
    SLICE_X52Y29         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.441    -1.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Clk
    SLICE_X52Y29         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.645ns  (logic 0.740ns (27.982%)  route 1.905ns (72.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.632     3.322    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.419     3.741 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           1.241     4.982    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X56Y41         LUT5 (Prop_lut5_I1_O)        0.321     5.303 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.664     5.966    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Y[0]
    SLICE_X52Y43         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.452    -1.559    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Clk
    SLICE_X52Y43         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.600ns  (logic 0.608ns (23.384%)  route 1.992ns (76.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.632     3.322    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     3.778 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           1.303     5.081    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X56Y39         LUT5 (Prop_lut5_I1_O)        0.152     5.233 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.689     5.922    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Y[0]
    SLICE_X52Y43         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.452    -1.559    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Clk
    SLICE_X52Y43         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.544ns  (logic 0.642ns (25.240%)  route 1.902ns (74.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.632     3.322    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     3.840 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.990     4.829    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X53Y36         LUT6 (Prop_lut6_I3_O)        0.124     4.953 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.912     5.865    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Y[0]
    SLICE_X52Y30         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.441    -1.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Clk
    SLICE_X52Y30         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.509ns  (logic 0.580ns (23.115%)  route 1.929ns (76.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.315    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.456     3.771 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           1.039     4.810    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X58Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.934 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.890     5.824    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Y[0]
    SLICE_X52Y31         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.442    -1.569    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Clk
    SLICE_X52Y31         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        -2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.326 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.119     1.445    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X50Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.836    -0.871    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X50Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.955%)  route 0.180ns (56.045%))
  Logic Levels:           0  
  Clock Path Skew:        -2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.184    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.325 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.180     1.505    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X43Y45         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.833    -0.874    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y45         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.820%)  route 0.289ns (67.180%))
  Logic Levels:           0  
  Clock Path Skew:        -2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.326 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.289     1.614    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X54Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.836    -0.871    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X54Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.247ns (39.911%)  route 0.372ns (60.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X54Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.148     1.326 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           0.204     1.530    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.099     1.629 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.168     1.797    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Y[0]
    SLICE_X52Y28         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.825    -0.882    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Clk
    SLICE_X52Y28         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.502%)  route 0.490ns (72.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.141     1.326 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.303     1.629    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.674 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.187     1.861    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Y[0]
    SLICE_X52Y39         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.835    -0.872    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Clk
    SLICE_X52Y39         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.376%)  route 0.479ns (69.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X54Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.342 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.248     1.589    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.634 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.232     1.866    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Y[0]
    SLICE_X52Y27         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.824    -0.883    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Clk
    SLICE_X52Y27         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.207ns (28.822%)  route 0.511ns (71.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X54Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.342 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.331     1.673    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.043     1.716 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.180     1.896    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Y[0]
    SLICE_X52Y30         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.827    -0.880    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Clk
    SLICE_X52Y30         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.208ns (28.027%)  route 0.534ns (71.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X54Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.342 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           0.332     1.674    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.044     1.718 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.202     1.920    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Y[0]
    SLICE_X52Y30         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.827    -0.880    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Clk
    SLICE_X52Y30         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.209ns (28.302%)  route 0.529ns (71.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X56Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.164     1.349 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.335     1.684    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X56Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.729 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.195     1.923    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Y[0]
    SLICE_X52Y41         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.836    -0.871    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Clk
    SLICE_X52Y41         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.185ns (24.655%)  route 0.565ns (75.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.586     1.206    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.141     1.347 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.428     1.775    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.044     1.819 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.137     1.956    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Y[0]
    SLICE_X52Y30         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.827    -0.880    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Clk
    SLICE_X52Y30         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.114ns  (logic 0.580ns (52.056%)  route 0.534ns (47.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.566     3.258    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.534     4.248    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.372 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.372    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y50         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.438    -1.574    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y50         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.107ns  (logic 0.952ns (23.183%)  route 3.155ns (76.817%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.564     3.256    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.998     4.710    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X50Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.794     5.628    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X50Y31         LUT5 (Prop_lut5_I1_O)        0.124     5.752 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.934     6.686    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.810 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.429     7.238    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.124     7.362 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     7.362    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X54Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X54Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.813ns  (logic 0.828ns (21.717%)  route 2.985ns (78.283%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.564     3.256    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.998     4.710    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X50Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.794     5.628    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X50Y31         LUT5 (Prop_lut5_I1_O)        0.124     5.752 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           1.192     6.944    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X50Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.068 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     7.068    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X50Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.451    -1.560    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X50Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.756ns  (logic 0.828ns (22.042%)  route 2.928ns (77.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.564     3.256    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.998     4.710    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X50Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.794     5.628    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X50Y31         LUT5 (Prop_lut5_I1_O)        0.124     5.752 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.934     6.686    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.810 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.203     7.012    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X55Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X55Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.554ns  (logic 0.828ns (23.299%)  route 2.726ns (76.701%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.564     3.256    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.998     4.710    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X50Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.794     5.628    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X50Y31         LUT5 (Prop_lut5_I1_O)        0.124     5.752 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.934     6.686    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.810 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.000     6.810    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X54Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X54Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.400ns  (logic 0.580ns (24.163%)  route 1.820ns (75.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.566     3.258    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.456     3.714 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.164     4.878    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X54Y39         LUT5 (Prop_lut5_I2_O)        0.124     5.002 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.656     5.658    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X54Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X54Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.350ns  (logic 1.443ns (61.396%)  route 0.907ns (38.604%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.566     3.258    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.907     4.621    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.201 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.315 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.315    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.608 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.608    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X51Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.447    -1.564    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X51Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.874ns  (logic 0.580ns (30.950%)  route 1.294ns (69.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.566     3.258    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.456     3.714 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.766     4.480    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124     4.604 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82/O
                         net (fo=1, routed)           0.528     5.132    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82_n_0
    SLICE_X55Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X55Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.684ns  (logic 0.574ns (34.094%)  route 1.110ns (65.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.566     3.258    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.456     3.714 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.766     4.480    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X55Y39         LUT4 (Prop_lut4_I2_O)        0.118     4.598 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.343     4.941    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X54Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X54Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.536ns  (logic 0.580ns (37.758%)  route 0.956ns (62.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.566     3.258    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.662     4.376    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.500 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.294     4.794    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X41Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.447    -1.564    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X41Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.457%)  route 0.223ns (54.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.189    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.330 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.223     1.553    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.598 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.598    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y50         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.832    -0.875    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y50         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        -2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.217    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.141     1.358 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.108     1.466    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X59Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.860    -0.847    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X59Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        -2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.218    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDCE (Prop_fdce_C_Q)         0.141     1.359 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.121     1.480    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X58Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.862    -0.845    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X58Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        -2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.191    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDCE (Prop_fdce_C_Q)         0.141     1.332 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.162     1.494    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X54Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.836    -0.871    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X54Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.512%)  route 0.148ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        -2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.217    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_fdce_C_Q)         0.164     1.381 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.148     1.529    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X59Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.862    -0.845    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X59Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.052%)  route 0.202ns (58.948%))
  Logic Levels:           0  
  Clock Path Skew:        -2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.191    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDCE (Prop_fdce_C_Q)         0.141     1.332 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.202     1.535    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X56Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.836    -0.871    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X56Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.058%)  route 0.239ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        -2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.216    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.141     1.357 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.239     1.597    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X57Y33         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.830    -0.877    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X57Y33         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.534%)  route 0.197ns (51.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.216    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.141     1.357 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.197     1.554    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X59Y36         LUT5 (Prop_lut5_I0_O)        0.045     1.599 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.599    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X59Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.859    -0.848    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.279%)  route 0.199ns (51.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.216    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.141     1.357 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.199     1.556    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X59Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.601 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.601    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X59Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.859    -0.848    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.880%)  route 0.275ns (66.120%))
  Logic Levels:           0  
  Clock Path Skew:        -2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.193    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDCE (Prop_fdce_C_Q)         0.141     1.334 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.275     1.609    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X57Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.835    -0.872    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X57Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.610ns  (logic 0.481ns (8.574%)  route 5.129ns (91.426%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.091     4.091    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y45         LUT2 (Prop_lut2_I1_O)        0.154     4.245 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           1.038     5.283    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.327     5.610 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     5.610    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.302ns  (logic 0.481ns (9.073%)  route 4.821ns (90.927%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.091     4.091    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X48Y45         LUT2 (Prop_lut2_I1_O)        0.154     4.245 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.729     4.975    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.327     5.302 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.302    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.186ns  (logic 0.124ns (2.391%)  route 5.062ns (97.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.233     4.233    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X45Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.357 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.829     5.186    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X46Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439     2.894    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.186ns  (logic 0.124ns (2.391%)  route 5.062ns (97.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.233     4.233    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X45Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.357 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.829     5.186    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X46Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439     2.894    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 0.124ns (2.409%)  route 5.022ns (97.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.271     4.271    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.395 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.752     5.146    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X49Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.451     2.907    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 0.124ns (2.409%)  route 5.022ns (97.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.271     4.271    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.395 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.752     5.146    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X49Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.451     2.907    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 0.124ns (2.409%)  route 5.022ns (97.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.271     4.271    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.395 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.752     5.146    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X49Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.451     2.907    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.156ns (3.061%)  route 4.940ns (96.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.271     4.271    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.156     4.427 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.669     5.096    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X46Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.449     2.905    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.156ns (3.061%)  route 4.940ns (96.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.271     4.271    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.156     4.427 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.669     5.096    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X46Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.449     2.905    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 0.156ns (3.061%)  route 4.940ns (96.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.271     4.271    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.156     4.427 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.669     5.096    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X46Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.449     2.905    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y49         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.000ns (0.000%)  route 0.687ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.687     0.687    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X48Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.554    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.045ns (5.199%)  route 0.821ns (94.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.821     0.821    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.866 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.866    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[1]
    SLICE_X46Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.557    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.000ns (0.000%)  route 0.900ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.900     0.900    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.556    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.000ns (0.000%)  route 0.900ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.900     0.900    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.556    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.000ns (0.000%)  route 0.900ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.900     0.900    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.556    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.000ns (0.000%)  route 0.900ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.900     0.900    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.556    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.045ns (4.948%)  route 0.864ns (95.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.864     0.864    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.909 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.909    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1_n_0
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.557    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.045ns (4.805%)  route 0.892ns (95.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.498     0.498    mb_block_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.543 r  mb_block_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           0.394     0.937    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_TDI
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.045ns (4.766%)  route 0.899ns (95.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          0.899     0.899    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X44Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.944 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/shift_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.944    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]_1[0]
    SLICE_X44Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.558    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.045ns (4.756%)  route 0.901ns (95.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.901     0.901    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.946 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000     0.946    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X40Y47         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.557    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y47         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.015ns  (logic 1.764ns (58.513%)  route 1.251ns (41.487%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.564    -0.965    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X47Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.546 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           1.251     0.705    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[26]
    SLICE_X48Y32         LUT6 (Prop_lut6_I5_O)        0.296     1.001 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.001    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.551 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.551    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.665 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.665    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.779 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     1.779    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.050 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     2.050    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X48Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.711%)  route 1.440ns (71.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    -0.960    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X55Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=60, routed)          1.440     0.937    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_11
    SLICE_X51Y43         LUT5 (Prop_lut5_I2_O)        0.124     1.061 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.061    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X51Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.452     2.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.445ns  (logic 0.518ns (35.838%)  route 0.927ns (64.162%))
  Logic Levels:           0  
  Clock Path Skew:        3.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    -0.960    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X54Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          0.927     0.486    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X47Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.447     2.903    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X47Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.299ns  (logic 0.456ns (35.091%)  route 0.843ns (64.909%))
  Logic Levels:           0  
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.568    -0.961    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X55Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/Q
                         net (fo=1, routed)           0.843     0.339    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]
    SLICE_X48Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.450     2.906    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.284ns  (logic 0.456ns (35.505%)  route 0.828ns (64.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.563    -0.966    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X53Y33         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.828     0.319    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[23]
    SLICE_X55Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.898    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.242ns  (logic 0.456ns (36.709%)  route 0.786ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.560    -0.969    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X53Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.513 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.786     0.274    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[28]
    SLICE_X57Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.445     2.901    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.897%)  route 0.747ns (62.103%))
  Logic Levels:           0  
  Clock Path Skew:        3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.566    -0.963    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X41Y45         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=430, routed)         0.747     0.241    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X44Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.447     2.903    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.173ns  (logic 0.419ns (35.715%)  route 0.754ns (64.285%))
  Logic Levels:           0  
  Clock Path Skew:        3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.570    -0.959    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X51Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/Q
                         net (fo=3, routed)           0.754     0.215    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X45Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.447     2.903    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X45Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.155ns  (logic 0.518ns (44.867%)  route 0.637ns (55.133%))
  Logic Levels:           0  
  Clock Path Skew:        3.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.570    -0.959    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X50Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=2, routed)           0.637     0.196    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X49Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.450     2.906    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X49Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.095%)  route 0.631ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.560    -0.969    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X54Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/Q
                         net (fo=1, routed)           0.631     0.180    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[27]
    SLICE_X57Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.445     2.901    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.547ns  (logic 0.418ns (76.402%)  route 0.129ns (23.598%))
  Logic Levels:           0  
  Clock Path Skew:        4.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.445    -1.566    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X56Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDRE (Prop_fdre_C_Q)         0.418    -1.148 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.129    -1.019    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[22]
    SLICE_X57Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.562     3.252    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X57Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.449    -1.562    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X55Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.195 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.277    -0.918    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[1]
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.257    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.652ns  (logic 0.367ns (56.288%)  route 0.285ns (43.712%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.449    -1.562    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X55Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.195 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.285    -0.910    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[4]
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.257    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.418ns (62.841%)  route 0.247ns (37.159%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.446    -1.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X54Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.418    -1.147 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.247    -0.900    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[12]
    SLICE_X55Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.564     3.254    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.037%)  route 0.278ns (39.963%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.445    -1.566    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X54Y33         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.418    -1.148 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.278    -0.870    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[29]
    SLICE_X55Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.564     3.254    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.057%)  route 0.278ns (39.943%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.447    -1.564    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X54Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.418    -1.146 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.278    -0.868    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[2]
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.567     3.257    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y37         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.418ns (59.259%)  route 0.287ns (40.741%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.447    -1.564    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X54Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.418    -1.146 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.287    -0.859    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[10]
    SLICE_X55Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.418ns (59.114%)  route 0.289ns (40.886%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.451    -1.560    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X54Y42         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.418    -1.142 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/Q
                         net (fo=2, routed)           0.289    -0.853    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[1]
    SLICE_X54Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.571     3.261    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X54Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.418ns (56.858%)  route 0.317ns (43.142%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.442    -1.569    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X54Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.418    -1.151 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.317    -0.834    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[17]
    SLICE_X55Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.250    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.418ns (56.858%)  route 0.317ns (43.142%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.445    -1.566    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X54Y33         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.418    -1.148 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.317    -0.831    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[7]
    SLICE_X55Y33         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563     3.253    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y33         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.299ns  (logic 1.795ns (21.630%)  route 6.504ns (78.370%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.325 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.221    23.546    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.152    23.698 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.992    24.690    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.332    25.022 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.827    25.849    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.973 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.733    26.706    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X48Y45         LUT2 (Prop_lut2_I0_O)        0.153    26.859 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           1.038    27.897    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.327    28.224 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    28.224    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.991ns  (logic 1.795ns (22.464%)  route 6.196ns (77.536%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.325 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.221    23.546    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.152    23.698 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.992    24.690    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.332    25.022 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.827    25.849    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.973 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.733    26.706    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X48Y45         LUT2 (Prop_lut2_I0_O)        0.153    26.859 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.729    27.589    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.327    27.916 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.916    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.289ns  (logic 1.439ns (19.742%)  route 5.850ns (80.258%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124    22.325 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.221    23.546    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.152    23.698 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.992    24.690    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.332    25.022 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.827    25.849    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.973 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.117    27.090    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.124    27.214 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.214    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X45Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 1.067ns (21.386%)  route 3.922ns (78.614%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT3 (Prop_lut3_I2_O)        0.153    22.354 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.730    23.084    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.331    23.415 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.500    24.915    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc
    SLICE_X52Y34         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X52Y34         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.931ns  (logic 1.067ns (21.640%)  route 3.864ns (78.360%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT3 (Prop_lut3_I2_O)        0.153    22.354 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.730    23.084    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.331    23.415 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.441    24.856    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc
    SLICE_X52Y38         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.449     2.905    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X52Y38         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 0.831ns (17.293%)  route 3.974ns (82.707%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.459    20.384 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.373    21.758    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y46         LUT2 (Prop_lut2_I1_O)        0.124    21.882 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_3/O
                         net (fo=4, routed)           1.035    22.917    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_2
    SLICE_X45Y45         LUT6 (Prop_lut6_I3_O)        0.124    23.041 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.998    24.039    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X46Y43         LUT3 (Prop_lut3_I2_O)        0.124    24.163 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.568    24.731    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X47Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y43         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.798ns  (logic 0.831ns (17.320%)  route 3.967ns (82.680%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.459    20.384 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.373    21.758    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y46         LUT2 (Prop_lut2_I1_O)        0.124    21.882 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_3/O
                         net (fo=4, routed)           1.035    22.917    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_2
    SLICE_X45Y45         LUT6 (Prop_lut6_I3_O)        0.124    23.041 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.558    24.599    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124    24.723 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    24.723    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X44Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.447     2.903    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.787ns  (logic 1.067ns (22.291%)  route 3.720ns (77.709%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.259ns = ( 19.925 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    19.925    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X43Y48         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459    20.384 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.718    21.102    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I1_O)        0.124    21.226 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975    22.201    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT3 (Prop_lut3_I2_O)        0.153    22.354 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.730    23.084    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.331    23.415 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.297    24.712    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc
    SLICE_X52Y40         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.450     2.906    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X52Y40         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.769ns  (logic 0.831ns (17.427%)  route 3.938ns (82.573%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    3.258ns = ( 19.924 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.566    19.924    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.459    20.383 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.876    21.260    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X42Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.384 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.497    22.880    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.124    23.004 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.736    23.740    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X45Y47         LUT6 (Prop_lut6_I2_O)        0.124    23.864 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.829    24.693    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X46Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439     2.894    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.769ns  (logic 0.831ns (17.427%)  route 3.938ns (82.573%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    3.258ns = ( 19.924 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.566    19.924    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.459    20.383 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.876    21.260    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X42Y45         LUT3 (Prop_lut3_I1_O)        0.124    21.384 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.497    22.880    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.124    23.004 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.736    23.740    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X45Y47         LUT6 (Prop_lut6_I2_O)        0.124    23.864 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.829    24.693    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X46Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439     2.894    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.680%)  route 0.204ns (52.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.190    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.141     1.331 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.204     1.535    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X45Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.580 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.580    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X45Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.558    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.212ns (57.487%)  route 0.157ns (42.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.167    18.024 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.157    18.180    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.045    18.225 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.225    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X40Y47         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.557    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y47         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.071ns (4.496%)  route 1.508ns (95.504%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.664    17.957    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.045    18.002 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.244    18.246    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X40Y47         FDPE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.557    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X40Y47         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.191ns (40.303%)  route 0.283ns (59.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.146    18.003 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.152    18.155    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X44Y47         LUT6 (Prop_lut6_I4_O)        0.045    18.200 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.131    18.330    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X45Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.558    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.191ns (40.303%)  route 0.283ns (59.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.146    18.003 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.152    18.155    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X44Y47         LUT6 (Prop_lut6_I4_O)        0.045    18.200 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.131    18.330    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X45Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.558    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y48         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.212ns (39.240%)  route 0.328ns (60.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.167    18.024 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.157    18.180    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.045    18.225 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.172    18.397    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.212ns (39.240%)  route 0.328ns (60.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.167    18.024 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.157    18.180    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.045    18.225 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.172    18.397    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.212ns (39.240%)  route 0.328ns (60.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.167    18.024 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.157    18.180    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.045    18.225 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.172    18.397    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.212ns (39.240%)  route 0.328ns (60.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.167    18.024 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.157    18.180    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.045    18.225 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.172    18.397    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.212ns (39.240%)  route 0.328ns (60.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.190ns = ( 17.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.564    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.167    18.024 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.157    18.180    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.045    18.225 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.172    18.397    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.555    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.986ns  (logic 0.124ns (4.152%)  route 2.862ns (95.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.205     2.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.329 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.657     2.986    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.447    19.571    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.986ns  (logic 0.124ns (4.152%)  route 2.862ns (95.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.205     2.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.329 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.657     2.986    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.447    19.571    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.986ns  (logic 0.124ns (4.152%)  route 2.862ns (95.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.205     2.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.329 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.657     2.986    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.447    19.571    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.986ns  (logic 0.124ns (4.152%)  route 2.862ns (95.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.205     2.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.329 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.657     2.986    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.447    19.571    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y45         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.860ns  (logic 0.124ns (4.336%)  route 2.736ns (95.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.205     2.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.329 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.531     2.860    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    19.572    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.860ns  (logic 0.124ns (4.336%)  route 2.736ns (95.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.205     2.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.329 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.531     2.860    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    19.572    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.860ns  (logic 0.124ns (4.336%)  route 2.736ns (95.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.205     2.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.329 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.531     2.860    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    19.572    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.860ns  (logic 0.124ns (4.336%)  route 2.736ns (95.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.205     2.205    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.329 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.531     2.860    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448    19.572    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.807ns  (logic 0.124ns (4.418%)  route 2.683ns (95.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.207     2.207    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.124     2.331 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.476     2.807    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X41Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.447     2.905    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.807ns  (logic 0.124ns (4.418%)  route 2.683ns (95.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.207     2.207    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.124     2.331 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.476     2.807    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X41Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.447     2.905    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.044ns (4.228%)  route 0.997ns (95.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.044     0.936 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.105     1.041    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.044ns (4.228%)  route 0.997ns (95.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.044     0.936 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.105     1.041    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.044ns (4.228%)  route 0.997ns (95.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.044     0.936 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.105     1.041    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.044ns (4.228%)  route 0.997ns (95.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.892     0.892    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.044     0.936 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.105     1.041    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.045ns (4.163%)  route 1.036ns (95.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.829     0.829    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X41Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.207     1.081    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X43Y47         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.045ns (4.163%)  route 1.036ns (95.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.829     0.829    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X41Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.207     1.081    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X43Y47         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.045ns (4.163%)  route 1.036ns (95.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.829     0.829    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X41Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.207     1.081    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X43Y47         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.045ns (4.163%)  route 1.036ns (95.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.829     0.829    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X41Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.207     1.081    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X43Y47         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.045ns (4.163%)  route 1.036ns (95.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.829     0.829    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X41Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.207     1.081    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X42Y47         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834    18.230    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.045ns (4.163%)  route 1.036ns (95.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.829     0.829    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X41Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.874 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.207     1.081    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X42Y47         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834    18.230    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X42Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.649ns  (logic 0.608ns (22.956%)  route 2.041ns (77.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    -0.960    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X53Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=8, routed)           1.538     1.034    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.152     1.186 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.503     1.689    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X58Y38         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.515     2.973    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.624ns  (logic 0.580ns (35.725%)  route 1.044ns (64.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    -0.960    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X57Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.521     0.018    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X57Y39         LUT2 (Prop_lut2_I1_O)        0.124     0.142 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.522     0.664    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X57Y40         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451     2.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.143ns  (logic 0.456ns (39.906%)  route 0.687ns (60.094%))
  Logic Levels:           0  
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.634    -0.895    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.439 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.687     0.248    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X60Y37         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.514     2.972    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.623%)  route 0.640ns (58.377%))
  Logic Levels:           0  
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.632    -0.897    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.640     0.199    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X58Y37         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.514     2.972    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.033ns  (logic 0.518ns (50.159%)  route 0.515ns (49.841%))
  Logic Levels:           0  
  Clock Path Skew:        3.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    -0.960    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X56Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.515     0.073    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X55Y40         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.450     2.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.033ns  (logic 0.518ns (50.159%)  route 0.515ns (49.841%))
  Logic Levels:           0  
  Clock Path Skew:        3.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.569    -0.960    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X56Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.515     0.073    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X55Y40         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.450     2.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.852ns  (logic 0.418ns (49.078%)  route 0.434ns (50.922%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.451    -1.560    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X56Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.418    -1.142 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.434    -0.708    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X55Y40         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.569     3.261    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.852ns  (logic 0.418ns (49.078%)  route 0.434ns (50.922%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.451    -1.560    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X56Y40         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.418    -1.142 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.434    -0.708    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X55Y40         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.569     3.261    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.367ns (40.394%)  route 0.542ns (59.606%))
  Logic Levels:           0  
  Clock Path Skew:        4.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    -1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.513    -1.498    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y36         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.131 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.542    -0.589    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X58Y37         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.633     3.325    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.946ns  (logic 0.367ns (38.808%)  route 0.579ns (61.192%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.515    -1.496    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.129 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.579    -0.550    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X60Y37         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.633     3.325    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.197ns  (logic 0.518ns (43.292%)  route 0.679ns (56.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.451    -1.560    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X56Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.418    -1.142 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.241    -0.901    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X57Y39         LUT2 (Prop_lut2_I0_O)        0.100    -0.801 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.437    -0.363    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X57Y40         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.569     3.261    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.461ns  (logic 0.489ns (33.472%)  route 0.972ns (66.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.516    -1.495    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y39         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.128 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=8, routed)           0.548    -0.580    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X58Y39         LUT2 (Prop_lut2_I1_O)        0.122    -0.458 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.424    -0.034    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X58Y38         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.634     3.326    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.446ns  (logic 0.854ns (15.681%)  route 4.592ns (84.319%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.864     4.578    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.702 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975     5.676    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.800 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216     7.016    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.166 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.538     8.704    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512     2.970    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.446ns  (logic 0.854ns (15.681%)  route 4.592ns (84.319%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.864     4.578    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.702 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975     5.676    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.800 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216     7.016    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.166 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.538     8.704    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512     2.970    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.446ns  (logic 0.854ns (15.681%)  route 4.592ns (84.319%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.864     4.578    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.702 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975     5.676    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.800 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216     7.016    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.166 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.538     8.704    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512     2.970    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.165ns  (logic 0.854ns (16.533%)  route 4.311ns (83.467%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.864     4.578    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.702 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975     5.676    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.800 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216     7.016    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.166 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.257     8.423    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X58Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.514     2.972    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.163ns  (logic 0.854ns (16.542%)  route 4.309ns (83.458%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.864     4.578    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.702 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975     5.676    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.800 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216     7.016    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.166 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.254     8.420    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X60Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.514     2.972    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X60Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.068ns  (logic 0.854ns (16.850%)  route 4.214ns (83.150%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.864     4.578    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.702 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975     5.676    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.800 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216     7.016    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.166 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.160     8.326    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X57Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.447     2.905    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 0.854ns (16.883%)  route 4.204ns (83.117%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.864     4.578    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.702 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975     5.676    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.800 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216     7.016    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.166 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.150     8.316    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X57Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.451     2.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 0.854ns (17.027%)  route 4.162ns (82.973%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.864     4.578    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.702 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975     5.676    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.800 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216     7.016    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.166 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.107     8.273    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X58Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.515     2.973    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y38         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.928ns  (logic 0.854ns (17.328%)  route 4.074ns (82.672%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.864     4.578    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.702 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975     5.676    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.800 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216     7.016    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.166 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.020     8.186    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X57Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.448     2.906    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.570ns  (logic 0.828ns (18.119%)  route 3.742ns (81.881%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y47         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.864     4.578    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.702 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.975     5.676    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.800 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.216     7.016    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.140 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.687     7.827    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X55Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.450     2.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y46         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141     1.324 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.112     1.436    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y46         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141     1.324 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.124     1.448    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y46         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141     1.324 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.124     1.448    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.317%)  route 0.129ns (47.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.129     1.452    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X41Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.562    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.069%)  route 0.135ns (48.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.135     1.459    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X41Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.562    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.092%)  route 0.138ns (51.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y35         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.128     1.338 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.138     1.476    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X58Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.589    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X58Y37         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.185    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X55Y41         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.326 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.157     1.483    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X55Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y40         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.113%)  route 0.151ns (47.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X56Y33         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.164     1.347 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.151     1.497    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X57Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.560    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X57Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.380%)  route 0.184ns (56.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y46         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141     1.324 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.184     1.508    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.834     1.563    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.609%)  route 0.204ns (61.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X39Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.128     1.311 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.204     1.514    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X41Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.562    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y46         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           195 Endpoints
Min Delay           195 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.103ns  (logic 0.625ns (20.141%)  route 2.478ns (79.859%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/G
    SLICE_X12Y49         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/Q
                         net (fo=9, routed)           2.478     3.103    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[21]
    SLICE_X2Y43          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.054ns  (logic 0.625ns (20.467%)  route 2.429ns (79.533%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/G
    SLICE_X12Y49         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/Q
                         net (fo=9, routed)           2.429     3.054    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[21]
    SLICE_X3Y44          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.880ns  (logic 0.559ns (19.408%)  route 2.321ns (80.592%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[15]/G
    SLICE_X9Y48          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[15]/Q
                         net (fo=9, routed)           2.321     2.880    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[15]
    SLICE_X0Y48          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.757ns  (logic 0.625ns (22.672%)  route 2.132ns (77.328%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/G
    SLICE_X12Y49         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/Q
                         net (fo=9, routed)           2.132     2.757    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[21]
    SLICE_X1Y44          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.685ns  (logic 0.559ns (20.819%)  route 2.126ns (79.181%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[15]/G
    SLICE_X9Y48          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[15]/Q
                         net (fo=9, routed)           2.126     2.685    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[15]
    SLICE_X1Y48          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.679ns  (logic 0.559ns (20.868%)  route 2.120ns (79.132%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[23]/G
    SLICE_X11Y50         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[23]/Q
                         net (fo=9, routed)           2.120     2.679    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[23]
    SLICE_X7Y45          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[7][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.607ns  (logic 0.625ns (23.978%)  route 1.982ns (76.022%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/G
    SLICE_X12Y49         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/Q
                         net (fo=9, routed)           1.982     2.607    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[21]
    SLICE_X1Y46          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[7][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.584ns  (logic 0.625ns (24.188%)  route 1.959ns (75.812%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/G
    SLICE_X12Y49         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[21]/Q
                         net (fo=9, routed)           1.959     2.584    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[21]
    SLICE_X0Y46          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.551ns  (logic 0.625ns (24.504%)  route 1.926ns (75.496%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[1]/G
    SLICE_X6Y45          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[1]/Q
                         net (fo=9, routed)           1.926     2.551    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[1]
    SLICE_X4Y48          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.520ns  (logic 0.625ns (24.798%)  route 1.895ns (75.202%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/G
    SLICE_X6Y45          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/Q
                         net (fo=9, routed)           1.895     2.520    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[7]
    SLICE_X0Y47          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.178ns (59.048%)  route 0.123ns (40.952%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[6]/G
    SLICE_X6Y41          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[6]/Q
                         net (fo=9, routed)           0.123     0.301    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[6]
    SLICE_X5Y42          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[5][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.178ns (57.489%)  route 0.132ns (42.511%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
    SLICE_X6Y41          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/Q
                         net (fo=9, routed)           0.132     0.310    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[10]
    SLICE_X5Y40          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[7][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.178ns (57.455%)  route 0.132ns (42.545%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[5]/G
    SLICE_X6Y45          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[5]/Q
                         net (fo=9, routed)           0.132     0.310    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[5]
    SLICE_X6Y46          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[5][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.178ns (55.720%)  route 0.141ns (44.280%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/G
    SLICE_X6Y41          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/Q
                         net (fo=9, routed)           0.141     0.319    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[8]
    SLICE_X5Y40          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.178ns (55.211%)  route 0.144ns (44.789%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/G
    SLICE_X6Y41          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/Q
                         net (fo=9, routed)           0.144     0.322    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[8]
    SLICE_X4Y40          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.158ns (45.221%)  route 0.191ns (54.779%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[19]/G
    SLICE_X7Y46          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[19]/Q
                         net (fo=9, routed)           0.191     0.349    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[19]
    SLICE_X3Y46          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           0.168     0.309    mb_block_i/GameIP_0/inst/anim_sig
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  mb_block_i/GameIP_0/inst/anim_sig_i_1/O
                         net (fo=1, routed)           0.000     0.354    mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg_0
    SLICE_X11Y47         FDRE                                         r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[6][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.178ns (49.569%)  route 0.181ns (50.431%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/G
    SLICE_X6Y41          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[10]/Q
                         net (fo=9, routed)           0.181     0.359    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[10]
    SLICE_X4Y39          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.178ns (49.089%)  route 0.185ns (50.911%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/G
    SLICE_X6Y41          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/Q
                         net (fo=9, routed)           0.185     0.363    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[8]
    SLICE_X4Y42          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[5][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.178ns (48.395%)  route 0.190ns (51.605%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[14]/G
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[14]/Q
                         net (fo=9, routed)           0.190     0.368    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data[14]
    SLICE_X9Y46          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[5][14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.247ns  (logic 1.468ns (17.800%)  route 6.779ns (82.200%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.636    -0.893    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X4Y47          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.437 f  mb_block_i/GameIP_0/inst/vga/vc_reg[8]/Q
                         net (fo=27, routed)          1.710     1.274    mb_block_i/GameIP_0/inst/vga/Q[5]
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.124     1.398 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_2/O
                         net (fo=9, routed)           0.918     2.316    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/ball_on_reg_i_15
    SLICE_X8Y47          LUT4 (Prop_lut4_I3_O)        0.124     2.440 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/g0_b0__7_i_5/O
                         net (fo=28, routed)          2.663     5.103    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_12_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I4_O)        0.124     5.227 r  mb_block_i/GameIP_0/inst/vga/g0_b2__7/O
                         net (fo=1, routed)           0.656     5.883    mb_block_i/GameIP_0/inst/vga/g0_b2__7_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I1_O)        0.124     6.007 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_13/O
                         net (fo=1, routed)           0.000     6.007    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_13_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I1_O)      0.217     6.224 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_4/O
                         net (fo=1, routed)           0.433     6.658    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_4_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I1_O)        0.299     6.957 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_1/O
                         net (fo=1, routed)           0.398     7.355    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_50
    SLICE_X8Y49          LDCE                                         r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.359ns (39.149%)  route 0.558ns (60.851%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.565    -0.634    mb_block_i/GameIP_0/inst/vga/CLK
    SLICE_X9Y52          FDCE                                         r  mb_block_i/GameIP_0/inst/vga/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  mb_block_i/GameIP_0/inst/vga/hc_reg[0]/Q
                         net (fo=38, routed)          0.256    -0.237    mb_block_i/GameIP_0/inst/vga/drawX[0]
    SLICE_X9Y51          LUT6 (Prop_lut6_I2_O)        0.045    -0.192 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_17/O
                         net (fo=1, routed)           0.000    -0.192    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_17_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.127 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_8/O
                         net (fo=1, routed)           0.174     0.047    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_8_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.108     0.155 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_1/O
                         net (fo=1, routed)           0.128     0.283    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_50
    SLICE_X8Y49          LDCE                                         r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_microblaze_clk_wiz_1_1_1
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.880ns  (logic 4.001ns (50.772%)  route 3.879ns (49.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.548    -0.981    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X31Y27         FDSE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.525 r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.879     3.355    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.545     6.900 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     6.900    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.098ns  (logic 1.770ns (24.937%)  route 5.328ns (75.063%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.612    -0.917    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      0.882    -0.035 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[24]
                         net (fo=1, routed)           1.177     1.142    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/user_dout[24]
    SLICE_X8Y47          LUT4 (Prop_lut4_I2_O)        0.124     1.266 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/g0_b0__7_i_5/O
                         net (fo=28, routed)          2.663     3.929    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_12_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I4_O)        0.124     4.053 r  mb_block_i/GameIP_0/inst/vga/g0_b2__7/O
                         net (fo=1, routed)           0.656     4.709    mb_block_i/GameIP_0/inst/vga/g0_b2__7_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I1_O)        0.124     4.833 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_13/O
                         net (fo=1, routed)           0.000     4.833    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_13_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I1_O)      0.217     5.050 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_4/O
                         net (fo=1, routed)           0.433     5.484    mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_4_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I1_O)        0.299     5.783 r  mb_block_i/GameIP_0/inst/vga/ball_on_reg_i_1/O
                         net (fo=1, routed)           0.398     6.181    mb_block_i/GameIP_0/inst/color_instance/vga_to_hdmi_i_50
    SLICE_X8Y49          LDCE                                         r  mb_block_i/GameIP_0/inst/color_instance/ball_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_usb_rst_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.400ns  (logic 4.024ns (62.880%)  route 2.376ns (37.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.624    -0.905    mb_block_i/gpio_usb_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y28          FDRE                                         r  mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           2.376     1.989    gpio_usb_rst_tri_o_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.506     5.495 r  gpio_usb_rst_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.495    gpio_usb_rst_tri_o[0]
    V13                                                               r  gpio_usb_rst_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.054ns  (logic 4.024ns (66.471%)  route 2.030ns (33.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.628    -0.901    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X6Y15          FDSE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDSE (Prop_fdse_C_Q)         0.518    -0.383 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           2.030     1.647    usb_spi_mosi_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.506     5.153 r  usb_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     5.153    usb_spi_mosi
    V15                                                               r  usb_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.997ns  (logic 3.948ns (65.824%)  route 2.050ns (34.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.627    -0.902    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X7Y16          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           2.050     1.604    usb_spi_ss_OBUF[0]
    T12                  OBUF (Prop_obuf_I_O)         3.492     5.096 r  usb_spi_ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.096    usb_spi_ss[0]
    T12                                                               r  usb_spi_ss[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.979ns  (logic 3.978ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.677    -0.852    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y10         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         FDRE (Prop_fdre_C_Q)         0.472    -0.380 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.379    usb_spi_sclk_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.506     3.127 r  usb_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.127    usb_spi_sclk
    V14                                                               r  usb_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.511ns  (logic 0.518ns (14.752%)  route 2.993ns (85.248%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.551    -0.978    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X34Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.460 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[0]/Q
                         net (fo=29, routed)          2.993     2.534    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[0]
    SLICE_X7Y46          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/color_instance/button_press_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.195ns  (logic 0.704ns (22.037%)  route 2.491ns (77.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.568    -0.961    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=7, routed)           1.232     0.727    mb_block_i/GameIP_0/inst/color_instance/player_pos[4]
    SLICE_X12Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.851 f  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_4/O
                         net (fo=1, routed)           0.590     1.441    mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_4_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I4_O)        0.124     1.565 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_1/O
                         net (fo=4, routed)           0.669     2.234    mb_block_i/GameIP_0/inst/color_instance/button_press0
    SLICE_X8Y48          LDCE                                         r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.059ns  (logic 0.518ns (16.932%)  route 2.541ns (83.068%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.551    -0.978    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X34Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.460 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[1]/Q
                         net (fo=24, routed)          2.541     2.082    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[1]
    SLICE_X6Y45          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.053ns  (logic 0.456ns (14.937%)  route 2.597ns (85.063%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.553    -0.976    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X28Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[7]/Q
                         net (fo=16, routed)          2.597     2.077    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[7]
    SLICE_X6Y45          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.121ns  (logic 0.467ns (41.673%)  route 0.654ns (58.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.446    -1.565    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y47         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.367    -1.198 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.654    -0.544    mb_block_i/GameIP_0/inst/player_pos[21]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.100    -0.444 r  mb_block_i/GameIP_0/inst/anim_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.444    mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg_0
    SLICE_X11Y47         FDRE                                         r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.165ns  (logic 0.418ns (35.890%)  route 0.747ns (64.110%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.445    -1.566    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y36          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.418    -1.148 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[12]/Q
                         net (fo=8, routed)           0.747    -0.401    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[12]
    SLICE_X8Y44          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/game/next_write_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.427ns  (logic 0.467ns (32.720%)  route 0.960ns (67.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.446    -1.565    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.198 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=6, routed)           0.558    -0.640    mb_block_i/GameIP_0/inst/game/player_pos[22]
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.100    -0.540 r  mb_block_i/GameIP_0/inst/game/next_write_state_reg_i_1/O
                         net (fo=2, routed)           0.402    -0.138    mb_block_i/GameIP_0/inst/game/code_ld__0
    SLICE_X31Y52         LDCE                                         r  mb_block_i/GameIP_0/inst/game/next_write_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.441ns  (logic 0.418ns (28.998%)  route 1.023ns (71.002%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.442    -1.569    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y32          FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.418    -1.151 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[11]/Q
                         net (fo=9, routed)           1.023    -0.127    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[11]
    SLICE_X8Y44          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.443ns  (logic 0.367ns (25.429%)  route 1.076ns (74.571%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.442    -1.569    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X39Y38         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.202 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[14]/Q
                         net (fo=8, routed)           1.076    -0.126    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[14]
    SLICE_X10Y47         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/color_instance/button_press_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.493ns  (logic 0.518ns (34.703%)  route 0.975ns (65.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.450    -1.561    mb_block_i/gpio_player_pos/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y44         FDRE                                         r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.418    -1.143 r  mb_block_i/gpio_player_pos/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=5, routed)           0.406    -0.737    mb_block_i/GameIP_0/inst/color_instance/player_pos[10]
    SLICE_X12Y47         LUT6 (Prop_lut6_I1_O)        0.100    -0.637 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_1/O
                         net (fo=4, routed)           0.569    -0.068    mb_block_i/GameIP_0/inst/color_instance/button_press0
    SLICE_X8Y48          LDCE                                         r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.543ns  (logic 0.367ns (23.784%)  route 1.176ns (76.216%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.438    -1.573    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X35Y34         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.367    -1.206 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[13]/Q
                         net (fo=8, routed)           1.176    -0.030    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[13]
    SLICE_X10Y47         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.591ns  (logic 0.418ns (26.277%)  route 1.173ns (73.723%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.435    -1.576    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X30Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.418    -1.158 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[22]/Q
                         net (fo=8, routed)           1.173     0.015    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[22]
    SLICE_X8Y42          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.689ns  (logic 0.367ns (21.733%)  route 1.322ns (78.267%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.436    -1.575    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X28Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.367    -1.208 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/Q
                         net (fo=13, routed)          1.322     0.114    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[8]
    SLICE_X6Y41          LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.718ns  (logic 0.418ns (24.337%)  route 1.300ns (75.663%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.437    -1.574    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X30Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.418    -1.156 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[18]/Q
                         net (fo=8, routed)           1.300     0.144    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_wdata[18]
    SLICE_X11Y46         LDCE                                         r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     1.453 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.453    HDMI_tmds_clk_n
    V17                                                               r  HDMI_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     1.452 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.452    HDMI_tmds_clk_p
    U16                                                               r  HDMI_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     1.447 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.447    HDMI_tmds_data_n[1]
    R17                                                               r  HDMI_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     1.447 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.447    HDMI_tmds_data_n[0]
    U18                                                               r  HDMI_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     1.446 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.446    HDMI_tmds_data_p[1]
    R16                                                               r  HDMI_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     1.446 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.446    HDMI_tmds_data_p[0]
    U17                                                               r  HDMI_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     1.433 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.433    HDMI_tmds_data_n[2]
    T14                                                               r  HDMI_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     1.432 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.432    HDMI_tmds_data_p[2]
    R14                                                               r  HDMI_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     0.333 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.333    HDMI_tmds_data_p[2]
    R14                                                               r  HDMI_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     0.334 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.334    HDMI_tmds_data_n[2]
    T14                                                               r  HDMI_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     0.346 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.346    HDMI_tmds_data_p[0]
    U17                                                               r  HDMI_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     0.346 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.346    HDMI_tmds_data_p[1]
    R16                                                               r  HDMI_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     0.347 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.347    HDMI_tmds_data_n[0]
    U18                                                               r  HDMI_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     0.347 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.347    HDMI_tmds_data_n[1]
    R17                                                               r  HDMI_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     0.349 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.349    HDMI_tmds_clk_p
    U16                                                               r  HDMI_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     0.350 r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.350    HDMI_tmds_clk_n
    V17                                                               r  HDMI_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 4.003ns (56.340%)  route 3.102ns (43.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    -0.908    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[10]/Q
                         net (fo=21, routed)          3.102     2.650    led_OBUF[10]
    A17                  OBUF (Prop_obuf_I_O)         3.547     6.197 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.197    led[10]
    A17                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 4.002ns (57.882%)  route 2.912ns (42.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    -0.908    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[8]/Q
                         net (fo=21, routed)          2.912     2.460    led_OBUF[8]
    C17                  OBUF (Prop_obuf_I_O)         3.546     6.007 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.007    led[8]
    C17                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 4.002ns (58.124%)  route 2.883ns (41.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.622    -0.907    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y58          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[7]/Q
                         net (fo=22, routed)          2.883     2.432    led_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.546     5.978 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.978    led[7]
    D17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.879ns  (logic 4.000ns (58.151%)  route 2.879ns (41.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    -0.908    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[9]/Q
                         net (fo=20, routed)          2.879     2.427    led_OBUF[9]
    B18                  OBUF (Prop_obuf_I_O)         3.544     5.971 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.971    led[9]
    B18                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.851ns  (logic 4.003ns (58.427%)  route 2.848ns (41.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.621    -0.908    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y59          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[11]/Q
                         net (fo=22, routed)          2.848     2.396    led_OBUF[11]
    B17                  OBUF (Prop_obuf_I_O)         3.547     5.943 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.943    led[11]
    B17                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.834ns  (logic 3.970ns (58.090%)  route 2.864ns (41.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.622    -0.907    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[1]/Q
                         net (fo=2, routed)           2.864     2.413    led_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         3.514     5.927 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.927    led[1]
    C14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.804ns  (logic 3.973ns (58.395%)  route 2.831ns (41.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.622    -0.907    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/Q
                         net (fo=11, routed)          2.831     2.380    led_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         3.517     5.897 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.897    led[2]
    D14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 4.004ns (59.738%)  route 2.698ns (40.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.622    -0.907    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y58          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/Q
                         net (fo=15, routed)          2.698     2.247    led_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         3.548     5.795 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.795    led[4]
    D16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.650ns  (logic 3.975ns (59.776%)  route 2.675ns (40.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.622    -0.907    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/Q
                         net (fo=3, routed)           2.675     2.224    led_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         3.519     5.743 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.743    led[0]
    C13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.543ns  (logic 3.988ns (60.945%)  route 2.555ns (39.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.575    -0.954    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -4.286 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.622    -0.907    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y58          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[6]/Q
                         net (fo=21, routed)          2.555     2.104    led_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         3.532     5.636 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.636    led[6]
    E17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.367ns (71.092%)  route 0.556ns (28.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[3]/Q
                         net (fo=11, routed)          0.556     0.088    led_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.226     1.313 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.313    led[3]
    D15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.364ns (67.702%)  route 0.651ns (32.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y58          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[5]/Q
                         net (fo=19, routed)          0.651     0.183    led_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.223     1.406 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.406    led[5]
    F18                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.362ns (66.863%)  route 0.675ns (33.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.589    -0.610    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[15]/Q
                         net (fo=23, routed)          0.675     0.206    led_OBUF[15]
    G17                  OBUF (Prop_obuf_I_O)         1.221     1.427 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.427    led[15]
    G17                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.365ns (65.788%)  route 0.710ns (34.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.589    -0.610    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[14]/Q
                         net (fo=17, routed)          0.710     0.241    led_OBUF[14]
    E18                  OBUF (Prop_obuf_I_O)         1.224     1.465 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.465    led[14]
    E18                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.371ns (65.835%)  route 0.712ns (34.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.589    -0.610    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[12]/Q
                         net (fo=17, routed)          0.712     0.243    led_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         1.230     1.473 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.473    led[12]
    C18                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.361ns (65.216%)  route 0.726ns (34.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[0]/Q
                         net (fo=3, routed)           0.726     0.258    led_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         1.220     1.478 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.478    led[0]
    C13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.366ns (64.054%)  route 0.766ns (35.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.589    -0.610    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y60          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[13]/Q
                         net (fo=17, routed)          0.766     0.297    led_OBUF[13]
    D18                  OBUF (Prop_obuf_I_O)         1.225     1.522 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.522    led[13]
    D18                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.373ns (63.948%)  route 0.774ns (36.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y58          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[6]/Q
                         net (fo=21, routed)          0.774     0.306    led_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         1.232     1.539 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.539    led[6]
    E17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.389ns (63.712%)  route 0.791ns (36.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y58          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[4]/Q
                         net (fo=15, routed)          0.791     0.323    led_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         1.248     1.571 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.571    led[4]
    D16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.359ns (61.557%)  route 0.849ns (38.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.549    -0.650    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -1.711 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590    -0.609    mb_block_i/GameIP_0/inst/Timer/clk_out3
    SLICE_X5Y57          FDRE                                         r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  mb_block_i/GameIP_0/inst/Timer/seconds_reg[2]/Q
                         net (fo=11, routed)          0.849     0.381    led_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         1.218     1.599 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.599    led[2]
    D14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.731 f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.265    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.294 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817     4.110    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375     2.735 f  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.265    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     3.294 f  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.110    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_microblaze_clk_wiz_1_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_microblaze_clk_wiz_1_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_microblaze_clk_wiz_1_1_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    mb_block_i/clk_wiz_1/inst/clkfbout_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     3.294 f  mb_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    mb_block_i/clk_wiz_1/inst/clkfbout_buf_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_microblaze_clk_wiz_1_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clkfbout_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    mb_block_i/clk_wiz_1/inst/clkfbout_buf_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.265ns  (logic 2.638ns (28.471%)  route 6.627ns (71.529%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           1.047     1.503    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.124     1.627 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452     2.079    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000     2.203    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.604 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.604    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.826 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934     3.760    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299     4.059 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403     4.462    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.586 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000     4.586    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     4.803 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809     5.612    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299     5.911 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464     6.374    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.498 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.766     7.264    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.124     7.388 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_25/O
                         net (fo=7, routed)           0.739     8.127    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_25_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I3_O)        0.124     8.251 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           1.015     9.265    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507    -1.504    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.248ns  (logic 2.638ns (28.526%)  route 6.610ns (71.474%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           1.047     1.503    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.124     1.627 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452     2.079    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000     2.203    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.604 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.604    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.826 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934     3.760    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299     4.059 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403     4.462    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.586 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000     4.586    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     4.803 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809     5.612    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299     5.911 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464     6.374    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.498 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.766     7.264    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.124     7.388 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_25/O
                         net (fo=7, routed)           0.836     8.224    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_25_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.348 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.900     9.248    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.449    -1.562    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.200ns  (logic 2.638ns (28.673%)  route 6.562ns (71.327%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           1.047     1.503    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.124     1.627 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452     2.079    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000     2.203    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.604 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.604    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.826 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934     3.760    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299     4.059 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403     4.462    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.586 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000     4.586    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     4.803 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809     5.612    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299     5.911 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464     6.374    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.498 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.774     7.272    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X4Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.396 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=5, routed)           0.955     8.351    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_18_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.725     9.200    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514    -1.497    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.176ns  (logic 2.638ns (28.748%)  route 6.538ns (71.252%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           1.047     1.503    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.124     1.627 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452     2.079    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000     2.203    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.604 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.604    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.826 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934     3.760    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299     4.059 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403     4.462    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.586 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000     4.586    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     4.803 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809     5.612    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299     5.911 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464     6.374    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.498 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.761     7.259    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.124     7.383 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=5, routed)           0.841     8.225    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.828     9.176    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514    -1.497    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.165ns  (logic 2.638ns (28.783%)  route 6.527ns (71.217%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           1.047     1.503    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.124     1.627 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452     2.079    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000     2.203    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.604 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.604    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.826 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934     3.760    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299     4.059 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403     4.462    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.586 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000     4.586    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     4.803 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809     5.612    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299     5.911 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464     6.374    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.498 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.768     7.267    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I4_O)        0.124     7.391 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33/O
                         net (fo=4, routed)           0.904     8.294    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_33_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.418 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.747     9.165    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507    -1.504    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.138ns  (logic 2.638ns (28.868%)  route 6.500ns (71.132%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           1.047     1.503    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.124     1.627 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452     2.079    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000     2.203    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.604 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.604    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.826 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934     3.760    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299     4.059 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403     4.462    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.586 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000     4.586    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     4.803 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809     5.612    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299     5.911 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464     6.374    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.498 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.766     7.264    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.124     7.388 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_25/O
                         net (fo=7, routed)           0.831     8.219    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_25_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.343 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.795     9.138    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.449    -1.562    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.109ns  (logic 2.638ns (28.959%)  route 6.471ns (71.041%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           1.047     1.503    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.124     1.627 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452     2.079    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000     2.203    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.604 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.604    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.826 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934     3.760    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299     4.059 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403     4.462    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.586 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000     4.586    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     4.803 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809     5.612    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299     5.911 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464     6.374    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.498 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.761     7.259    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.124     7.383 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=5, routed)           0.916     8.300    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.124     8.424 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.686     9.109    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514    -1.497    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.053ns  (logic 2.638ns (29.139%)  route 6.415ns (70.861%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           1.047     1.503    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.124     1.627 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452     2.079    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000     2.203    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.604 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.604    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.826 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934     3.760    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299     4.059 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403     4.462    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.586 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000     4.586    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     4.803 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809     5.612    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299     5.911 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.578     6.489    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.613 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_67/O
                         net (fo=1, routed)           0.745     7.358    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_67_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.482 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_27/O
                         net (fo=3, routed)           0.679     8.162    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_27_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.286 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.768     9.053    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.449    -1.562    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.010ns  (logic 2.638ns (29.279%)  route 6.372ns (70.721%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           1.047     1.503    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.124     1.627 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452     2.079    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000     2.203    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.604 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.604    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.826 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934     3.760    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299     4.059 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403     4.462    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.586 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000     4.586    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     4.803 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809     5.612    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299     5.911 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464     6.374    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.498 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.774     7.272    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X4Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.396 f  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=5, routed)           0.954     8.350    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_18_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.474 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.535     9.010    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.514    -1.497    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.699ns  (logic 2.638ns (30.326%)  route 6.061ns (69.674%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/C
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/GameIP_0/inst/color_instance/anim_sig_reg/Q
                         net (fo=7, routed)           1.047     1.503    mb_block_i/GameIP_0/inst/color_instance/anim_sig
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.124     1.627 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg_i_89/O
                         net (fo=1, routed)           0.452     2.079    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124     2.203 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62/O
                         net (fo=1, routed)           0.000     2.203    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_62_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.604 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.604    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_30_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.826 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31/O[0]
                         net (fo=19, routed)          0.934     3.760    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_31_n_7
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.299     4.059 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_84/O
                         net (fo=1, routed)           0.403     4.462    mb_block_i/GameIP_0/inst/vga/color_instance/player_data[3]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.586 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42/O
                         net (fo=1, routed)           0.000     4.586    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_42_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.217     4.803 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20/O
                         net (fo=1, routed)           0.809     5.612    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_20_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.299     5.911 f  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8/O
                         net (fo=2, routed)           0.464     6.374    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_8_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.498 r  mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6/O
                         net (fo=5, routed)           0.761     7.259    mb_block_i/GameIP_0/inst/vga/button_press_reg_i_6_n_0
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.124     7.383 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=5, routed)           0.813     8.196    mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_16_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I2_O)        0.124     8.320 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.379     8.699    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X3Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.457    -1.554    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         1.520    -1.491    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X3Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][7]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.338ns (31.766%)  route 0.726ns (68.234%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][7]/G
    SLICE_X1Y47          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][7]/Q
                         net (fo=2, routed)           0.069     0.227    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[0][7]
    SLICE_X0Y47          LUT6 (Prop_lut6_I5_O)        0.045     0.272 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_178/O
                         net (fo=1, routed)           0.138     0.410    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_178_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I5_O)        0.045     0.455 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_74/O
                         net (fo=1, routed)           0.139     0.594    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/rgb_values[18]
    SLICE_X1Y47          LUT4 (Prop_lut4_I2_O)        0.045     0.639 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_28/O
                         net (fo=1, routed)           0.264     0.903    mb_block_i/GameIP_0/inst/vga/srl[30].srl16_i
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.948 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.116     1.064    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X3Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.867    -0.840    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X3Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i_srlopt/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][15]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.338ns (29.967%)  route 0.790ns (70.033%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][15]/G
    SLICE_X1Y48          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][15]/Q
                         net (fo=2, routed)           0.108     0.266    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[1][15]
    SLICE_X0Y48          LUT6 (Prop_lut6_I3_O)        0.045     0.311 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_204/O
                         net (fo=1, routed)           0.135     0.446    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_204_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I1_O)        0.045     0.491 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_81/O
                         net (fo=1, routed)           0.191     0.683    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/rgb_values[2]
    SLICE_X1Y47          LUT4 (Prop_lut4_I1_O)        0.045     0.728 f  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_36/O
                         net (fo=1, routed)           0.243     0.971    mb_block_i/GameIP_0/inst/vga/srl[38].srl16_i
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.045     1.016 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.112     1.128    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X2Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.867    -0.840    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y47          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i_srlopt/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][12]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.338ns (29.939%)  route 0.791ns (70.061%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][12]/G
    SLICE_X1Y43          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][12]/Q
                         net (fo=2, routed)           0.170     0.328    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[0][12]
    SLICE_X1Y43          LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_116/O
                         net (fo=1, routed)           0.052     0.425    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_116_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I5_O)        0.045     0.470 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_51/O
                         net (fo=1, routed)           0.099     0.569    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/rgb_values[11]
    SLICE_X2Y43          LUT5 (Prop_lut5_I3_O)        0.045     0.614 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_17/O
                         net (fo=1, routed)           0.216     0.830    mb_block_i/GameIP_0/inst/vga/srl[23].srl16_i_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.045     0.875 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.254     1.129    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][22]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.438ns (38.744%)  route 0.693ns (61.256%))
  Logic Levels:           5  (LDCE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][22]/G
    SLICE_X2Y39          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][22]/Q
                         net (fo=2, routed)           0.120     0.298    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[2][22]
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.343 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_141/O
                         net (fo=1, routed)           0.050     0.393    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_141_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.438 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000     0.438    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/rgb_values[9]
    SLICE_X3Y41          MUXF7 (Prop_muxf7_I0_O)      0.062     0.500 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_23/O
                         net (fo=1, routed)           0.327     0.827    mb_block_i/GameIP_0/inst/vga/srl[21].srl16_i
    SLICE_X3Y42          LUT6 (Prop_lut6_I3_O)        0.108     0.935 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.195     1.131    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][21]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.418ns (34.178%)  route 0.805ns (65.822%))
  Logic Levels:           5  (LDCE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][21]/G
    SLICE_X1Y47          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[0][21]/Q
                         net (fo=2, routed)           0.202     0.360    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[0][21]
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.045     0.405 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_149/O
                         net (fo=1, routed)           0.050     0.456    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_149_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.501 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000     0.501    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/rgb_values[8]
    SLICE_X1Y46          MUXF7 (Prop_muxf7_I0_O)      0.062     0.563 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_24/O
                         net (fo=1, routed)           0.238     0.800    mb_block_i/GameIP_0/inst/vga/srl[20].srl16_i
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.108     0.908 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.315     1.223    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.418ns (33.622%)  route 0.825ns (66.378%))
  Logic Levels:           5  (LDCE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][2]/G
    SLICE_X4Y43          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][2]/Q
                         net (fo=2, routed)           0.096     0.254    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[2][2]
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.045     0.299 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_214/O
                         net (fo=1, routed)           0.099     0.398    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_214_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.443 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_83/O
                         net (fo=1, routed)           0.000     0.443    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/rgb_values[1]
    SLICE_X6Y44          MUXF7 (Prop_muxf7_I0_O)      0.062     0.505 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_37/O
                         net (fo=1, routed)           0.245     0.750    mb_block_i/GameIP_0/inst/vga/srl[37].srl16_i
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.108     0.858 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.386     1.243    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.855    -0.852    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][4]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.338ns (26.965%)  route 0.915ns (73.035%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][4]/G
    SLICE_X3Y39          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[3][4]/Q
                         net (fo=2, routed)           0.117     0.275    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[3][4]
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.045     0.320 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_202/O
                         net (fo=1, routed)           0.136     0.456    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_202_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.501 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_80/O
                         net (fo=1, routed)           0.108     0.609    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/rgb_values[3]
    SLICE_X2Y42          LUT5 (Prop_lut5_I2_O)        0.045     0.654 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_32/O
                         net (fo=1, routed)           0.397     1.051    mb_block_i/GameIP_0/inst/vga/srl[39].srl16_i
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.045     1.096 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.157     1.253    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X6Y48          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.865    -0.842    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y48          FDRE                                         r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i_srlopt/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.420ns (32.722%)  route 0.864ns (67.278%))
  Logic Levels:           5  (LDCE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][1]/G
    SLICE_X1Y48          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[1][1]/Q
                         net (fo=2, routed)           0.136     0.294    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[1][1]
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.045     0.339 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_227/O
                         net (fo=1, routed)           0.116     0.455    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_227_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.045     0.500 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_87/O
                         net (fo=1, routed)           0.000     0.500    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/rgb_values[12]
    SLICE_X2Y47          MUXF7 (Prop_muxf7_I1_O)      0.064     0.564 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_39/O
                         net (fo=1, routed)           0.342     0.906    mb_block_i/GameIP_0/inst/vga/srl[36].srl16_i
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.108     1.014 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.270     1.284    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.855    -0.852    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y31          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][23]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.418ns (32.296%)  route 0.876ns (67.704%))
  Logic Levels:           5  (LDCE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][23]/G
    SLICE_X4Y46          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[4][23]/Q
                         net (fo=2, routed)           0.119     0.277    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[4][23]
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.045     0.322 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_127/O
                         net (fo=1, routed)           0.157     0.479    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_127_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.045     0.524 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_58/O
                         net (fo=1, routed)           0.000     0.524    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/rgb_values[10]
    SLICE_X4Y45          MUXF7 (Prop_muxf7_I0_O)      0.062     0.586 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_21/O
                         net (fo=1, routed)           0.343     0.929    mb_block_i/GameIP_0/inst/vga/srl[22].srl16_i
    SLICE_X3Y42          LUT6 (Prop_lut6_I2_O)        0.108     1.037 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.257     1.294    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.861    -0.846    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y35          SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][5]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.418ns (30.709%)  route 0.943ns (69.291%))
  Logic Levels:           5  (LDCE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][5]/G
    SLICE_X3Y45          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg[2][5]/Q
                         net (fo=2, routed)           0.201     0.359    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/pallette_reg_reg_n_0_[2][5]
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.045     0.404 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_190/O
                         net (fo=1, routed)           0.110     0.514    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_190_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.559 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_77/O
                         net (fo=1, routed)           0.000     0.559    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/rgb_values[4]
    SLICE_X3Y44          MUXF7 (Prop_muxf7_I0_O)      0.062     0.621 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/vga_to_hdmi_i_31/O
                         net (fo=1, routed)           0.283     0.904    mb_block_i/GameIP_0/inst/vga/srl[28].srl16_i_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.108     1.012 r  mb_block_i/GameIP_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.349     1.361    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.817    -0.890    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/GameIP_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/GameIP_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=149, routed)         0.834    -0.873    mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y39         SRL16E                                       r  mb_block_i/GameIP_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_microblaze_clk_wiz_1_1_1

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/game/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.908ns  (logic 1.103ns (28.223%)  route 2.805ns (71.777%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y48          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=6, routed)           1.386     2.011    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X14Y50         LUT3 (Prop_lut3_I2_O)        0.150     2.161 f  mb_block_i/GameIP_0/inst/game/Hardware_to_software[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.859     3.020    mb_block_i/GameIP_0/inst/game/code_buf_reg/state_reg[1]_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I2_O)        0.328     3.348 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Hardware_to_software[5]_INST_0/O
                         net (fo=2, routed)           0.560     3.908    mb_block_i/GameIP_0/inst/game/Hardware_to_software[1]
    SLICE_X14Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.441    -1.571    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X14Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.760ns  (logic 0.124ns (3.298%)  route 3.636ns (96.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.636     3.636    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.760 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.760    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.448    -1.563    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y49         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/game/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.476ns  (logic 0.997ns (28.680%)  route 2.479ns (71.320%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y48          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=6, routed)           1.304     1.929    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.053 r  mb_block_i/GameIP_0/inst/game/Hardware_to_software[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.466     2.519    mb_block_i/GameIP_0/inst/game/save_reg/state_reg[3]_2
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124     2.643 f  mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.710     3.352    mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[7]_INST_0_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I4_O)        0.124     3.476 r  mb_block_i/GameIP_0/inst/game/save_reg/Hardware_to_software[7]_INST_0/O
                         net (fo=2, routed)           0.000     3.476    mb_block_i/GameIP_0/inst/game/Hardware_to_software[3]
    SLICE_X14Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.441    -1.571    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X14Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/game/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.867ns  (logic 0.873ns (30.450%)  route 1.994ns (69.550%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/G
    SLICE_X8Y48          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  mb_block_i/GameIP_0/inst/color_instance/button_press_reg/Q
                         net (fo=6, routed)           0.799     1.424    mb_block_i/GameIP_0/inst/game/button_press
    SLICE_X14Y50         LUT5 (Prop_lut5_I3_O)        0.124     1.548 f  mb_block_i/GameIP_0/inst/game/Hardware_to_software[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.803     2.350    mb_block_i/GameIP_0/inst/game/code_buf_reg/state_reg[2]_1
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124     2.474 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Hardware_to_software[6]_INST_0/O
                         net (fo=2, routed)           0.393     2.867    mb_block_i/GameIP_0/inst/game/Hardware_to_software[2]
    SLICE_X12Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.441    -1.571    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X12Y50         FDRE                                         r  mb_block_i/GameIP_0/inst/game/state_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.337ns  (logic 0.625ns (26.746%)  route 1.712ns (73.254%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[5]/G
    SLICE_X6Y45          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[5]/Q
                         net (fo=9, routed)           1.712     2.337    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.488    -1.524    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.625ns (27.779%)  route 1.625ns (72.221%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[9]/G
    SLICE_X8Y44          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[9]/Q
                         net (fo=9, routed)           1.625     2.250    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.488    -1.524    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.168ns  (logic 0.625ns (28.829%)  route 1.543ns (71.171%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/G
    SLICE_X6Y41          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[8]/Q
                         net (fo=9, routed)           1.543     2.168    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.488    -1.524    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.071ns  (logic 0.625ns (30.185%)  route 1.446ns (69.815%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[14]/G
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[14]/Q
                         net (fo=9, routed)           1.446     2.071    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.488    -1.524    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.559ns (27.100%)  route 1.504ns (72.900%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[19]/G
    SLICE_X7Y46          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[19]/Q
                         net (fo=9, routed)           1.504     2.063    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[19]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.488    -1.524    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/code_pointer_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.047ns  (logic 0.683ns (33.362%)  route 1.364ns (66.638%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/game/code_pointer_reg[1]/G
    SLICE_X32Y52         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  mb_block_i/GameIP_0/inst/game/code_pointer_reg[1]/Q
                         net (fo=5, routed)           0.883     1.442    mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[3]_0[1]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.124     1.566 r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout[7]_i_1/O
                         net (fo=4, routed)           0.481     2.047    mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout[7]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.438    -1.574    mb_block_i/GameIP_0/inst/game/code_buf_reg/axi_aclk
    SLICE_X29Y51         FDRE                                         r  mb_block_i/GameIP_0/inst/game/code_buf_reg/Dout_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.223    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.859    -0.848    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.158ns (59.665%)  route 0.107ns (40.335%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[25]/G
    SLICE_X9Y49          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[25]/Q
                         net (fo=1, routed)           0.107     0.265    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[25]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.879    -0.827    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.178ns (56.837%)  route 0.135ns (43.163%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[17]/G
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[17]/Q
                         net (fo=9, routed)           0.135     0.313    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[17]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.879    -0.827    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.158ns (49.116%)  route 0.164ns (50.884%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[31]/G
    SLICE_X9Y48          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[31]/Q
                         net (fo=1, routed)           0.164     0.322    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[31]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.879    -0.827    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.158ns (48.768%)  route 0.166ns (51.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[28]/G
    SLICE_X11Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[28]/Q
                         net (fo=1, routed)           0.166     0.324    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[28]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.879    -0.827    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.158ns (48.711%)  route 0.166ns (51.289%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[30]/G
    SLICE_X9Y48          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[30]/Q
                         net (fo=1, routed)           0.166     0.324    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[30]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.879    -0.827    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.158ns (46.760%)  route 0.180ns (53.240%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[15]/G
    SLICE_X9Y48          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[15]/Q
                         net (fo=9, routed)           0.180     0.338    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.879    -0.827    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.158ns (46.267%)  route 0.183ns (53.733%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[3]/G
    SLICE_X9Y48          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[3]/Q
                         net (fo=9, routed)           0.183     0.341    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.879    -0.827    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.158ns (46.015%)  route 0.185ns (53.985%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[27]/G
    SLICE_X11Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/axi_write_data_reg[27]/Q
                         net (fo=1, routed)           0.185     0.343    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[27]
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.879    -0.827    mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/GameIP_0/inst/HDMI_Controller_Instance/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 mb_block_i/GameIP_0/inst/game/next_write_state_reg/G
                            (positive level-sensitive latch)
  Destination:            mb_block_i/GameIP_0/inst/game/write_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.158ns (46.002%)  route 0.185ns (53.998%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         LDCE                         0.000     0.000 r  mb_block_i/GameIP_0/inst/game/next_write_state_reg/G
    SLICE_X31Y52         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block_i/GameIP_0/inst/game/next_write_state_reg/Q
                         net (fo=4, routed)           0.185     0.343    mb_block_i/GameIP_0/inst/game/code_ld
    SLICE_X31Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/game/write_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_1/inst/clk_in1_microblaze_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_1/inst/clk_out1_microblaze_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.833    -0.874    mb_block_i/GameIP_0/inst/game/axi_aclk
    SLICE_X31Y49         FDRE                                         r  mb_block_i/GameIP_0/inst/game/write_state_reg/C





