git clone --depth 1 --no-tags https://github.com/AlmirNeeto99/Sistemas-Digitais-Problema1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182597949
git clone --depth 1 --no-tags https://github.com/brockboe/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184861395
git clone --depth 1 --no-tags https://github.com/JiangYiyang/Huawei-digital-watermark-embedding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180967262
git clone --depth 1 --no-tags https://github.com/kartik-hegde/buffets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180723143
git clone --depth 1 --no-tags https://github.com/joaoeen/risc-V_xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180683885
git clone --depth 1 --no-tags https://github.com/EricSchonauer/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183542226
git clone --depth 1 --no-tags https://github.com/tanvir9476/32bitMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185240317
git clone --depth 1 --no-tags https://github.com/jemoralesuvg/simpleuProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183476132
git clone --depth 1 --no-tags https://github.com/wallace-f-rosa-old/INF450.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181999347
git clone --depth 1 --no-tags https://github.com/Jestice08/UVM_Based_Verif_of_XGMACCORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182911145
git clone --depth 1 --no-tags https://github.com/ece-176-group-5/ECE176-RSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182497916
git clone --depth 1 --no-tags https://github.com/porterpan/FPGA-C430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184995945
git clone --depth 1 --no-tags https://github.com/TejbeerBhullar/Catch-the-brick.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184846620
git clone --depth 1 --no-tags https://github.com/starwaredesign/ip_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181312504
git clone --depth 1 --no-tags https://github.com/rambodrahmani/dalle_porte_and_or_not_al_sistema_calcolatore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181665138
git clone --depth 1 --no-tags https://github.com/PraveenW/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183172751
git clone --depth 1 --no-tags https://github.com/duck2/conway.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179580715
git clone --depth 1 --no-tags https://github.com/CanKorkut/Implementation-of-Back-Propagation-Algorithm-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184901277
git clone --depth 1 --no-tags https://github.com/RohitBandaru/ECE5760Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181028572
git clone --depth 1 --no-tags https://github.com/eranas97/16-bit-basic-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185053702
git clone --depth 1 --no-tags https://github.com/shreyanshukumar/Introduction-to-VLSI-Design-EEL316.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179858320
git clone --depth 1 --no-tags https://github.com/QingqingX/GhostSZ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181543226
git clone --depth 1 --no-tags https://github.com/muhammad20/Hardware-AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181523754
git clone --depth 1 --no-tags https://github.com/ABADY1000/DES-AO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180505387
git clone --depth 1 --no-tags https://github.com/bjethro/simongame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180145371
git clone --depth 1 --no-tags https://github.com/vipinkmenon/cannoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182563353
git clone --depth 1 --no-tags https://github.com/damithkawshan/Cache-Design-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184447252
git clone --depth 1 --no-tags https://github.com/ryos36/retro-for-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181355943
git clone --depth 1 --no-tags https://github.com/LHesperus/FIFO-AsynchronousClockDomin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184790710
git clone --depth 1 --no-tags https://github.com/June-Sixth/xilinx_FPGA_BASYS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183847916
git clone --depth 1 --no-tags https://github.com/cbovar/iCEstickPong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180539119
git clone --depth 1 --no-tags https://github.com/PraveenW/S8SP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183132145
git clone --depth 1 --no-tags https://github.com/masc-ucsc/lgraph_HDL_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182366599
git clone --depth 1 --no-tags https://github.com/DinaEzz/-PCI-communication-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183661169
git clone --depth 1 --no-tags https://github.com/ryos36/polyphony-with-tf-mnist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181335389
git clone --depth 1 --no-tags https://github.com/nimamg/UT-DLD-FrequencyMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185078264
git clone --depth 1 --no-tags https://github.com/pantao1227/DES_Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180132896
git clone --depth 1 --no-tags https://github.com/galicia6tw/NNY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182209537
git clone --depth 1 --no-tags https://github.com/sdr-tx/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182316693
git clone --depth 1 --no-tags https://github.com/fast-codesign/FAST-UniMon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181841752
git clone --depth 1 --no-tags https://github.com/JasonLukose/Genesys_HA_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183552315
git clone --depth 1 --no-tags https://github.com/kafaichueng/deblocking_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184761547
git clone --depth 1 --no-tags https://github.com/sheershaka/EE371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184954987
git clone --depth 1 --no-tags https://github.com/miladHakimi/VLIS_CA2_Brent_Kung_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182510326
git clone --depth 1 --no-tags https://github.com/WangYuNeng/ICLab_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181464850
git clone --depth 1 --no-tags https://github.com/miladHakimi/Kogge_Stone_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182785883
git clone --depth 1 --no-tags https://github.com/siwazaki/hello-verilog-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180730574
git clone --depth 1 --no-tags https://github.com/dandymon2600/ECEN-489-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180479356
git clone --depth 1 --no-tags https://github.com/Gabriel-Sa-Barreto/CoLendaFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182560545
git clone --depth 1 --no-tags https://github.com/galgx/projectA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180540717
git clone --depth 1 --no-tags https://github.com/fast-codesign/FAST-USG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181844760
git clone --depth 1 --no-tags https://github.com/PraveenW/RMS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181823657
git clone --depth 1 --no-tags https://github.com/danmunhoz/40GBE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185253090
git clone --depth 1 --no-tags https://github.com/amazingabc/VC707-MIG-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181269410
git clone --depth 1 --no-tags https://github.com/zahramo/multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184096388
git clone --depth 1 --no-tags https://github.com/SamReji123/Hetero-systolic-array-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183469982
git clone --depth 1 --no-tags https://github.com/mukheshpugal/EE2001__Digital_Systems_and_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181122383
git clone --depth 1 --no-tags https://github.com/zhiyuann/USC-EE209.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182234853
git clone --depth 1 --no-tags https://github.com/beenfhb/soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185221172
git clone --depth 1 --no-tags https://github.com/PraveenW/Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181745509
git clone --depth 1 --no-tags https://github.com/honorpeter/DNNWeaver-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179802355
git clone --depth 1 --no-tags https://github.com/ghminaei/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179501744
git clone --depth 1 --no-tags https://github.com/YasmeenElnaggar/PCI-bus-Protocol-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183690450
git clone --depth 1 --no-tags https://github.com/GustavoRuedaEnriquez/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183691033
git clone --depth 1 --no-tags https://github.com/maxnatchanon/basys3-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181720207
git clone --depth 1 --no-tags https://github.com/csz5024/5StagePipelinedMIPSProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181787968
git clone --depth 1 --no-tags https://github.com/iamch15542/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183470627
git clone --depth 1 --no-tags https://github.com/Howeng98/TrafficLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184531958
git clone --depth 1 --no-tags https://github.com/cromagnonninja/Verilog-EDID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183573144
git clone --depth 1 --no-tags https://github.com/cse140l-sp19/lab3_starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184012584
git clone --depth 1 --no-tags https://github.com/liuaoqi/SimonSaysProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179587577
git clone --depth 1 --no-tags https://github.com/qulu622/Big_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179837617
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-pwgardipee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182568662
git clone --depth 1 --no-tags https://github.com/WDDcat/Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182092725
git clone --depth 1 --no-tags https://github.com/vzaicev/rangefinder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181667445
git clone --depth 1 --no-tags https://github.com/blueGorae/Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182121353
git clone --depth 1 --no-tags https://github.com/frenow/FPGA_miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184634858
git clone --depth 1 --no-tags https://github.com/Michael-J-K94/Reconfig_SDFA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184980568
git clone --depth 1 --no-tags https://github.com/martinmuenster/350final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179378395
git clone --depth 1 --no-tags https://github.com/benjesuis/Verilog_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179381989
git clone --depth 1 --no-tags https://github.com/weikleda/cs456lab6UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180424256
git clone --depth 1 --no-tags https://github.com/a-thousand-projects/CPUMk1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179478168
git clone --depth 1 --no-tags https://github.com/kithminrw/verilog_cache_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181553095
git clone --depth 1 --no-tags https://github.com/JacobSiau/MPA_RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182500719
git clone --depth 1 --no-tags https://github.com/gkalmar/led-matrix-104x16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183092987
git clone --depth 1 --no-tags https://github.com/BradKreager/pipelinedMIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182573399
git clone --depth 1 --no-tags https://github.com/HateHanzo/counter8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179183651
git clone --depth 1 --no-tags https://github.com/kaousheik/EE2001-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180107314
git clone --depth 1 --no-tags https://github.com/ZjGaothu/THU_Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183012333
git clone --depth 1 --no-tags https://github.com/tenglin2/MIPS_Pipelined_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183051922
git clone --depth 1 --no-tags https://github.com/vul3hl3y7/Computer-organization_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183055071
git clone --depth 1 --no-tags https://github.com/kithminrw/verilog_processor_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181559534
git clone --depth 1 --no-tags https://github.com/RedFantom/practice-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181658840
git clone --depth 1 --no-tags https://github.com/xormik/ozonecpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182007290
git clone --depth 1 --no-tags https://github.com/fragwuerdig/verilogcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183484641
