--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\programming\ISE\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml fpga2flash.twx fpga2flash.ncd -o
fpga2flash.twr fpga2flash.pcf

Design file:              fpga2flash.ncd
Physical constraint file: fpga2flash.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
flash_data<7>|    2.947(R)|      SLOW  |    0.085(R)|      SLOW  |clk_BUFGP         |   0.000|
rst          |    5.779(R)|      SLOW  |   -1.028(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<0>    |    5.065(R)|      SLOW  |   -2.605(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<1>    |    3.769(R)|      SLOW  |   -1.921(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<2>    |    4.108(R)|      SLOW  |   -2.003(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<3>    |    3.220(R)|      SLOW  |   -1.582(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<4>    |    3.428(R)|      SLOW  |   -1.689(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<5>    |    3.061(R)|      SLOW  |   -1.438(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<6>    |    2.651(R)|      SLOW  |   -1.258(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<7>    |    2.310(R)|      SLOW  |   -0.988(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<8>    |    2.045(R)|      SLOW  |   -0.803(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<9>    |    0.383(R)|      FAST  |    0.777(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<10>   |    1.002(R)|      SLOW  |    0.051(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<11>   |    0.543(R)|      SLOW  |    0.486(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<12>   |    0.797(R)|      SLOW  |    0.247(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<13>   |    0.570(R)|      SLOW  |    0.461(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<14>   |    5.875(R)|      SLOW  |   -2.996(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<15>   |    2.380(R)|      SLOW  |   -1.107(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<16>   |    2.764(R)|      SLOW  |   -1.249(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<17>   |    3.193(R)|      SLOW  |   -1.501(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<18>   |    4.650(R)|      SLOW  |   -2.316(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<19>   |    4.999(R)|      SLOW  |   -2.549(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<20>   |    4.873(R)|      SLOW  |   -2.477(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<21>   |    2.880(R)|      SLOW  |   -1.298(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<29>   |    5.197(R)|      SLOW  |    0.152(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<30>   |    4.957(R)|      SLOW  |    0.544(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<31>   |    5.304(R)|      SLOW  |    0.508(R)|      SLOW  |clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
flash_addr<1> |        14.732(R)|      SLOW  |         5.896(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<2> |        14.965(R)|      SLOW  |         5.925(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<3> |        14.789(R)|      SLOW  |         5.894(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<4> |        14.200(R)|      SLOW  |         5.915(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<5> |        13.812(R)|      SLOW  |         5.528(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<6> |        14.625(R)|      SLOW  |         5.793(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<7> |        14.190(R)|      SLOW  |         5.720(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<8> |        14.347(R)|      SLOW  |         5.819(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<9> |        15.132(R)|      SLOW  |         5.909(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<10>|        14.259(R)|      SLOW  |         5.436(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<11>|        14.175(R)|      SLOW  |         5.438(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<12>|        12.947(R)|      SLOW  |         4.922(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<13>|        14.594(R)|      SLOW  |         5.526(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<14>|        13.754(R)|      SLOW  |         5.156(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<15>|        13.843(R)|      SLOW  |         5.335(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<16>|        13.650(R)|      SLOW  |         5.236(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<17>|        13.937(R)|      SLOW  |         5.395(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<18>|        14.101(R)|      SLOW  |         5.700(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<19>|        13.659(R)|      SLOW  |         5.219(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<20>|        13.921(R)|      SLOW  |         5.207(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<21>|        11.682(R)|      SLOW  |         4.571(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<22>|        14.010(R)|      SLOW  |         5.634(R)|      FAST  |clk_BUFGP         |   0.000|
flash_ctl<0>  |         9.393(R)|      SLOW  |         3.794(R)|      FAST  |clk_BUFGP         |   0.000|
flash_ctl<3>  |         9.538(R)|      SLOW  |         3.868(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<0> |        11.840(R)|      SLOW  |         4.389(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<1> |        11.183(R)|      SLOW  |         4.137(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<2> |         9.873(R)|      SLOW  |         3.692(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<3> |        11.616(R)|      SLOW  |         4.230(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<4> |        13.236(R)|      SLOW  |         4.944(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<5> |        10.955(R)|      SLOW  |         4.086(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<6> |        10.544(R)|      SLOW  |         4.043(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<7> |        10.112(R)|      SLOW  |         3.693(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<8> |         9.699(R)|      SLOW  |         3.654(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<9> |        11.181(R)|      SLOW  |         4.000(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<10>|        12.059(R)|      SLOW  |         4.306(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<11>|        13.655(R)|      SLOW  |         5.079(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<12>|        10.982(R)|      SLOW  |         3.987(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<13>|        10.953(R)|      SLOW  |         4.023(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<14>|        10.112(R)|      SLOW  |         3.898(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<15>|         9.699(R)|      SLOW  |         3.664(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.017|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
flash_data<0>  |led<0>         |   14.117|
flash_data<0>  |segdisp0<0>    |   15.037|
flash_data<0>  |segdisp0<1>    |   14.850|
flash_data<0>  |segdisp0<2>    |   15.468|
flash_data<0>  |segdisp0<3>    |   15.339|
flash_data<0>  |segdisp0<4>    |   15.375|
flash_data<0>  |segdisp0<5>    |   15.138|
flash_data<0>  |segdisp0<6>    |   15.512|
flash_data<1>  |led<1>         |   13.318|
flash_data<1>  |segdisp0<0>    |   14.526|
flash_data<1>  |segdisp0<1>    |   14.539|
flash_data<1>  |segdisp0<2>    |   14.409|
flash_data<1>  |segdisp0<3>    |   14.700|
flash_data<1>  |segdisp0<4>    |   14.736|
flash_data<1>  |segdisp0<5>    |   14.627|
flash_data<1>  |segdisp0<6>    |   14.453|
flash_data<2>  |led<2>         |   14.180|
flash_data<2>  |segdisp0<0>    |   14.963|
flash_data<2>  |segdisp0<1>    |   14.788|
flash_data<2>  |segdisp0<2>    |   14.221|
flash_data<2>  |segdisp0<3>    |   14.931|
flash_data<2>  |segdisp0<4>    |   14.967|
flash_data<2>  |segdisp0<5>    |   15.064|
flash_data<2>  |segdisp0<6>    |   14.265|
flash_data<3>  |led<3>         |   15.052|
flash_data<3>  |segdisp0<0>    |   13.952|
flash_data<3>  |segdisp0<1>    |   14.648|
flash_data<3>  |segdisp0<2>    |   14.254|
flash_data<3>  |segdisp0<3>    |   14.235|
flash_data<3>  |segdisp0<4>    |   14.271|
flash_data<3>  |segdisp0<5>    |   14.053|
flash_data<3>  |segdisp0<6>    |   14.298|
flash_data<4>  |led<4>         |   15.798|
flash_data<4>  |segdisp1<0>    |   16.141|
flash_data<4>  |segdisp1<1>    |   17.240|
flash_data<4>  |segdisp1<2>    |   16.029|
flash_data<4>  |segdisp1<3>    |   16.539|
flash_data<4>  |segdisp1<4>    |   16.628|
flash_data<4>  |segdisp1<5>    |   16.240|
flash_data<4>  |segdisp1<6>    |   15.201|
flash_data<5>  |led<5>         |   14.675|
flash_data<5>  |segdisp1<0>    |   15.130|
flash_data<5>  |segdisp1<1>    |   15.239|
flash_data<5>  |segdisp1<2>    |   14.747|
flash_data<5>  |segdisp1<3>    |   15.382|
flash_data<5>  |segdisp1<4>    |   15.471|
flash_data<5>  |segdisp1<5>    |   15.229|
flash_data<5>  |segdisp1<6>    |   13.919|
flash_data<6>  |led<6>         |   13.441|
flash_data<6>  |segdisp1<0>    |   15.240|
flash_data<6>  |segdisp1<1>    |   14.828|
flash_data<6>  |segdisp1<2>    |   14.784|
flash_data<6>  |segdisp1<3>    |   15.394|
flash_data<6>  |segdisp1<4>    |   15.483|
flash_data<6>  |segdisp1<5>    |   15.339|
flash_data<6>  |segdisp1<6>    |   13.956|
flash_data<7>  |led<7>         |   14.289|
flash_data<7>  |segdisp1<0>    |   18.541|
flash_data<7>  |segdisp1<1>    |   18.086|
flash_data<7>  |segdisp1<2>    |   17.821|
flash_data<7>  |segdisp1<3>    |   18.850|
flash_data<7>  |segdisp1<4>    |   18.939|
flash_data<7>  |segdisp1<5>    |   18.640|
flash_data<7>  |segdisp1<6>    |   16.993|
flash_data<8>  |led<8>         |   12.850|
flash_data<9>  |led<9>         |   13.306|
flash_data<10> |led<10>        |   13.712|
flash_data<11> |led<11>        |   14.535|
flash_data<12> |led<12>        |   12.416|
flash_data<13> |led<13>        |   12.732|
flash_data<14> |led<14>        |   12.356|
flash_data<15> |led<15>        |   12.235|
sw_dip<31>     |flash_addr<1>  |   15.035|
sw_dip<31>     |flash_addr<2>  |   15.254|
sw_dip<31>     |flash_addr<3>  |   14.788|
sw_dip<31>     |flash_addr<4>  |   14.907|
sw_dip<31>     |flash_addr<5>  |   14.327|
sw_dip<31>     |flash_addr<6>  |   14.406|
sw_dip<31>     |flash_addr<7>  |   14.652|
sw_dip<31>     |flash_addr<8>  |   14.796|
sw_dip<31>     |flash_addr<9>  |   14.588|
sw_dip<31>     |flash_addr<10> |   14.285|
sw_dip<31>     |flash_addr<11> |   14.536|
sw_dip<31>     |flash_addr<12> |   13.748|
sw_dip<31>     |flash_addr<13> |   14.576|
sw_dip<31>     |flash_addr<14> |   14.091|
sw_dip<31>     |flash_addr<15> |   14.091|
sw_dip<31>     |flash_addr<16> |   13.758|
sw_dip<31>     |flash_addr<17> |   13.610|
sw_dip<31>     |flash_addr<18> |   14.296|
sw_dip<31>     |flash_addr<19> |   13.875|
sw_dip<31>     |flash_addr<20> |   13.997|
sw_dip<31>     |flash_addr<21> |   12.570|
sw_dip<31>     |flash_addr<22> |   14.346|
---------------+---------------+---------+


Analysis completed Mon Dec 21 00:04:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



