module top
#(parameter param248 = ({((((8'hbf) << (8'ha1)) ? ((8'hb3) ? (8'haf) : (8'ha3)) : {(8'ha8)}) == ((^(7'h42)) >>> (~(8'hbc)))), ((((8'ha5) < (7'h42)) ? {(8'hbf)} : ((8'hbe) * (7'h42))) ? (((8'hb9) && (8'ha7)) ? (~(8'hbe)) : ((8'hb1) ? (8'hab) : (8'haf))) : (((8'ha5) != (8'h9d)) ? {(8'hb6), (8'hbe)} : (!(8'ha2))))} & (^(~&(((8'haf) ? (8'hb5) : (8'h9f)) && ((8'hb9) ? (8'ha8) : (8'ha3)))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2e2):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'he):(1'h0)] wire3;
  input wire [(4'hf):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire signed [(5'h11):(1'h0)] wire0;
  wire [(4'hf):(1'h0)] wire247;
  wire signed [(4'hb):(1'h0)] wire246;
  wire [(4'h8):(1'h0)] wire245;
  wire [(3'h6):(1'h0)] wire244;
  wire [(5'h14):(1'h0)] wire243;
  wire [(4'h9):(1'h0)] wire241;
  wire signed [(5'h10):(1'h0)] wire167;
  wire signed [(3'h5):(1'h0)] wire166;
  wire signed [(5'h13):(1'h0)] wire165;
  wire [(3'h5):(1'h0)] wire160;
  wire [(5'h12):(1'h0)] wire140;
  wire [(2'h2):(1'h0)] wire117;
  wire signed [(2'h2):(1'h0)] wire37;
  wire [(5'h14):(1'h0)] wire7;
  wire signed [(4'h9):(1'h0)] wire6;
  wire [(3'h5):(1'h0)] wire5;
  wire [(5'h10):(1'h0)] wire4;
  wire signed [(4'hd):(1'h0)] wire39;
  wire signed [(5'h14):(1'h0)] wire115;
  reg [(5'h14):(1'h0)] reg118 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg119 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg120 = (1'h0);
  reg [(5'h13):(1'h0)] reg121 = (1'h0);
  reg [(4'h8):(1'h0)] reg122 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg123 = (1'h0);
  reg [(3'h7):(1'h0)] reg124 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg125 = (1'h0);
  reg [(5'h15):(1'h0)] reg126 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg127 = (1'h0);
  reg [(2'h3):(1'h0)] reg128 = (1'h0);
  reg [(5'h10):(1'h0)] reg129 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg130 = (1'h0);
  reg [(2'h3):(1'h0)] reg131 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg132 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg133 = (1'h0);
  reg [(5'h13):(1'h0)] reg134 = (1'h0);
  reg signed [(4'he):(1'h0)] reg135 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg136 = (1'h0);
  reg [(2'h3):(1'h0)] reg137 = (1'h0);
  reg [(3'h7):(1'h0)] reg138 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg139 = (1'h0);
  reg [(3'h4):(1'h0)] reg141 = (1'h0);
  reg [(2'h2):(1'h0)] reg142 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg143 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg144 = (1'h0);
  reg signed [(4'he):(1'h0)] reg145 = (1'h0);
  reg [(4'hb):(1'h0)] reg146 = (1'h0);
  reg [(4'h8):(1'h0)] reg147 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg148 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg149 = (1'h0);
  reg [(4'ha):(1'h0)] reg150 = (1'h0);
  reg [(3'h6):(1'h0)] reg151 = (1'h0);
  reg [(5'h13):(1'h0)] reg152 = (1'h0);
  reg [(4'hb):(1'h0)] reg153 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg154 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg155 = (1'h0);
  reg [(5'h11):(1'h0)] reg156 = (1'h0);
  reg [(3'h5):(1'h0)] reg157 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg158 = (1'h0);
  reg [(4'hc):(1'h0)] reg159 = (1'h0);
  reg [(4'hd):(1'h0)] reg161 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg162 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg163 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg164 = (1'h0);
  assign y = {wire247,
                 wire246,
                 wire245,
                 wire244,
                 wire243,
                 wire241,
                 wire167,
                 wire166,
                 wire165,
                 wire160,
                 wire140,
                 wire117,
                 wire37,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 wire39,
                 wire115,
                 reg118,
                 reg119,
                 reg120,
                 reg121,
                 reg122,
                 reg123,
                 reg124,
                 reg125,
                 reg126,
                 reg127,
                 reg128,
                 reg129,
                 reg130,
                 reg131,
                 reg132,
                 reg133,
                 reg134,
                 reg135,
                 reg136,
                 reg137,
                 reg138,
                 reg139,
                 reg141,
                 reg142,
                 reg143,
                 reg144,
                 reg145,
                 reg146,
                 reg147,
                 reg148,
                 reg149,
                 reg150,
                 reg151,
                 reg152,
                 reg153,
                 reg154,
                 reg155,
                 reg156,
                 reg157,
                 reg158,
                 reg159,
                 reg161,
                 reg162,
                 reg163,
                 reg164,
                 (1'h0)};
  assign wire4 = wire0[(2'h2):(1'h1)];
  assign wire5 = ($signed($signed(wire4[(4'ha):(1'h1)])) ?
                     wire3 : wire4[(3'h5):(2'h3)]);
  assign wire6 = (({wire2, (~(|wire4))} ?
                     $unsigned(($signed(wire5) >>> (wire0 ?
                         (8'hac) : wire1))) : ({$signed(wire2)} != wire4[(4'he):(3'h6)])) * (^((~^$unsigned((8'hb9))) ?
                     $signed((8'hba)) : ({wire2, wire1} ^ $signed(wire5)))));
  assign wire7 = ((^(^~wire2)) << (!$signed((wire5[(1'h0):(1'h0)] ?
                     (wire6 ? wire1 : (8'hab)) : {(8'hb6), wire5}))));
  module8 #() modinst38 (.y(wire37), .wire12(wire0), .wire13(wire7), .wire11(wire1), .wire9(wire4), .wire10(wire2), .clk(clk));
  assign wire39 = {((~((wire37 ? wire7 : (8'hb4)) < ((8'ha3) ^ wire2))) ?
                          $unsigned(($unsigned((8'ha1)) <= (wire0 ?
                              wire7 : wire3))) : (+(wire1[(3'h4):(2'h2)] < ((8'h9d) && wire37))))};
  module40 #() modinst116 (.wire41(wire3), .wire45(wire2), .wire42(wire7), .wire43(wire6), .y(wire115), .clk(clk), .wire44(wire4));
  assign wire117 = (~$signed(((~|(wire3 >> wire3)) ?
                       ((wire4 <<< wire1) << (-(7'h41))) : wire39[(2'h2):(2'h2)])));
  always
    @(posedge clk) begin
      if ((($unsigned(($unsigned(wire39) & $signed(wire2))) + (8'hba)) ?
          wire39 : $unsigned(wire2)))
        begin
          reg118 <= wire7[(2'h2):(1'h0)];
        end
      else
        begin
          if ((~|($unsigned($signed((8'haf))) >>> ((~^reg118) ?
              {$signed(wire0), $unsigned(wire2)} : wire1[(1'h1):(1'h0)]))))
            begin
              reg118 <= $signed((($signed(((8'hb2) + wire115)) ?
                  wire3 : $unsigned(wire3)) != wire37));
              reg119 <= reg118;
              reg120 <= (~$signed(($signed((wire39 ?
                  wire0 : reg118)) || $unsigned((wire0 < (8'ha8))))));
              reg121 <= (^~$unsigned({(&(wire39 + wire5)),
                  ($unsigned(wire4) ? (~|wire3) : reg119)}));
            end
          else
            begin
              reg118 <= ($unsigned(reg121) ?
                  (|{(^wire0[(5'h10):(4'he)])}) : $signed(reg120));
              reg119 <= wire7;
              reg120 <= $unsigned((-wire1[(2'h2):(2'h2)]));
              reg121 <= {(~&$unsigned($signed((~&wire5))))};
              reg122 <= $signed((8'ha7));
            end
          reg123 <= $signed((8'hae));
          if (((wire4[(4'h9):(3'h4)] ?
              (wire4[(1'h0):(1'h0)] && {(8'hb1),
                  (wire2 ? (8'hb2) : wire7)}) : $signed($signed(((8'hac) ?
                  wire4 : wire7)))) ^ (reg121[(5'h10):(2'h3)] ?
              {$unsigned(reg121)} : $unsigned(((!(8'h9d)) & $unsigned(wire7))))))
            begin
              reg124 <= (8'ha0);
              reg125 <= (^($signed((reg120 * wire2)) > (wire6 >= ($signed(wire117) ?
                  (~&reg124) : wire1[(4'hb):(4'ha)]))));
              reg126 <= (wire2[(4'he):(2'h3)] & wire0[(4'hc):(3'h6)]);
              reg127 <= $unsigned(($unsigned(((wire7 ? (7'h40) : wire6) ?
                  reg124 : $signed((7'h40)))) + (((reg123 ? (8'hbf) : reg124) ?
                      wire2[(4'he):(1'h1)] : {reg125}) ?
                  (-wire3) : $unsigned(reg126))));
              reg128 <= {$unsigned((^$signed(wire115)))};
            end
          else
            begin
              reg124 <= ($unsigned((|(~$signed(wire7)))) ?
                  ($signed(reg126[(5'h14):(4'hd)]) ?
                      $unsigned((&reg126[(4'hb):(1'h1)])) : wire0) : ($unsigned((8'hb2)) - (reg118 * $unsigned(reg124))));
            end
        end
      reg129 <= (~wire3);
      if (wire4[(2'h3):(1'h1)])
        begin
          reg130 <= (({{(~reg127), reg123[(4'hb):(3'h7)]},
              (wire117[(1'h0):(1'h0)] ?
                  reg127 : ((8'hbc) ?
                      reg123 : reg123))} >= wire6[(4'h9):(4'h9)]) ^ {$unsigned(($unsigned(reg123) ?
                  {wire117, reg124} : (!wire7))),
              (((reg129 ? wire39 : wire4) ?
                  {(8'hb8)} : (|reg129)) ^~ (^~{reg118}))});
          if ({(wire3 & {wire3,
                  ((wire115 + reg125) ?
                      $unsigned(wire115) : (wire5 ? reg121 : reg118))}),
              ((+$unsigned($unsigned(wire4))) ?
                  (reg122 ? wire6 : wire37) : $signed(($signed(reg121) ?
                      wire37 : $unsigned(wire115))))})
            begin
              reg131 <= $signed($unsigned((&((reg125 | reg127) ?
                  $unsigned(reg128) : (reg123 - reg126)))));
              reg132 <= $signed($signed(reg122));
              reg133 <= (~&(8'hb6));
              reg134 <= ((wire2 ? reg132[(3'h4):(2'h2)] : $unsigned(wire3)) ?
                  ((~&$signed(((8'hb1) & wire5))) << $unsigned($unsigned(reg121))) : $signed((8'had)));
            end
          else
            begin
              reg131 <= ($unsigned($signed($signed((^~reg120)))) ?
                  wire0 : reg134[(3'h6):(1'h1)]);
            end
          reg135 <= ($signed($unsigned(($signed(reg129) ?
              reg127[(4'ha):(2'h2)] : (^(8'hbe))))) << reg118[(4'hf):(3'h5)]);
          if ($signed(($unsigned(reg126) >= (reg125 * $unsigned($signed(reg127))))))
            begin
              reg136 <= $signed((((reg124[(2'h3):(1'h1)] ?
                  (-wire6) : $signed(reg127)) + ((wire5 ? reg135 : reg129) ?
                  (reg128 << wire7) : (wire4 ?
                      reg119 : (8'ha6)))) | $unsigned(wire5[(1'h1):(1'h0)])));
              reg137 <= wire2[(4'hc):(1'h1)];
              reg138 <= ((reg132[(4'h8):(2'h3)] ?
                      {{$signed(reg119), {wire117, wire39}},
                          reg137} : (~&($signed((8'haf)) ~^ reg119[(3'h4):(1'h0)]))) ?
                  (reg136 < $unsigned((&(wire1 || (8'ha6))))) : $unsigned(($unsigned((+reg130)) ?
                      (wire2 <= reg130[(2'h2):(1'h1)]) : reg125[(1'h0):(1'h0)])));
            end
          else
            begin
              reg136 <= $unsigned(reg136);
              reg137 <= {((+$signed((wire1 ? reg118 : wire3))) ?
                      wire7 : $signed(($unsigned(reg129) ?
                          (!(8'ha4)) : {(8'hb2), reg119})))};
            end
        end
      else
        begin
          reg130 <= $signed($unsigned((~^{wire37})));
          reg131 <= $unsigned({$unsigned(({wire39} ?
                  (wire117 && reg119) : $unsigned(reg119)))});
          reg132 <= reg131[(1'h0):(1'h0)];
          reg133 <= (((&$unsigned($unsigned(wire3))) ^ $unsigned((8'hac))) < (($unsigned((wire5 << wire5)) ?
              $unsigned({reg126, reg131}) : (~&{wire0,
                  reg123})) | $unsigned((~$unsigned(reg131)))));
          reg134 <= wire1[(3'h5):(3'h4)];
        end
      reg139 <= reg129[(4'h8):(2'h3)];
    end
  assign wire140 = ((reg118[(4'he):(4'ha)] * ((^~(+reg129)) == (&(reg130 ?
                           wire1 : reg120)))) ?
                       {(-$unsigned((reg124 == (8'hb2))))} : {$unsigned(((wire3 ?
                                   reg118 : reg138) ?
                               (reg133 <= reg138) : ((7'h41) ?
                                   reg126 : reg122))),
                           (($signed(reg131) <<< ((8'hb4) != reg127)) ^~ {$unsigned(reg139)})});
  always
    @(posedge clk) begin
      if (wire2[(3'h7):(2'h2)])
        begin
          reg141 <= {wire6[(4'h8):(3'h7)]};
          if ($signed($unsigned(($unsigned($signed(wire2)) ?
              {((8'hb1) ? wire7 : (8'hb1)),
                  wire140} : ((|wire6) <= (~|reg121))))))
            begin
              reg142 <= (wire115[(2'h2):(1'h0)] ?
                  (wire39 == $signed($signed((reg128 == reg127)))) : wire115[(4'h9):(3'h6)]);
            end
          else
            begin
              reg142 <= (|(8'hab));
              reg143 <= wire7;
              reg144 <= (!$unsigned((((^~reg127) ?
                      (reg127 > reg135) : {wire3}) ?
                  (~|reg124[(2'h3):(2'h3)]) : reg142[(1'h1):(1'h0)])));
              reg145 <= wire5[(1'h0):(1'h0)];
              reg146 <= ((~|(!{wire7[(3'h7):(3'h4)],
                  (wire4 ?
                      reg138 : (7'h43))})) >= (($signed(wire117[(1'h1):(1'h0)]) ?
                      ((~|(8'ha4)) ?
                          wire3[(3'h4):(1'h1)] : ((8'ha0) ?
                              reg120 : wire4)) : ((^~reg125) ?
                          $signed(wire140) : $signed(reg141))) ?
                  ($signed(wire4[(4'hd):(1'h0)]) && (-(wire39 * reg121))) : {($unsigned(wire37) ?
                          $signed(reg142) : (~|reg124))}));
            end
          reg147 <= reg126;
          if (reg120[(3'h6):(1'h1)])
            begin
              reg148 <= $unsigned({wire4});
              reg149 <= reg129;
              reg150 <= wire6;
              reg151 <= wire6[(1'h0):(1'h0)];
            end
          else
            begin
              reg148 <= ((^~reg133) ?
                  $unsigned(reg136[(4'hc):(3'h7)]) : reg120[(3'h6):(3'h4)]);
              reg149 <= ((wire117[(2'h2):(2'h2)] == (($signed((8'ha6)) ?
                          wire39[(3'h7):(3'h5)] : (~|reg121)) ?
                      (&(-reg133)) : (wire6 ~^ reg130[(4'hc):(3'h6)]))) ?
                  $unsigned(reg122) : {$signed(wire2[(3'h4):(3'h4)]),
                      (-wire0)});
              reg150 <= $unsigned(reg149[(3'h5):(3'h5)]);
              reg151 <= $unsigned(($signed({(reg151 ? wire1 : (8'had)),
                      (reg150 ? reg142 : reg130)}) ?
                  (wire1[(3'h7):(3'h5)] ?
                      $unsigned({reg120,
                          wire4}) : $unsigned(wire4[(3'h4):(1'h1)])) : reg131[(2'h3):(1'h0)]));
              reg152 <= reg132[(3'h5):(1'h0)];
            end
          reg153 <= $signed(($signed(reg128) | $signed($unsigned((reg124 ?
              wire0 : reg122)))));
        end
      else
        begin
          reg141 <= reg143[(3'h4):(2'h2)];
          if (wire5[(3'h4):(2'h2)])
            begin
              reg142 <= wire6;
              reg143 <= (~|$signed(reg123));
              reg144 <= reg123;
            end
          else
            begin
              reg142 <= $unsigned((((reg127[(1'h0):(1'h0)] << $unsigned((8'ha2))) != $signed((~^reg141))) ?
                  (wire5[(3'h5):(1'h0)] ~^ wire115) : (wire115[(5'h13):(4'he)] | reg128)));
              reg143 <= reg137[(2'h3):(1'h0)];
              reg144 <= ((8'h9f) != (~|reg126[(5'h15):(4'hb)]));
              reg145 <= (~|(reg125[(3'h4):(1'h0)] <= $unsigned($unsigned($unsigned(reg134)))));
            end
          if ((~(|reg120[(3'h5):(2'h2)])))
            begin
              reg146 <= ($signed(reg119[(4'h8):(3'h5)]) <= (~|$signed((^~$unsigned(reg120)))));
              reg147 <= $unsigned($signed($signed(reg138)));
            end
          else
            begin
              reg146 <= ($signed((wire2[(1'h0):(1'h0)] - reg125[(3'h7):(2'h3)])) ?
                  (~^({{reg133}, $unsigned((8'h9e))} ?
                      (^~$signed((8'had))) : (wire2[(3'h6):(1'h1)] >= $signed(reg143)))) : (8'haa));
              reg147 <= ((8'hbe) ^~ (-((~{reg149}) < (wire1 <<< $signed(wire5)))));
              reg148 <= $unsigned($unsigned({$signed((+reg143))}));
              reg149 <= reg131;
            end
        end
      reg154 <= reg128[(2'h2):(1'h1)];
      reg155 <= reg127;
      if (reg135)
        begin
          reg156 <= (reg129[(4'he):(1'h0)] ?
              (reg127[(4'he):(1'h1)] >> $unsigned(reg122[(2'h3):(2'h3)])) : reg132);
        end
      else
        begin
          reg156 <= reg129[(4'h9):(3'h4)];
          reg157 <= {wire140[(3'h4):(3'h4)], reg150};
          reg158 <= ($signed($unsigned((reg143[(1'h0):(1'h0)] ?
              reg153 : ((8'ha8) - reg126)))) ^ $unsigned(reg118[(2'h2):(2'h2)]));
          reg159 <= $unsigned(((^~(^{reg132})) ?
              reg135[(2'h3):(1'h0)] : (^~(~wire0[(2'h2):(2'h2)]))));
        end
    end
  assign wire160 = reg156;
  always
    @(posedge clk) begin
      reg161 <= $unsigned(wire4[(4'h9):(2'h2)]);
      reg162 <= (reg152[(3'h4):(1'h1)] ?
          {($signed($signed((8'hbe))) >= $signed((~&reg122)))} : {reg128,
              wire140});
      reg163 <= wire117;
      reg164 <= ((!(reg153[(1'h0):(1'h0)] ?
              ({wire0} >= (reg126 ? wire140 : reg163)) : reg148)) ?
          $unsigned($unsigned(({wire2} << wire6))) : reg133);
    end
  assign wire165 = (reg133 ? ((8'ha6) >= (~^reg155)) : reg162[(2'h2):(1'h1)]);
  assign wire166 = {(^{(((8'hb6) ? reg120 : reg155) >>> {reg154, (8'ha2)})})};
  assign wire167 = $signed({{wire165, $signed($signed(reg130))}});
  module168 #() modinst242 (wire241, clk, reg159, reg134, reg119, reg144, reg143);
  assign wire243 = wire241;
  assign wire244 = ({(((reg118 ? reg129 : reg133) ? (~|wire115) : reg132) ?
                               $signed($unsigned(reg124)) : {((8'ha1) | reg123),
                                   (reg118 ^ wire37)})} ?
                       $signed(($signed(reg118[(4'hb):(4'h9)]) ?
                           ((reg162 >>> reg157) - $unsigned(reg149)) : reg131)) : $signed($signed(($signed(wire115) ?
                           (reg129 ^~ (8'hb6)) : $unsigned(reg141)))));
  assign wire245 = $signed(reg161);
  assign wire246 = $unsigned((+$unsigned({{reg142}, (reg145 ~^ reg141)})));
  assign wire247 = (&$unsigned(wire166[(2'h2):(2'h2)]));
endmodule

module module168
#(parameter param240 = ((~|((~((8'ha0) < (8'hbc))) && ({(8'h9e), (8'had)} ? ((8'had) ? (8'ha4) : (8'ha4)) : (~^(8'ha0))))) >= (((((7'h40) ? (8'ha3) : (8'hb4)) <<< (~^(8'hae))) != ({(8'hae)} ? (~&(8'haf)) : ((8'hb0) ~^ (8'ha5)))) ? ((((8'hac) ? (8'hbc) : (8'hbf)) >>> {(7'h40)}) << (!((8'ha5) >> (8'h9f)))) : ((((7'h43) ? (7'h42) : (7'h43)) ? (-(8'ha6)) : ((8'haf) ? (8'hb8) : (8'ha6))) << ((-(8'had)) ? {(8'ha9), (8'h9c)} : ((8'haf) - (8'haa)))))))
(y, clk, wire169, wire170, wire171, wire172, wire173);
  output wire [(32'h121):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire169;
  input wire signed [(5'h13):(1'h0)] wire170;
  input wire signed [(4'hc):(1'h0)] wire171;
  input wire [(4'h9):(1'h0)] wire172;
  input wire [(5'h12):(1'h0)] wire173;
  wire signed [(4'hd):(1'h0)] wire239;
  wire signed [(5'h10):(1'h0)] wire238;
  wire [(3'h7):(1'h0)] wire230;
  wire [(4'h9):(1'h0)] wire229;
  wire signed [(3'h5):(1'h0)] wire228;
  wire signed [(3'h4):(1'h0)] wire227;
  wire [(5'h11):(1'h0)] wire226;
  wire signed [(4'hc):(1'h0)] wire225;
  wire signed [(5'h14):(1'h0)] wire224;
  wire signed [(5'h12):(1'h0)] wire223;
  wire signed [(4'he):(1'h0)] wire222;
  wire [(3'h4):(1'h0)] wire221;
  wire signed [(3'h4):(1'h0)] wire220;
  wire [(5'h11):(1'h0)] wire219;
  wire signed [(4'ha):(1'h0)] wire174;
  wire [(5'h14):(1'h0)] wire175;
  wire signed [(4'h8):(1'h0)] wire176;
  wire signed [(4'ha):(1'h0)] wire217;
  reg [(3'h6):(1'h0)] reg237 = (1'h0);
  reg [(4'hd):(1'h0)] reg236 = (1'h0);
  reg [(3'h5):(1'h0)] reg235 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg234 = (1'h0);
  reg [(5'h13):(1'h0)] reg233 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg232 = (1'h0);
  reg [(5'h11):(1'h0)] reg231 = (1'h0);
  assign y = {wire239,
                 wire238,
                 wire230,
                 wire229,
                 wire228,
                 wire227,
                 wire226,
                 wire225,
                 wire224,
                 wire223,
                 wire222,
                 wire221,
                 wire220,
                 wire219,
                 wire174,
                 wire175,
                 wire176,
                 wire217,
                 reg237,
                 reg236,
                 reg235,
                 reg234,
                 reg233,
                 reg232,
                 reg231,
                 (1'h0)};
  assign wire174 = (~^$unsigned(((|wire169[(2'h2):(1'h1)]) ?
                       (~^(~&wire171)) : ((7'h40) ?
                           (~&wire170) : (!wire171)))));
  assign wire175 = wire172;
  assign wire176 = $signed({wire170, wire170[(5'h11):(4'ha)]});
  module177 #() modinst218 (.clk(clk), .wire180(wire172), .wire179(wire169), .wire181(wire174), .wire182(wire171), .y(wire217), .wire178(wire173));
  assign wire219 = wire174[(4'ha):(3'h6)];
  assign wire220 = {(~(((!wire176) ?
                           wire217[(3'h5):(3'h4)] : (&wire174)) * $signed($signed(wire172)))),
                       wire174[(4'h9):(4'h8)]};
  assign wire221 = $unsigned(wire219[(4'hf):(3'h5)]);
  assign wire222 = wire217;
  assign wire223 = $unsigned((($signed($unsigned(wire172)) >= $unsigned($signed(wire217))) ?
                       $unsigned($signed(wire217)) : (~^$signed($signed((8'ha4))))));
  assign wire224 = ((wire175[(4'he):(1'h1)] ^ ((wire171 * (wire222 ^~ wire223)) ^ (((8'haa) ?
                           wire173 : wire173) ?
                       ((8'hbc) ?
                           (8'hbf) : wire219) : wire173[(5'h10):(4'hf)]))) | wire172);
  assign wire225 = wire223;
  assign wire226 = ((!{$unsigned($unsigned(wire220))}) ?
                       {wire174[(3'h6):(2'h2)],
                           wire223[(5'h11):(5'h11)]} : $unsigned($signed(((wire222 | (8'hb4)) << (~wire225)))));
  assign wire227 = (|wire220);
  assign wire228 = wire223;
  assign wire229 = wire169[(3'h6):(3'h5)];
  assign wire230 = (8'haf);
  always
    @(posedge clk) begin
      if (wire219)
        begin
          reg231 <= wire171[(4'h9):(3'h6)];
          reg232 <= ($signed((^~wire229[(2'h3):(2'h3)])) + (8'hbd));
          reg233 <= $unsigned($signed(wire220[(1'h1):(1'h0)]));
        end
      else
        begin
          reg231 <= wire169[(3'h5):(2'h2)];
          reg232 <= (|wire174[(1'h0):(1'h0)]);
          if ((wire224 ?
              $unsigned($unsigned($signed($unsigned(wire229)))) : $unsigned((~&wire221))))
            begin
              reg233 <= (wire226 >> (~((^~wire169[(1'h0):(1'h0)]) ?
                  (|wire174[(3'h5):(1'h0)]) : $unsigned((wire230 ?
                      (8'ha4) : wire169)))));
            end
          else
            begin
              reg233 <= wire173[(3'h5):(1'h0)];
              reg234 <= {$unsigned($signed({wire226[(4'hc):(3'h5)],
                      (reg232 ? (8'hb0) : reg232)})),
                  (({(wire229 | wire173)} <<< wire175) ~^ $signed(reg232))};
              reg235 <= (~^((({wire226, reg231} ?
                      $unsigned(wire172) : (!wire175)) * $signed((~|wire224))) ?
                  $signed(($signed((8'hbe)) < wire172)) : $unsigned($signed($signed(wire228)))));
              reg236 <= $unsigned($unsigned($unsigned((7'h42))));
              reg237 <= $signed((((wire230 ?
                          ((8'ha6) & wire220) : ((7'h41) ? wire230 : wire175)) ?
                      wire171 : ($signed(wire229) & (wire173 < wire173))) ?
                  $unsigned({(&wire221), (!reg236)}) : (~|wire226)));
            end
        end
    end
  assign wire238 = reg232;
  assign wire239 = reg233;
endmodule

module module40
#(parameter param113 = (({(~(!(8'h9c))), ((~^(8'hae)) >>> (+(8'hb7)))} ? {{((8'h9d) ^~ (7'h42)), ((8'ha8) != (7'h40))}} : ((~(8'h9d)) ? {((8'ha4) == (8'hb7))} : (~|{(8'ha4), (8'ha7)}))) >>> ((!((-(8'hbf)) ? {(8'haa)} : (+(8'ha3)))) + ((((8'h9f) << (8'haa)) > (-(8'ha3))) ? (((8'hb4) ? (8'hbd) : (8'hac)) * ((7'h42) ? (8'hb7) : (8'hb0))) : (|((8'ha2) ? (8'ha2) : (8'hb6)))))), 
parameter param114 = param113)
(y, clk, wire45, wire44, wire43, wire42, wire41);
  output wire [(32'h12b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hf):(1'h0)] wire45;
  input wire signed [(3'h7):(1'h0)] wire44;
  input wire signed [(3'h7):(1'h0)] wire43;
  input wire [(2'h3):(1'h0)] wire42;
  input wire signed [(4'he):(1'h0)] wire41;
  wire signed [(4'h8):(1'h0)] wire111;
  wire signed [(4'hd):(1'h0)] wire48;
  wire signed [(4'h9):(1'h0)] wire47;
  wire signed [(5'h11):(1'h0)] wire46;
  reg [(5'h10):(1'h0)] reg66 = (1'h0);
  reg [(4'hf):(1'h0)] reg65 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg64 = (1'h0);
  reg [(4'h8):(1'h0)] reg63 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg62 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg61 = (1'h0);
  reg [(5'h10):(1'h0)] reg60 = (1'h0);
  reg [(5'h12):(1'h0)] reg59 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg58 = (1'h0);
  reg [(2'h2):(1'h0)] reg57 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg56 = (1'h0);
  reg [(5'h15):(1'h0)] reg55 = (1'h0);
  reg [(4'hf):(1'h0)] reg54 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg53 = (1'h0);
  reg [(5'h15):(1'h0)] reg52 = (1'h0);
  reg [(4'he):(1'h0)] reg51 = (1'h0);
  reg [(5'h11):(1'h0)] reg50 = (1'h0);
  reg [(5'h12):(1'h0)] reg49 = (1'h0);
  assign y = {wire111,
                 wire48,
                 wire47,
                 wire46,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 (1'h0)};
  assign wire46 = ((&(({wire41, wire41} | (&wire41)) - ((~wire41) ?
                      {wire42} : $unsigned(wire41)))) ^~ wire42);
  assign wire47 = $signed(($unsigned(($signed((8'hb7)) ?
                          (~&wire44) : wire43[(3'h5):(2'h3)])) ?
                      {(8'hb4)} : $unsigned(((wire41 ^ wire43) ?
                          $signed(wire46) : wire44[(3'h7):(3'h5)]))));
  assign wire48 = wire45;
  always
    @(posedge clk) begin
      if (wire41)
        begin
          reg49 <= (((~(((8'ha6) ?
              wire41 : wire47) && $unsigned(wire41))) >>> wire48) <= (8'hb3));
        end
      else
        begin
          reg49 <= {({({wire42, wire48} ? {wire44, wire42} : (wire48 > wire44)),
                  (~$unsigned(wire42))} >> (!wire47[(3'h7):(3'h5)]))};
          if ($signed(wire46[(1'h0):(1'h0)]))
            begin
              reg50 <= wire44;
            end
          else
            begin
              reg50 <= ($signed(($unsigned(reg49) ^~ $signed(reg49))) ?
                  $unsigned(((+{wire45}) < {(^wire46),
                      (^(8'ha9))})) : $unsigned(wire47[(1'h1):(1'h0)]));
              reg51 <= $unsigned(wire44);
              reg52 <= ($signed($signed(reg50)) - (reg51[(4'hd):(4'hc)] >= (($signed(wire43) ?
                      (wire41 ? reg49 : wire48) : {wire43, reg51}) ?
                  wire42 : $unsigned(reg51[(4'he):(1'h1)]))));
              reg53 <= wire42[(1'h0):(1'h0)];
            end
        end
      reg54 <= (~(8'had));
      if (wire47)
        begin
          if ($unsigned((wire46[(2'h3):(2'h2)] | $unsigned((wire47 ?
              (reg53 ? wire46 : (8'ha1)) : (wire41 * reg49))))))
            begin
              reg55 <= $signed(({((wire45 ?
                      reg51 : (8'haa)) - wire47[(3'h7):(2'h2)]),
                  ({reg52, wire42} ? wire45 : {wire48})} ~^ wire42));
              reg56 <= {reg50[(4'hd):(4'hd)],
                  (^~$unsigned(((wire43 ? reg55 : (8'ha1)) ?
                      ((8'hbe) != reg49) : $signed(wire44))))};
              reg57 <= (((((reg49 & reg53) ? (+wire42) : reg55[(4'hd):(1'h0)]) ?
                      $unsigned((~^reg53)) : ($signed(reg50) | (reg51 ?
                          wire48 : reg54))) ?
                  (+wire48) : $unsigned(($unsigned(reg51) * (^(8'ha3))))) != $unsigned($signed($signed((~|reg50)))));
            end
          else
            begin
              reg55 <= wire44[(3'h5):(2'h3)];
              reg56 <= (^~(!reg52));
              reg57 <= wire46[(3'h4):(1'h0)];
              reg58 <= wire42[(2'h2):(2'h2)];
              reg59 <= $unsigned(wire48);
            end
          if ({($signed({$unsigned(wire48)}) - reg55[(5'h15):(2'h3)]),
              $signed($unsigned(($unsigned(reg55) ? reg55 : (8'ha4))))})
            begin
              reg60 <= (-(8'hab));
              reg61 <= wire42;
              reg62 <= reg52[(4'he):(4'h8)];
              reg63 <= ((wire43 ?
                  reg55 : $signed({$unsigned(reg53),
                      (wire44 << reg60)})) <<< ((reg53[(1'h0):(1'h0)] < $unsigned((^reg50))) ?
                  ($signed($unsigned(reg55)) - reg59[(3'h7):(3'h4)]) : (reg57[(1'h1):(1'h0)] != (^~(wire47 ?
                      (8'hb4) : reg55)))));
            end
          else
            begin
              reg60 <= $unsigned(wire43);
            end
          reg64 <= ($unsigned((($signed(reg53) ?
                      (reg57 && reg58) : (reg56 ? wire48 : reg62)) ?
                  $unsigned($signed(reg56)) : $unsigned((reg61 && (8'hb9))))) ?
              (~|((-reg57) * (~((7'h43) <<< reg52)))) : ((^~((+reg59) ^~ $unsigned(wire41))) >>> ($signed(wire44[(2'h3):(2'h2)]) ^ (reg50[(4'ha):(4'h8)] ?
                  (reg53 ? wire42 : (8'ha1)) : wire44))));
        end
      else
        begin
          reg55 <= {($signed($signed(reg56)) && ($unsigned({wire41,
                  wire47}) & ((&reg59) - (&reg64)))),
              $signed(wire45[(4'h9):(4'h9)])};
        end
      reg65 <= (8'ha7);
      reg66 <= reg63;
    end
  module67 #() modinst112 (wire111, clk, reg51, reg65, reg60, reg52);
endmodule

module module8
#(parameter param35 = ((~|(((^(8'had)) >>> ((8'hbd) ? (8'hae) : (8'ha6))) != (^~((7'h42) ? (7'h43) : (8'hac))))) ? (~^{((8'hab) ^~ (^(8'ha9)))}) : (((((7'h43) ? (8'ha1) : (8'ha0)) ? ((8'ha8) && (7'h40)) : ((8'hb3) <= (8'hbd))) << ((-(8'ha5)) * ((8'hb1) ? (8'had) : (8'haf)))) >> ((~^((8'ha3) - (8'hb5))) | (~^(|(8'ha5)))))), 
parameter param36 = param35)
(y, clk, wire13, wire12, wire11, wire10, wire9);
  output wire [(32'hf2):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h14):(1'h0)] wire13;
  input wire [(5'h11):(1'h0)] wire12;
  input wire signed [(4'hb):(1'h0)] wire11;
  input wire signed [(2'h3):(1'h0)] wire10;
  input wire [(2'h3):(1'h0)] wire9;
  wire signed [(5'h12):(1'h0)] wire34;
  wire [(5'h12):(1'h0)] wire33;
  wire [(5'h13):(1'h0)] wire32;
  wire signed [(3'h5):(1'h0)] wire30;
  wire [(4'h9):(1'h0)] wire29;
  wire [(4'hf):(1'h0)] wire28;
  wire [(3'h5):(1'h0)] wire27;
  wire [(4'hc):(1'h0)] wire14;
  reg signed [(3'h4):(1'h0)] reg31 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg26 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg25 = (1'h0);
  reg [(5'h11):(1'h0)] reg24 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg23 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg22 = (1'h0);
  reg [(4'hd):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg19 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg18 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg17 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg16 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg15 = (1'h0);
  assign y = {wire34,
                 wire33,
                 wire32,
                 wire30,
                 wire29,
                 wire28,
                 wire27,
                 wire14,
                 reg31,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 (1'h0)};
  assign wire14 = {(~^$unsigned(wire11[(4'h8):(3'h6)])),
                      ($unsigned(($unsigned(wire13) ?
                          $signed(wire11) : {(8'ha1)})) <<< {$signed((wire12 >> wire13)),
                          $signed({wire12})})};
  always
    @(posedge clk) begin
      reg15 <= (^$signed((wire12[(5'h11):(5'h10)] ?
          wire12[(3'h6):(1'h1)] : $signed($signed(wire13)))));
      reg16 <= wire13[(5'h13):(3'h7)];
      reg17 <= {(+$unsigned(reg15))};
      if ({{(~&(|(+wire14)))},
          ((reg15[(3'h7):(1'h1)] ?
              ((!reg17) ?
                  $signed((7'h41)) : (wire9 ?
                      (8'ha7) : (8'had))) : wire12) | (~|$unsigned((wire11 & wire9))))})
        begin
          reg18 <= (((wire13[(4'h8):(2'h2)] ?
                  $signed({reg17}) : ($unsigned(wire13) ?
                      (wire14 ?
                          reg15 : wire13) : reg15)) <= (~&(~$signed((8'hbe))))) ?
              (~|(({wire12, wire12} + $signed(wire10)) >>> (wire14 ?
                  (wire12 ?
                      wire13 : reg16) : (reg16 || reg17)))) : $unsigned($signed(wire12[(5'h10):(4'hc)])));
        end
      else
        begin
          reg18 <= (~^(reg16[(4'h8):(2'h2)] ?
              {((~&wire13) ? $unsigned(wire14) : $signed(reg17)),
                  wire10} : $unsigned($unsigned($signed(wire12)))));
          reg19 <= reg15[(3'h5):(2'h3)];
          if ($signed(($unsigned(reg18[(3'h4):(2'h2)]) ?
              (((8'ha6) ? {wire12} : reg17) ^~ ((wire13 ?
                  wire9 : wire13) <= $unsigned((8'ha3)))) : wire10[(2'h2):(1'h0)])))
            begin
              reg20 <= wire13[(1'h1):(1'h1)];
              reg21 <= ($unsigned((+wire14[(1'h1):(1'h1)])) ?
                  (wire9[(1'h0):(1'h0)] << {(!wire12[(4'hd):(4'hc)]),
                      ((reg16 >>> wire10) ?
                          (8'h9c) : wire14)}) : wire11[(1'h0):(1'h0)]);
              reg22 <= $unsigned({$signed(reg20),
                  (reg19[(3'h5):(1'h0)] << (8'hbc))});
              reg23 <= (wire11 ?
                  ($signed((+((8'hb5) && wire12))) ?
                      (reg17[(1'h0):(1'h0)] <<< $unsigned($unsigned(reg17))) : (8'hb5)) : $signed($unsigned($signed((reg17 ?
                      (8'hb1) : (7'h41))))));
            end
          else
            begin
              reg20 <= $unsigned({reg22[(5'h10):(4'he)]});
              reg21 <= ((reg20[(3'h4):(1'h0)] ? reg19 : (8'hbd)) ?
                  wire14 : reg21);
              reg22 <= $signed((~&$unsigned($signed($signed(reg17)))));
            end
          reg24 <= (!{($signed($signed(reg21)) ^~ ({reg23, wire12} ?
                  (wire10 ? reg21 : wire9) : reg17[(1'h0):(1'h0)])),
              $unsigned(wire14)});
          reg25 <= reg17[(1'h1):(1'h0)];
        end
      reg26 <= wire13;
    end
  assign wire27 = ($signed(reg16) ?
                      reg23[(4'h9):(3'h6)] : (($signed($unsigned(wire10)) >>> (reg20 ?
                          reg19 : $signed(reg19))) ^~ $signed((reg26[(3'h6):(2'h2)] ?
                          reg25[(4'ha):(2'h2)] : (^reg26)))));
  assign wire28 = $signed($unsigned($unsigned($signed({wire27}))));
  assign wire29 = ({(~^reg19),
                      $signed($unsigned($signed(wire14)))} < reg22[(5'h10):(3'h6)]);
  assign wire30 = wire11;
  always
    @(posedge clk) begin
      reg31 <= reg23;
    end
  assign wire32 = ($signed((8'hb1)) <<< ((reg22[(2'h3):(2'h2)] ?
                          (wire11[(1'h0):(1'h0)] ?
                              {wire30,
                                  wire9} : reg18[(3'h6):(1'h0)]) : ((|reg23) > reg18[(1'h0):(1'h0)])) ?
                      (wire30[(2'h3):(1'h0)] == (&{reg26,
                          wire12})) : wire28[(4'h8):(4'h8)]));
  assign wire33 = $unsigned($signed(wire14));
  assign wire34 = $signed(((wire28 ^ $unsigned(reg26)) ?
                      reg25[(2'h2):(1'h0)] : wire30));
endmodule

module module67
#(parameter param110 = {(((((8'ha8) ? (8'hb9) : (8'hbc)) ? ((8'hbd) ? (8'hb1) : (8'hab)) : (&(7'h43))) ? (^~((8'ha9) ? (8'hbd) : (8'hac))) : ({(7'h44)} ? ((8'hb1) >> (7'h40)) : ((7'h41) ^~ (8'hac)))) ? ((~(^(8'ha1))) ~^ (^~((8'ha9) ? (8'h9c) : (8'h9e)))) : (&(((8'ha6) ? (8'hab) : (7'h42)) == {(8'ha1)})))})
(y, clk, wire71, wire70, wire69, wire68);
  output wire [(32'h1a8):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire71;
  input wire signed [(4'hf):(1'h0)] wire70;
  input wire [(5'h10):(1'h0)] wire69;
  input wire [(5'h15):(1'h0)] wire68;
  wire [(4'h8):(1'h0)] wire99;
  wire signed [(5'h11):(1'h0)] wire98;
  wire [(2'h2):(1'h0)] wire97;
  wire [(4'hf):(1'h0)] wire96;
  wire [(4'h8):(1'h0)] wire95;
  wire signed [(5'h13):(1'h0)] wire94;
  wire [(5'h11):(1'h0)] wire93;
  wire signed [(4'hd):(1'h0)] wire92;
  wire signed [(3'h6):(1'h0)] wire81;
  wire signed [(5'h13):(1'h0)] wire80;
  wire signed [(5'h13):(1'h0)] wire76;
  wire signed [(4'h9):(1'h0)] wire75;
  wire signed [(4'hc):(1'h0)] wire74;
  wire [(3'h4):(1'h0)] wire73;
  wire [(2'h3):(1'h0)] wire72;
  reg signed [(5'h13):(1'h0)] reg109 = (1'h0);
  reg [(5'h13):(1'h0)] reg108 = (1'h0);
  reg [(2'h2):(1'h0)] reg107 = (1'h0);
  reg [(4'h8):(1'h0)] reg106 = (1'h0);
  reg [(3'h5):(1'h0)] reg105 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg104 = (1'h0);
  reg [(3'h5):(1'h0)] reg103 = (1'h0);
  reg [(3'h6):(1'h0)] reg102 = (1'h0);
  reg [(4'he):(1'h0)] reg101 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg100 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg91 = (1'h0);
  reg [(5'h12):(1'h0)] reg90 = (1'h0);
  reg [(4'ha):(1'h0)] reg89 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg88 = (1'h0);
  reg [(3'h5):(1'h0)] reg87 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg86 = (1'h0);
  reg [(4'h8):(1'h0)] reg85 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg84 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg83 = (1'h0);
  reg [(4'hf):(1'h0)] reg82 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg79 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg78 = (1'h0);
  reg [(5'h11):(1'h0)] reg77 = (1'h0);
  assign y = {wire99,
                 wire98,
                 wire97,
                 wire96,
                 wire95,
                 wire94,
                 wire93,
                 wire92,
                 wire81,
                 wire80,
                 wire76,
                 wire75,
                 wire74,
                 wire73,
                 wire72,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg79,
                 reg78,
                 reg77,
                 (1'h0)};
  assign wire72 = $unsigned(wire68);
  assign wire73 = (~&($unsigned({$unsigned(wire70)}) > {((^~(8'hb0)) ?
                          wire70[(4'hf):(3'h4)] : (wire70 < wire71))}));
  assign wire74 = (wire72 ^ (($unsigned(wire72[(1'h1):(1'h0)]) * (((8'hbc) - wire72) + ((8'hbe) ^~ wire73))) | wire71));
  assign wire75 = $unsigned((((wire72 ?
                      wire74[(4'h9):(3'h5)] : (wire68 < (8'hba))) & (8'hbf)) != {{$unsigned((8'hae)),
                          wire74[(3'h7):(3'h6)]}}));
  assign wire76 = wire71[(4'hb):(4'ha)];
  always
    @(posedge clk) begin
      reg77 <= wire68[(3'h4):(2'h3)];
      reg78 <= $unsigned((~&$unsigned((~|(reg77 ? wire69 : wire70)))));
      reg79 <= ((^~($signed((wire71 ? wire71 : wire73)) ?
              $unsigned(((8'ha4) ? wire68 : reg77)) : ($unsigned(wire72) ?
                  $unsigned((8'hb2)) : {wire76, wire70}))) ?
          (wire68 ? wire75 : wire76[(4'h8):(1'h1)]) : (wire74[(4'hc):(4'h9)] ?
              {wire70} : ($unsigned((wire70 ? wire73 : wire72)) | (reg78 ?
                  {reg78} : wire76))));
    end
  assign wire80 = $unsigned($unsigned((~^wire72[(2'h3):(2'h2)])));
  assign wire81 = wire73;
  always
    @(posedge clk) begin
      if ((^~wire69[(4'h9):(3'h4)]))
        begin
          reg82 <= ((!(((wire73 ? wire81 : wire72) ?
              $signed(wire72) : $unsigned(wire71)) && ((reg79 ?
              wire72 : reg78) & $signed((8'hbc))))) ^ $unsigned((($signed(reg78) ?
                  reg79 : wire80[(4'h8):(3'h5)]) ?
              wire71[(4'h8):(3'h5)] : ($signed(wire72) ^ (8'hb7)))));
          reg83 <= (-$unsigned(reg82[(4'hb):(2'h3)]));
          if ($signed((reg83[(2'h3):(1'h0)] ?
              $unsigned($unsigned({reg78})) : (((~wire68) << (reg82 + (8'haa))) >= wire71))))
            begin
              reg84 <= (8'hb6);
              reg85 <= $unsigned((8'hb8));
              reg86 <= ($unsigned(({$signed(reg83)} && wire72)) * (&(8'h9d)));
              reg87 <= ($unsigned({(reg82[(1'h1):(1'h0)] & reg82), wire73}) ?
                  ($unsigned((+reg84)) >> $signed((^wire70[(3'h6):(2'h3)]))) : ((-(|$unsigned(reg82))) ?
                      ($signed((wire74 && reg85)) >= $signed($signed(reg85))) : $unsigned(($signed((8'h9c)) ?
                          (-reg79) : (reg84 ? wire80 : (8'hb3))))));
              reg88 <= reg78;
            end
          else
            begin
              reg84 <= (reg87[(1'h0):(1'h0)] ?
                  (wire80 - reg87[(2'h3):(2'h3)]) : $unsigned((|(reg85[(3'h6):(3'h6)] ?
                      (wire80 ? reg79 : wire81) : $unsigned(reg77)))));
              reg85 <= $unsigned($unsigned({(-(^reg87))}));
              reg86 <= (((~($unsigned(reg82) ~^ (^~wire69))) << (+wire71)) + (|(7'h40)));
              reg87 <= (7'h42);
              reg88 <= $signed((wire71 > $signed($signed($unsigned(wire73)))));
            end
          reg89 <= $unsigned((reg85[(2'h3):(2'h2)] >>> $signed(wire80[(5'h11):(4'hf)])));
          if ((reg79 ? reg79[(2'h3):(1'h0)] : $signed(wire75)))
            begin
              reg90 <= $signed(wire69);
            end
          else
            begin
              reg90 <= ((+(-$unsigned((~|(8'ha1))))) ?
                  ((~&wire69[(5'h10):(3'h5)]) * (~&((wire74 ?
                      reg82 : (8'hbc)) <<< reg90))) : $unsigned((reg77[(3'h6):(2'h3)] ?
                      (reg79 ?
                          $unsigned(reg82) : (^wire71)) : reg89[(3'h5):(2'h2)])));
            end
        end
      else
        begin
          if ((((8'hb9) ?
              (8'haa) : $unsigned((^{wire80,
                  reg78}))) << $signed($signed($signed({reg88, reg79})))))
            begin
              reg82 <= (^((^~((wire80 ? wire69 : wire76) >> $unsigned(reg79))) ?
                  {($signed(wire72) > reg86)} : $signed((&$unsigned(wire68)))));
            end
          else
            begin
              reg82 <= (reg90 ?
                  $unsigned($unsigned($unsigned(reg78))) : (8'haa));
              reg83 <= (~reg82);
            end
          reg84 <= ((wire75 ?
              $signed((^~{wire81})) : reg77[(5'h11):(4'h9)]) < ($unsigned(reg82) ?
              {((8'hb5) + $signed(reg78)),
                  (~^$unsigned(reg79))} : (~^$signed(wire75))));
          reg85 <= reg79[(3'h4):(2'h2)];
          reg86 <= $signed($signed((reg90 ?
              $unsigned($signed(wire80)) : ($unsigned(wire72) ?
                  (reg88 ? wire76 : reg86) : (8'haa)))));
          reg87 <= wire80[(3'h4):(2'h3)];
        end
      reg91 <= reg88[(2'h3):(1'h0)];
    end
  assign wire92 = $signed($unsigned((|reg85[(1'h0):(1'h0)])));
  assign wire93 = wire81[(2'h2):(1'h0)];
  assign wire94 = wire75;
  assign wire95 = (wire70 ^~ {$unsigned((&(reg85 ? reg86 : reg77)))});
  assign wire96 = reg82;
  assign wire97 = (((reg89 != (reg79 || (~wire74))) <<< wire96) <= wire92[(1'h0):(1'h0)]);
  assign wire98 = $signed({reg88});
  assign wire99 = ($signed((((wire93 << wire70) && (wire96 + (8'hb2))) ?
                      wire76 : $signed({reg77}))) >= wire93[(1'h0):(1'h0)]);
  always
    @(posedge clk) begin
      reg100 <= reg90;
      if (wire70[(4'h9):(4'h9)])
        begin
          reg101 <= ($signed(wire95[(2'h2):(2'h2)]) ?
              $unsigned($unsigned(wire80[(4'he):(4'hd)])) : {$signed(wire75[(3'h7):(3'h7)])});
          reg102 <= $signed($signed(reg87));
          reg103 <= $unsigned((!wire92));
          reg104 <= (wire74[(2'h3):(1'h0)] ?
              $signed($unsigned($unsigned(((8'ha0) >>> reg83)))) : $unsigned($signed((^~$unsigned((8'ha3))))));
          if (wire72[(2'h2):(2'h2)])
            begin
              reg105 <= {$signed((($unsigned(wire95) == {reg91}) ?
                      reg78[(3'h4):(2'h2)] : wire99))};
              reg106 <= wire76[(4'h9):(1'h1)];
              reg107 <= reg104[(2'h2):(1'h0)];
            end
          else
            begin
              reg105 <= reg84[(3'h7):(3'h5)];
              reg106 <= wire81[(3'h5):(3'h4)];
              reg107 <= $signed((-wire99[(1'h1):(1'h1)]));
              reg108 <= $signed($signed(wire69));
            end
        end
      else
        begin
          if (wire68[(4'hb):(1'h0)])
            begin
              reg101 <= (+$signed(reg78[(3'h4):(1'h1)]));
              reg102 <= $unsigned(((wire80 > reg86) != (8'hab)));
            end
          else
            begin
              reg101 <= (wire69 ?
                  (~&$unsigned((^~reg86[(4'h9):(2'h2)]))) : ($signed($unsigned(wire94)) + $unsigned($signed((wire96 ?
                      reg79 : reg103)))));
              reg102 <= ((^~(8'hbb)) ?
                  ((((wire80 >= reg100) ?
                          (wire71 ?
                              reg104 : wire80) : $signed(reg79)) != ({(8'ha4),
                              wire75} ?
                          wire93[(3'h7):(3'h4)] : (~&reg77))) ?
                      {($unsigned(wire71) ?
                              (reg85 ?
                                  wire94 : reg91) : ((8'hb9) && wire70))} : reg77) : (reg88[(1'h1):(1'h1)] ?
                      $signed(reg89) : ($signed((^reg104)) ?
                          (|$signed(wire92)) : reg100[(2'h2):(1'h1)])));
              reg103 <= (|wire95[(1'h1):(1'h1)]);
            end
        end
      reg109 <= ((7'h44) ?
          (!$unsigned(wire94[(5'h12):(3'h5)])) : $signed((-reg78)));
    end
endmodule

module module177
#(parameter param215 = ((~(^({(8'hb9), (8'hb3)} >= ((8'hb1) ? (8'ha7) : (8'h9e))))) ? {((8'ha2) && {((8'haa) | (8'hbd))})} : ({(~|((8'hb6) <<< (8'hb1))), (~^(^~(8'hb4)))} > (~|((~(8'hb0)) ? (8'ha6) : (-(8'haa)))))), 
parameter param216 = ((param215 ~^ ((param215 ? {param215, param215} : (~param215)) ? param215 : param215)) ? (-(~(((7'h41) != (8'hb0)) ? (param215 ? param215 : param215) : (param215 ? param215 : param215)))) : (param215 ? (+param215) : (((param215 ? param215 : param215) >= (param215 ? (8'hbc) : param215)) ? {param215} : param215))))
(y, clk, wire182, wire181, wire180, wire179, wire178);
  output wire [(32'h158):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hc):(1'h0)] wire182;
  input wire [(4'ha):(1'h0)] wire181;
  input wire [(4'h9):(1'h0)] wire180;
  input wire [(3'h7):(1'h0)] wire179;
  input wire signed [(5'h12):(1'h0)] wire178;
  wire [(5'h11):(1'h0)] wire214;
  wire [(3'h6):(1'h0)] wire213;
  wire signed [(4'he):(1'h0)] wire212;
  wire signed [(5'h10):(1'h0)] wire209;
  wire [(3'h6):(1'h0)] wire208;
  wire [(4'hb):(1'h0)] wire207;
  wire signed [(4'h8):(1'h0)] wire192;
  wire signed [(4'ha):(1'h0)] wire191;
  wire signed [(4'he):(1'h0)] wire188;
  wire signed [(3'h7):(1'h0)] wire187;
  wire signed [(4'hd):(1'h0)] wire186;
  wire signed [(2'h2):(1'h0)] wire185;
  wire [(4'hf):(1'h0)] wire184;
  wire [(5'h10):(1'h0)] wire183;
  reg signed [(5'h15):(1'h0)] reg211 = (1'h0);
  reg [(3'h6):(1'h0)] reg210 = (1'h0);
  reg [(5'h14):(1'h0)] reg206 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg205 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg204 = (1'h0);
  reg [(3'h7):(1'h0)] reg203 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg202 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg201 = (1'h0);
  reg [(3'h7):(1'h0)] reg200 = (1'h0);
  reg [(4'h9):(1'h0)] reg199 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg198 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg197 = (1'h0);
  reg [(3'h7):(1'h0)] reg196 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg195 = (1'h0);
  reg [(5'h11):(1'h0)] reg194 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg193 = (1'h0);
  reg [(4'h8):(1'h0)] reg190 = (1'h0);
  reg [(3'h4):(1'h0)] reg189 = (1'h0);
  assign y = {wire214,
                 wire213,
                 wire212,
                 wire209,
                 wire208,
                 wire207,
                 wire192,
                 wire191,
                 wire188,
                 wire187,
                 wire186,
                 wire185,
                 wire184,
                 wire183,
                 reg211,
                 reg210,
                 reg206,
                 reg205,
                 reg204,
                 reg203,
                 reg202,
                 reg201,
                 reg200,
                 reg199,
                 reg198,
                 reg197,
                 reg196,
                 reg195,
                 reg194,
                 reg193,
                 reg190,
                 reg189,
                 (1'h0)};
  assign wire183 = wire178[(4'he):(1'h1)];
  assign wire184 = wire180[(4'h9):(2'h2)];
  assign wire185 = wire180[(4'h9):(3'h7)];
  assign wire186 = ((~wire178) ^ wire180);
  assign wire187 = {$unsigned((({wire183} ?
                           $unsigned((8'ha9)) : wire179) < wire184))};
  assign wire188 = (~^$signed(wire187));
  always
    @(posedge clk) begin
      reg189 <= ($unsigned((($unsigned(wire178) ?
                  ((8'hb2) ? wire179 : wire184) : (wire186 - wire187)) ?
              wire181[(3'h7):(3'h6)] : (~|$unsigned(wire183)))) ?
          $signed($unsigned(({wire181,
              wire187} << $unsigned(wire188)))) : wire180);
      reg190 <= wire182;
    end
  assign wire191 = $signed($signed(wire182));
  assign wire192 = ($signed((wire180 ?
                           {(!wire178),
                               ((8'haa) || reg190)} : $signed(wire183))) ?
                       wire187 : (wire182 >> {$signed(wire183[(4'hf):(4'h9)]),
                           $signed((-wire185))}));
  always
    @(posedge clk) begin
      reg193 <= wire186[(4'h8):(4'h8)];
      reg194 <= (wire185 > (7'h41));
      if ((reg193[(4'ha):(4'h8)] ? wire183 : wire180))
        begin
          if (wire182)
            begin
              reg195 <= $signed(($unsigned(($signed(wire180) ?
                  wire186[(2'h2):(1'h0)] : {reg193,
                      reg194})) <= $signed(wire185)));
              reg196 <= wire185;
            end
          else
            begin
              reg195 <= ($unsigned($signed((^(~^wire178)))) ?
                  {{(8'hb7)}} : $signed($signed((~&{wire184, wire182}))));
              reg196 <= $signed($signed($unsigned(reg195[(2'h3):(1'h0)])));
              reg197 <= ((^~reg193[(4'hb):(1'h1)]) ?
                  (($signed(wire192[(1'h0):(1'h0)]) ?
                          (^~(wire181 | wire182)) : wire178) ?
                      wire181 : (+((reg189 <= wire184) || {(8'ha6)}))) : $signed($unsigned(((~^wire179) <= reg193))));
              reg198 <= ({reg189[(1'h1):(1'h1)],
                  wire181} ^~ (^({((8'haf) >= wire186)} > {(reg190 ?
                      wire188 : wire178)})));
              reg199 <= (-reg197);
            end
          reg200 <= (|$signed($unsigned(wire192[(3'h5):(1'h1)])));
          reg201 <= (-$unsigned((7'h44)));
          if (wire185)
            begin
              reg202 <= $signed($unsigned($signed($signed((wire182 - (8'hab))))));
              reg203 <= (~^{$signed({{wire179, reg200}}),
                  (wire185[(2'h2):(1'h1)] ? wire184 : wire188[(2'h2):(1'h0)])});
            end
          else
            begin
              reg202 <= ($signed(wire181) ?
                  $signed({wire185}) : (((+(wire181 ?
                          reg201 : wire180)) >= $unsigned((wire180 ?
                          wire180 : wire182))) ?
                      (^~((8'hb3) ?
                          reg197[(4'ha):(4'h8)] : {wire182,
                              wire186})) : $signed($signed(reg199))));
              reg203 <= $unsigned({wire182[(3'h7):(3'h4)],
                  reg201[(1'h0):(1'h0)]});
            end
          reg204 <= (^((((reg193 != (8'ha1)) | $signed(reg195)) >> ({reg199} && $signed(reg196))) ?
              reg202[(1'h0):(1'h0)] : $unsigned((reg194 > (wire178 ?
                  wire182 : wire191)))));
        end
      else
        begin
          reg195 <= (^~wire182[(3'h5):(1'h0)]);
          reg196 <= (({{wire182[(3'h4):(2'h3)]}, wire182[(4'h9):(1'h1)]} ?
              $unsigned(((wire180 ? wire185 : wire180) ?
                  (wire192 ~^ wire188) : $unsigned(reg196))) : {wire179[(1'h0):(1'h0)]}) ~^ $unsigned((reg199 * $signed($unsigned(wire182)))));
          if ((|wire184[(4'he):(4'ha)]))
            begin
              reg197 <= ($signed(($signed(reg203[(2'h2):(1'h1)]) ?
                  ($signed(wire184) >>> (-reg199)) : $signed(wire183[(2'h2):(1'h1)]))) > reg204);
            end
          else
            begin
              reg197 <= ((7'h43) == wire183);
              reg198 <= ((wire181[(1'h0):(1'h0)] != ((!reg200[(3'h5):(2'h2)]) ~^ {(wire178 ?
                      reg198 : reg200)})) + $unsigned((($unsigned(wire184) ?
                      wire187[(3'h5):(3'h4)] : (wire185 >>> (8'hbb))) ?
                  $signed((^reg202)) : (wire192 & (wire186 != reg194)))));
            end
        end
      reg205 <= (+$signed(reg203));
      reg206 <= ($unsigned($signed(($unsigned((8'ha6)) ?
              reg203 : (~^wire186)))) ?
          {(8'hab), (8'ha3)} : wire178);
    end
  assign wire207 = (&(reg189 || wire188[(3'h7):(3'h6)]));
  assign wire208 = (wire187[(3'h7):(3'h4)] >> wire187);
  assign wire209 = wire178[(3'h5):(3'h4)];
  always
    @(posedge clk) begin
      reg210 <= (~^{wire184[(3'h5):(1'h1)]});
      reg211 <= (~^$signed((wire192[(4'h8):(1'h1)] ?
          ((~reg197) ^~ (wire183 ? wire191 : reg206)) : (&(7'h42)))));
    end
  assign wire212 = ((~&{((reg190 & wire187) || (wire183 >>> wire186))}) ?
                       $unsigned((&((wire186 * reg197) > (reg190 > wire179)))) : $unsigned($signed($signed($unsigned(wire187)))));
  assign wire213 = {(($signed({reg196,
                           wire209}) || ($unsigned(reg194) != reg206)) >>> $unsigned(reg199[(2'h2):(1'h1)]))};
  assign wire214 = reg197;
endmodule
