

================================================================
== Vivado HLS Report for 'pynq_filters_AXIvideo2Mat'
================================================================
* Date:           Thu Nov 28 03:42:31 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    3|  310083|    3|  310083|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |                       |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_wait_for_start  |    0|       0|         1|          1|          1|        0|    yes   |
        |- loop_height          |    0|  310080|  6 ~ 646 |          -|          -| 0 ~ 480 |    no    |
        | + loop_width          |    1|     641|         2|          1|          1| 0 ~ 640 |    yes   |
        | + loop_wait_for_eol   |    1|       1|         2|          1|          1|        0|    yes   |
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond8_i)
5 --> 
	6  / true
6 --> 
	7  / (exitcond9_i)
	5  / (!exitcond9_i)
7 --> 
	8  / true
8 --> 
	9  / (eol_2_i)
	7  / (!eol_2_i)
9 --> 
	4  / true
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: stg_10 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_14 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_15 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_16 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_17 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_18 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_19 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_20 [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecInterface(i11* %img_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_21 [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(i10* %img_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: img_rows_V_read [1/1] 4.38ns
entry:12  %img_rows_V_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %img_rows_V)

ST_1: img_cols_V_read [1/1] 4.38ns
entry:13  %img_cols_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %img_cols_V)

ST_1: stg_24 [1/1] 0.00ns
entry:14  call void (...)* @_ssdm_op_SpecInterface(i10* %img_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_25 [1/1] 4.38ns
entry:15  call void @_ssdm_op_Write.ap_fifo.i10P(i10* %img_rows_V_out, i10 %img_rows_V_read)

ST_1: stg_26 [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_SpecInterface(i11* %img_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_27 [1/1] 4.38ns
entry:17  call void @_ssdm_op_Write.ap_fifo.i11P(i11* %img_cols_V_out, i11 %img_cols_V_read)

ST_1: stg_28 [1/1] 0.00ns
entry:18  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_29 [1/1] 0.00ns
entry:19  br label %._crit_edge188.i


 <State 2>: 0.00ns
ST_2: stg_30 [1/1] 0.00ns
._crit_edge188.i:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1828) nounwind

ST_2: tmp_i [1/1] 0.00ns
._crit_edge188.i:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1828)

ST_2: stg_32 [1/1] 0.00ns
._crit_edge188.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: stg_33 [1/1] 0.00ns
._crit_edge188.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: empty [1/1] 0.00ns
._crit_edge188.i:4  %empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
._crit_edge188.i:5  %tmp_data_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_user_V [1/1] 0.00ns
._crit_edge188.i:6  %tmp_user_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 3

ST_2: tmp_last_V [1/1] 0.00ns
._crit_edge188.i:7  %tmp_last_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 4

ST_2: empty_155 [1/1] 0.00ns
._crit_edge188.i:8  %empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1828, i32 %tmp_i)

ST_2: stg_39 [1/1] 0.00ns
._crit_edge188.i:9  br i1 %tmp_user_V, label %.preheader187.i.preheader, label %._crit_edge188.i


 <State 3>: 1.57ns
ST_3: sof_1_i [1/1] 0.00ns
.preheader187.i.preheader:0  %sof_1_i = alloca i1

ST_3: stg_41 [1/1] 1.57ns
.preheader187.i.preheader:1  store i1 true, i1* %sof_1_i

ST_3: stg_42 [1/1] 1.57ns
.preheader187.i.preheader:2  br label %.preheader187.i


 <State 4>: 3.44ns
ST_4: axi_last_V1_i [1/1] 0.00ns
.preheader187.i:0  %axi_last_V1_i = phi i1 [ %axi_last_V_3_i, %5 ], [ %tmp_last_V, %.preheader187.i.preheader ]

ST_4: axi_data_V1_i [1/1] 0.00ns
.preheader187.i:1  %axi_data_V1_i = phi i24 [ %axi_data_V_3_i, %5 ], [ %tmp_data_V, %.preheader187.i.preheader ]

ST_4: p_i [1/1] 0.00ns
.preheader187.i:2  %p_i = phi i9 [ %i_V, %5 ], [ 0, %.preheader187.i.preheader ]

ST_4: p_cast_cast_i [1/1] 0.00ns
.preheader187.i:3  %p_cast_cast_i = zext i9 %p_i to i10

ST_4: exitcond8_i [1/1] 2.07ns
.preheader187.i:4  %exitcond8_i = icmp eq i10 %p_cast_cast_i, %img_rows_V_read

ST_4: stg_48 [1/1] 0.00ns
.preheader187.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 480, i64 0)

ST_4: i_V [1/1] 1.84ns
.preheader187.i:6  %i_V = add i9 %p_i, 1

ST_4: stg_50 [1/1] 0.00ns
.preheader187.i:7  br i1 %exitcond8_i, label %.exit, label %0

ST_4: stg_51 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_4: tmp_199_i [1/1] 0.00ns
:1  %tmp_199_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_4: stg_53 [1/1] 1.57ns
:2  br label %1

ST_4: stg_54 [1/1] 0.00ns
.exit:0  ret void


 <State 5>: 3.48ns
ST_5: p_7_i [1/1] 0.00ns
:2  %p_7_i = phi i10 [ 0, %0 ], [ %j_V, %._crit_edge189.i ]

ST_5: eol_i [1/1] 0.00ns
:3  %eol_i = phi i1 [ false, %0 ], [ %axi_last_V_2_i, %._crit_edge189.i ]

ST_5: p_7_cast_cast_i [1/1] 0.00ns
:4  %p_7_cast_cast_i = zext i10 %p_7_i to i11

ST_5: exitcond9_i [1/1] 2.11ns
:5  %exitcond9_i = icmp eq i11 %p_7_cast_cast_i, %img_cols_V_read

ST_5: j_V [1/1] 1.84ns
:7  %j_V = add i10 %p_7_i, 1

ST_5: sof_1_i_load [1/1] 0.00ns
:0  %sof_1_i_load = load i1* %sof_1_i

ST_5: brmerge_i [1/1] 1.37ns
:4  %brmerge_i = or i1 %sof_1_i_load, %eol_i

ST_5: empty_156 [1/1] 0.00ns
:0  %empty_156 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_5: stg_63 [1/1] 1.57ns
._crit_edge189.i:12  store i1 false, i1* %sof_1_i


 <State 6>: 5.95ns
ST_6: eol [1/1] 0.00ns
:0  %eol = phi i1 [ %axi_last_V1_i, %0 ], [ %axi_last_V_2_i, %._crit_edge189.i ]

ST_6: axi_data_V_1_i [1/1] 0.00ns
:1  %axi_data_V_1_i = phi i24 [ %axi_data_V1_i, %0 ], [ %p_Val2_s, %._crit_edge189.i ]

ST_6: stg_66 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 640, i64 0)

ST_6: stg_67 [1/1] 1.57ns
:8  br i1 %exitcond9_i, label %.preheader.i, label %2

ST_6: stg_68 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_6: tmp_200_i [1/1] 0.00ns
:2  %tmp_200_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_6: stg_70 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_71 [1/1] 1.57ns
:5  br i1 %brmerge_i, label %._crit_edge189.i, label %3

ST_6: tmp_data_V_1 [1/1] 0.00ns
:1  %tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_156, 0

ST_6: tmp_last_V_1 [1/1] 0.00ns
:2  %tmp_last_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_156, 4

ST_6: stg_74 [1/1] 1.57ns
:3  br label %._crit_edge189.i

ST_6: axi_last_V_2_i [1/1] 0.00ns
._crit_edge189.i:0  %axi_last_V_2_i = phi i1 [ %tmp_last_V_1, %3 ], [ %eol, %2 ]

ST_6: p_Val2_s [1/1] 0.00ns
._crit_edge189.i:1  %p_Val2_s = phi i24 [ %tmp_data_V_1, %3 ], [ %axi_data_V_1_i, %2 ]

ST_6: tmp [1/1] 0.00ns
._crit_edge189.i:2  %tmp = trunc i24 %p_Val2_s to i8

ST_6: tmp_19 [1/1] 0.00ns
._crit_edge189.i:3  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 15)

ST_6: tmp_20 [1/1] 0.00ns
._crit_edge189.i:4  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 16, i32 23)

ST_6: tmp_205_i [1/1] 0.00ns
._crit_edge189.i:5  %tmp_205_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1857)

ST_6: stg_81 [1/1] 0.00ns
._crit_edge189.i:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_82 [1/1] 4.38ns
._crit_edge189.i:7  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp)

ST_6: stg_83 [1/1] 4.38ns
._crit_edge189.i:8  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_19)

ST_6: stg_84 [1/1] 4.38ns
._crit_edge189.i:9  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_20)

ST_6: empty_157 [1/1] 0.00ns
._crit_edge189.i:10  %empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1857, i32 %tmp_205_i)

ST_6: empty_158 [1/1] 0.00ns
._crit_edge189.i:11  %empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_200_i)

ST_6: stg_87 [1/1] 0.00ns
._crit_edge189.i:13  br label %1


 <State 7>: 1.37ns
ST_7: eol_2_i [1/1] 0.00ns
.preheader.i:2  %eol_2_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol_i, %1 ]

ST_7: empty_159 [1/1] 0.00ns
:4  %empty_159 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)


 <State 8>: 0.00ns
ST_8: axi_last_V_3_i [1/1] 0.00ns
.preheader.i:0  %axi_last_V_3_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol, %1 ]

ST_8: axi_data_V_3_i [1/1] 0.00ns
.preheader.i:1  %axi_data_V_3_i = phi i24 [ %tmp_data_V_2, %4 ], [ %axi_data_V_1_i, %1 ]

ST_8: stg_92 [1/1] 0.00ns
.preheader.i:3  br i1 %eol_2_i, label %5, label %4

ST_8: stg_93 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1829) nounwind

ST_8: tmp_201_i [1/1] 0.00ns
:1  %tmp_201_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1829)

ST_8: stg_95 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_8: stg_96 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_8: tmp_data_V_2 [1/1] 0.00ns
:5  %tmp_data_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_159, 0

ST_8: tmp_last_V_2 [1/1] 0.00ns
:6  %tmp_last_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_159, 4

ST_8: empty_160 [1/1] 0.00ns
:7  %empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1829, i32 %tmp_201_i)

ST_8: stg_100 [1/1] 0.00ns
:8  br label %.preheader.i


 <State 9>: 0.00ns
ST_9: empty_161 [1/1] 0.00ns
:0  %empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_199_i)

ST_9: stg_102 [1/1] 0.00ns
:1  br label %.preheader187.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ img_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_10          (specinterface    ) [ 0000000000]
stg_11          (specinterface    ) [ 0000000000]
stg_12          (specinterface    ) [ 0000000000]
stg_13          (specinterface    ) [ 0000000000]
stg_14          (specinterface    ) [ 0000000000]
stg_15          (specinterface    ) [ 0000000000]
stg_16          (specinterface    ) [ 0000000000]
stg_17          (specinterface    ) [ 0000000000]
stg_18          (specinterface    ) [ 0000000000]
stg_19          (specinterface    ) [ 0000000000]
stg_20          (specinterface    ) [ 0000000000]
stg_21          (specinterface    ) [ 0000000000]
img_rows_V_read (read             ) [ 0011111111]
img_cols_V_read (read             ) [ 0011111111]
stg_24          (specinterface    ) [ 0000000000]
stg_25          (write            ) [ 0000000000]
stg_26          (specinterface    ) [ 0000000000]
stg_27          (write            ) [ 0000000000]
stg_28          (specinterface    ) [ 0000000000]
stg_29          (br               ) [ 0000000000]
stg_30          (specloopname     ) [ 0000000000]
tmp_i           (specregionbegin  ) [ 0000000000]
stg_32          (specpipeline     ) [ 0000000000]
stg_33          (speclooptripcount) [ 0000000000]
empty           (read             ) [ 0000000000]
tmp_data_V      (extractvalue     ) [ 0001111111]
tmp_user_V      (extractvalue     ) [ 0010000000]
tmp_last_V      (extractvalue     ) [ 0001111111]
empty_155       (specregionend    ) [ 0000000000]
stg_39          (br               ) [ 0000000000]
sof_1_i         (alloca           ) [ 0001111111]
stg_41          (store            ) [ 0000000000]
stg_42          (br               ) [ 0001111111]
axi_last_V1_i   (phi              ) [ 0000111000]
axi_data_V1_i   (phi              ) [ 0000111000]
p_i             (phi              ) [ 0000100000]
p_cast_cast_i   (zext             ) [ 0000000000]
exitcond8_i     (icmp             ) [ 0000111111]
stg_48          (speclooptripcount) [ 0000000000]
i_V             (add              ) [ 0001111111]
stg_50          (br               ) [ 0000000000]
stg_51          (specloopname     ) [ 0000000000]
tmp_199_i       (specregionbegin  ) [ 0000011111]
stg_53          (br               ) [ 0000111111]
stg_54          (ret              ) [ 0000000000]
p_7_i           (phi              ) [ 0000010000]
eol_i           (phi              ) [ 0000011110]
p_7_cast_cast_i (zext             ) [ 0000000000]
exitcond9_i     (icmp             ) [ 0000111111]
j_V             (add              ) [ 0000111111]
sof_1_i_load    (load             ) [ 0000000000]
brmerge_i       (or               ) [ 0000111111]
empty_156       (read             ) [ 0000011000]
stg_63          (store            ) [ 0000000000]
eol             (phi              ) [ 0000011110]
axi_data_V_1_i  (phi              ) [ 0000011110]
stg_66          (speclooptripcount) [ 0000000000]
stg_67          (br               ) [ 0000111111]
stg_68          (specloopname     ) [ 0000000000]
tmp_200_i       (specregionbegin  ) [ 0000000000]
stg_70          (specpipeline     ) [ 0000000000]
stg_71          (br               ) [ 0000000000]
tmp_data_V_1    (extractvalue     ) [ 0000000000]
tmp_last_V_1    (extractvalue     ) [ 0000000000]
stg_74          (br               ) [ 0000000000]
axi_last_V_2_i  (phi              ) [ 0000111111]
p_Val2_s        (phi              ) [ 0000111111]
tmp             (trunc            ) [ 0000000000]
tmp_19          (partselect       ) [ 0000000000]
tmp_20          (partselect       ) [ 0000000000]
tmp_205_i       (specregionbegin  ) [ 0000000000]
stg_81          (specprotocol     ) [ 0000000000]
stg_82          (write            ) [ 0000000000]
stg_83          (write            ) [ 0000000000]
stg_84          (write            ) [ 0000000000]
empty_157       (specregionend    ) [ 0000000000]
empty_158       (specregionend    ) [ 0000000000]
stg_87          (br               ) [ 0000111111]
eol_2_i         (phi              ) [ 0000000110]
empty_159       (read             ) [ 0000000110]
axi_last_V_3_i  (phi              ) [ 0001100111]
axi_data_V_3_i  (phi              ) [ 0001100111]
stg_92          (br               ) [ 0000000000]
stg_93          (specloopname     ) [ 0000000000]
tmp_201_i       (specregionbegin  ) [ 0000000000]
stg_95          (specpipeline     ) [ 0000000000]
stg_96          (speclooptripcount) [ 0000000000]
tmp_data_V_2    (extractvalue     ) [ 0000111111]
tmp_last_V_2    (extractvalue     ) [ 0000111111]
empty_160       (specregionend    ) [ 0000000000]
stg_100         (br               ) [ 0000111111]
empty_161       (specregionend    ) [ 0000000000]
stg_102         (br               ) [ 0001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_rows_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_cols_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="img_rows_V_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="img_cols_V_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1828"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1857"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1829"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="sof_1_i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1_i/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="img_rows_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="0"/>
<pin id="113" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_rows_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="img_cols_V_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="0" index="1" bw="11" slack="0"/>
<pin id="119" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_cols_V_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="stg_25_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_25/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="stg_27_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="11" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_27/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="34" slack="0"/>
<pin id="140" dir="0" index="1" bw="24" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="0" index="3" bw="3" slack="0"/>
<pin id="143" dir="0" index="4" bw="1" slack="0"/>
<pin id="144" dir="0" index="5" bw="1" slack="0"/>
<pin id="145" dir="0" index="6" bw="1" slack="0"/>
<pin id="146" dir="0" index="7" bw="1" slack="0"/>
<pin id="147" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_156/5 empty_159/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="stg_82_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_82/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="stg_83_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_83/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="stg_84_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_84/6 "/>
</bind>
</comp>

<comp id="177" class="1005" name="axi_last_V1_i_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="2"/>
<pin id="179" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="axi_last_V1_i (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="axi_last_V1_i_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="2"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V1_i/4 "/>
</bind>
</comp>

<comp id="187" class="1005" name="axi_data_V1_i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="24" slack="2"/>
<pin id="189" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V1_i (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="axi_data_V1_i_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="24" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="24" slack="2"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V1_i/4 "/>
</bind>
</comp>

<comp id="197" class="1005" name="p_i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="1"/>
<pin id="199" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_i_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="p_7_i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="1"/>
<pin id="210" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_7_i (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_7_i_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_7_i/5 "/>
</bind>
</comp>

<comp id="219" class="1005" name="eol_i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_i (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="eol_i_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_i/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="eol_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="2"/>
<pin id="233" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="eol_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="2"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/6 "/>
</bind>
</comp>

<comp id="242" class="1005" name="axi_data_V_1_i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="2"/>
<pin id="244" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V_1_i (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="axi_data_V_1_i_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="24" slack="2"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="24" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1_i/6 "/>
</bind>
</comp>

<comp id="253" class="1005" name="axi_last_V_2_i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2_i (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="axi_last_V_2_i_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2_i/6 "/>
</bind>
</comp>

<comp id="266" class="1005" name="p_Val2_s_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="24" slack="0"/>
<pin id="268" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Val2_s_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="24" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="24" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="278" class="1005" name="eol_2_i_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2_i (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="eol_2_i_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="2"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2_i/7 "/>
</bind>
</comp>

<comp id="289" class="1005" name="axi_last_V_3_i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3_i (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="axi_last_V_3_i_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="2"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3_i/8 "/>
</bind>
</comp>

<comp id="301" class="1005" name="axi_data_V_3_i_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="24" slack="1"/>
<pin id="303" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3_i (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="axi_data_V_3_i_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="24" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="24" slack="2"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3_i/8 "/>
</bind>
</comp>

<comp id="313" class="1005" name="reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="34" slack="1"/>
<pin id="315" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="empty_156 empty_159 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="34" slack="1"/>
<pin id="319" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/6 tmp_data_V_2/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="34" slack="1"/>
<pin id="324" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_1/6 tmp_last_V_2/8 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_data_V_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="34" slack="0"/>
<pin id="329" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_user_V_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="34" slack="0"/>
<pin id="333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_last_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="34" slack="0"/>
<pin id="337" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="stg_41_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_41/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_cast_cast_i_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast_i/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="exitcond8_i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="0" index="1" bw="10" slack="3"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8_i/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="i_V_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_7_cast_cast_i_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_7_cast_cast_i/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="exitcond9_i_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="0" index="1" bw="11" slack="4"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9_i/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="j_V_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sof_1_i_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="2"/>
<pin id="376" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_i_load/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="brmerge_i_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="stg_63_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="2"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_63/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="24" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_19_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="24" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="0" index="3" bw="5" slack="0"/>
<pin id="398" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_20_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="24" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="0" index="3" bw="6" slack="0"/>
<pin id="409" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="415" class="1005" name="img_rows_V_read_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="3"/>
<pin id="417" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="img_rows_V_read "/>
</bind>
</comp>

<comp id="420" class="1005" name="img_cols_V_read_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="4"/>
<pin id="422" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="img_cols_V_read "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp_data_V_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="24" slack="2"/>
<pin id="427" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_last_V_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="2"/>
<pin id="435" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="438" class="1005" name="sof_1_i_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1_i "/>
</bind>
</comp>

<comp id="445" class="1005" name="exitcond8_i_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8_i "/>
</bind>
</comp>

<comp id="449" class="1005" name="i_V_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="0"/>
<pin id="451" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="454" class="1005" name="exitcond9_i_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond9_i "/>
</bind>
</comp>

<comp id="458" class="1005" name="j_V_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="463" class="1005" name="brmerge_i_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge_i "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_data_V_2_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="24" slack="0"/>
<pin id="469" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_last_V_2_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="110" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="116" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="161"><net_src comp="102" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="102" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="102" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="186"><net_src comp="180" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="196"><net_src comp="190" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="80" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="82" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="240"><net_src comp="177" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="251"><net_src comp="187" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="264"><net_src comp="234" pin="4"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="276"><net_src comp="245" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="287"><net_src comp="219" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="299"><net_src comp="231" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="300"><net_src comp="293" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="311"><net_src comp="242" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="316"><net_src comp="138" pin="8"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="325"><net_src comp="313" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="330"><net_src comp="138" pin="8"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="138" pin="8"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="138" pin="8"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="68" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="201" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="201" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="76" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="212" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="212" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="84" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="223" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="82" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="270" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="399"><net_src comp="90" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="270" pin="4"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="92" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="94" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="403"><net_src comp="393" pin="4"/><net_sink comp="163" pin=2"/></net>

<net id="410"><net_src comp="90" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="270" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="38" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="96" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="414"><net_src comp="404" pin="4"/><net_sink comp="170" pin=2"/></net>

<net id="418"><net_src comp="110" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="423"><net_src comp="116" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="428"><net_src comp="327" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="436"><net_src comp="335" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="441"><net_src comp="106" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="448"><net_src comp="348" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="353" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="457"><net_src comp="363" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="368" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="466"><net_src comp="377" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="317" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="475"><net_src comp="322" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="293" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_data_stream_0_V | {6 }
	Port: img_data_stream_1_V | {6 }
	Port: img_data_stream_2_V | {6 }
	Port: img_rows_V_out | {1 }
	Port: img_cols_V_out | {1 }
 - Input state : 
	Port: pynq_filters_AXIvideo2Mat : AXI_video_strm_V_data_V | {2 5 7 }
	Port: pynq_filters_AXIvideo2Mat : AXI_video_strm_V_keep_V | {2 5 7 }
	Port: pynq_filters_AXIvideo2Mat : AXI_video_strm_V_strb_V | {2 5 7 }
	Port: pynq_filters_AXIvideo2Mat : AXI_video_strm_V_user_V | {2 5 7 }
	Port: pynq_filters_AXIvideo2Mat : AXI_video_strm_V_last_V | {2 5 7 }
	Port: pynq_filters_AXIvideo2Mat : AXI_video_strm_V_id_V | {2 5 7 }
	Port: pynq_filters_AXIvideo2Mat : AXI_video_strm_V_dest_V | {2 5 7 }
	Port: pynq_filters_AXIvideo2Mat : img_rows_V | {1 }
	Port: pynq_filters_AXIvideo2Mat : img_cols_V | {1 }
  - Chain level:
	State 1
	State 2
		empty_155 : 1
		stg_39 : 1
	State 3
		stg_41 : 1
	State 4
		p_cast_cast_i : 1
		exitcond8_i : 2
		i_V : 1
		stg_50 : 3
	State 5
		p_7_cast_cast_i : 1
		exitcond9_i : 2
		j_V : 1
		brmerge_i : 1
	State 6
		axi_last_V_2_i : 1
		p_Val2_s : 1
		tmp : 2
		tmp_19 : 2
		tmp_20 : 2
		stg_82 : 3
		stg_83 : 3
		stg_84 : 3
		empty_157 : 1
		empty_158 : 1
	State 7
	State 8
		empty_160 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |          i_V_fu_353         |    0    |    9    |
|          |          j_V_fu_368         |    0    |    10   |
|----------|-----------------------------|---------|---------|
|   icmp   |      exitcond8_i_fu_348     |    0    |    4    |
|          |      exitcond9_i_fu_363     |    0    |    4    |
|----------|-----------------------------|---------|---------|
|    or    |       brmerge_i_fu_377      |    0    |    1    |
|----------|-----------------------------|---------|---------|
|          | img_rows_V_read_read_fu_110 |    0    |    0    |
|   read   | img_cols_V_read_read_fu_116 |    0    |    0    |
|          |       grp_read_fu_138       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     stg_25_write_fu_122     |    0    |    0    |
|          |     stg_27_write_fu_130     |    0    |    0    |
|   write  |     stg_82_write_fu_156     |    0    |    0    |
|          |     stg_83_write_fu_163     |    0    |    0    |
|          |     stg_84_write_fu_170     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_317         |    0    |    0    |
|          |          grp_fu_322         |    0    |    0    |
|extractvalue|      tmp_data_V_fu_327      |    0    |    0    |
|          |      tmp_user_V_fu_331      |    0    |    0    |
|          |      tmp_last_V_fu_335      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |     p_cast_cast_i_fu_344    |    0    |    0    |
|          |    p_7_cast_cast_i_fu_359   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |          tmp_fu_388         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|        tmp_19_fu_393        |    0    |    0    |
|          |        tmp_20_fu_404        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    28   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| axi_data_V1_i_reg_187 |   24   |
| axi_data_V_1_i_reg_242|   24   |
| axi_data_V_3_i_reg_301|   24   |
| axi_last_V1_i_reg_177 |    1   |
| axi_last_V_2_i_reg_253|    1   |
| axi_last_V_3_i_reg_289|    1   |
|   brmerge_i_reg_463   |    1   |
|    eol_2_i_reg_278    |    1   |
|     eol_i_reg_219     |    1   |
|      eol_reg_231      |    1   |
|  exitcond8_i_reg_445  |    1   |
|  exitcond9_i_reg_454  |    1   |
|      i_V_reg_449      |    9   |
|img_cols_V_read_reg_420|   11   |
|img_rows_V_read_reg_415|   10   |
|      j_V_reg_458      |   10   |
|     p_7_i_reg_208     |   10   |
|    p_Val2_s_reg_266   |   24   |
|      p_i_reg_197      |    9   |
|        reg_313        |   34   |
|    sof_1_i_reg_438    |    1   |
|  tmp_data_V_2_reg_467 |   24   |
|   tmp_data_V_reg_425  |   24   |
|  tmp_last_V_2_reg_472 |    1   |
|   tmp_last_V_reg_433  |    1   |
+-----------------------+--------+
|         Total         |   249  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| eol_i_reg_219 |  p0  |   2  |   1  |    2   ||    1    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |    2   ||  1.571  ||    1    |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    1   |
|  Register |    -   |   249  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   249  |   29   |
+-----------+--------+--------+--------+
