EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:hdmi2usb
LIBS:HDMI2USB-cache
EELAYER 27 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 10
Title "HDMI2USB"
Date "11 dec 2014"
Rev "Rev2"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1350 1150 1350 2750
U 52D4EB08
F0 "DDR3" 50
F1 "DDR3.sch" 50
F2 "DDR0_A[0..14]" I R 2700 3450 60 
F3 "DDR0_BA[0..2]" I R 2700 3350 60 
F4 "DDR0_CKE" I R 2700 3100 60 
F5 "DDR0_CK_P" I R 2700 2900 60 
F6 "DDR0_CK_N" I R 2700 3000 60 
F7 "DDR0_DQ[0..15]" B R 2700 3550 60 
F8 "DDR0_LDM" I R 2700 2500 60 
F9 "DDR0_ODT" I R 2700 2200 60 
F10 "DDR0_RESET_N" I R 2700 1500 60 
F11 "DDR0_RAS_N" I R 2700 2600 60 
F12 "DDR0_CAS_N" I R 2700 2700 60 
F13 "DDR0_WE_N" I R 2700 2300 60 
F14 "DDR0_UDM" I R 2700 2400 60 
F15 "DDR0_LDQS_P" B R 2700 2000 60 
F16 "DDR0_LDQS_N" B R 2700 1900 60 
F17 "DDR0_UDQS_P" B R 2700 1800 60 
F18 "DDR0_UDQS_N" B R 2700 1700 60 
$EndSheet
$Sheet
S 3100 7200 1950 1900
U 52D4EB52
F0 "FPGA_Power" 50
F1 "FPGA_Power.sch" 50
$EndSheet
$Sheet
S 3100 1100 1950 5600
U 52D65CBF
F0 "FPGA_Bank_0_3" 50
F1 "FPGA_Bank_0_3.sch" 50
F2 "DDR0_DQ[0..15]" B L 3100 3550 60 
F3 "DDR0_A[0..14]" O L 3100 3450 60 
F4 "DDR0_UDQS_P" B L 3100 1800 60 
F5 "DDR0_UDQS_N" B L 3100 1700 60 
F6 "DDR0_LDQS_P" B L 3100 2000 60 
F7 "DDR0_LDQS_N" B L 3100 1900 60 
F8 "DDR0_UDM" O L 3100 2400 60 
F9 "DDR0_LDM" O L 3100 2500 60 
F10 "DDR0_RAS_N" O L 3100 2600 60 
F11 "DDR0_CAS_N" O L 3100 2700 60 
F12 "DDR0_CK_P" O L 3100 2900 60 
F13 "DDR0_CK_N" O L 3100 3000 60 
F14 "DDR0_WE_N" O L 3100 2300 60 
F15 "DDR0_RESET_N" O L 3100 1500 60 
F16 "DDR0_BA[0..2]" O L 3100 3350 60 
F17 "DDR0_ODT" O L 3100 2200 60 
F18 "DDR0_CKE" O L 3100 3100 60 
$EndSheet
$Sheet
S 12600 7600 1900 2400
U 52D4EB89
F0 "SPI_Flash" 50
F1 "SPI.sch" 50
F2 "SPI_D1_MISO2" B L 12600 8050 60 
F3 "SPI_DO_DIN_MISO1" B L 12600 8150 60 
F4 "SPI_CS_N" I L 12600 8350 60 
F5 "SPI_MOSI_CSI_N_MISO0" B L 12600 8250 60 
F6 "SPI_CLK" I L 12600 8450 60 
F7 "SPI_D2_MISO3" B L 12600 7950 60 
F8 "FPGA_M0_CMP_MISO" B L 12600 9250 60 
F9 "FPGA_M1" B L 12600 9350 60 
F10 "SD_DAT0" B L 12600 8850 60 
F11 "SD_DAT1" B L 12600 8950 60 
F12 "SD_CLK" I L 12600 8750 60 
F13 "SD_CMD" B L 12600 8650 60 
F14 "SD_DAT3" B L 12600 9150 60 
F15 "SD_DAT2" B L 12600 9050 60 
F16 "USRCLK" O L 12600 7850 60 
F17 "CLK1" O L 12600 8550 60 
$EndSheet
$Sheet
S 12600 1100 1850 5600
U 548A04AA
F0 "HDMI" 50
F1 "HDMI.sch" 50
F2 "TMDS-RX1-2_P" B L 12600 1300 60 
F3 "TMDS-RX1-1_P" B L 12600 1500 60 
F4 "TMDS-RX1-0_P" B L 12600 1700 60 
F5 "TMDS-RX1-2_N" B L 12600 1400 60 
F6 "TMDS-RX1-1_N" B L 12600 1600 60 
F7 "TMDS-RX1-0_N" B L 12600 1800 60 
F8 "TMDS-RX1-CLK_P" B L 12600 1900 60 
F9 "TMDS-RX1-CLK_N" B L 12600 2000 60 
F10 "TMDS-RX1-SCL" B L 12600 2100 60 
F11 "TMDS-RX1-SDA" B L 12600 2200 60 
F12 "TMDS-TX1-2_P" B L 12600 2450 60 
F13 "TMDS-TX1-1_P" B L 12600 2650 60 
F14 "TMDS-TX1-0_P" B L 12600 2850 60 
F15 "TMDS-TX1-2_N" B L 12600 2550 60 
F16 "TMDS-TX1-1_N" B L 12600 2750 60 
F17 "TMDS-TX1-0_N" B L 12600 2950 60 
F18 "TMDS-TX1-CLK_P" B L 12600 3050 60 
F19 "TMDS-TX1-CLK_N" B L 12600 3150 60 
F20 "TMDS-TX2-2_P" B L 12600 3400 60 
F21 "TMDS-TX2-1_P" B L 12600 3600 60 
F22 "TMDS-TX2-0_P" B L 12600 3800 60 
F23 "TMDS-TX2-2_N" B L 12600 3500 60 
F24 "TMDS-TX2-1_N" B L 12600 3700 60 
F25 "TMDS-TX2-0_N" B L 12600 3900 60 
F26 "TMDS-TX2-CLK_P" B L 12600 4000 60 
F27 "TMDS-TX2-CLK_N" B L 12600 4100 60 
F28 "TMDS-RX2-2_P" B L 12600 4300 60 
F29 "TMDS-RX2-1_P" B L 12600 4500 60 
F30 "TMDS-RX2-0_P" B L 12600 4700 60 
F31 "TMDS-RX2-2_N" B L 12600 4400 60 
F32 "TMDS-RX2-1_N" B L 12600 4600 60 
F33 "TMDS-RX2-0_N" B L 12600 4800 60 
F34 "TMDS-RX2-CLK_P" B L 12600 4900 60 
F35 "TMDS-RX2-CLK_N" B L 12600 5000 60 
F36 "TMDS-TX1-CEC" B L 12600 3250 60 
F37 "TMDS-TX2-CEC" B L 12600 4200 60 
F38 "TMDS-RX1-CEC" B L 12600 2300 60 
F39 "TMDS-RX2-CEC" B L 12600 5100 60 
F40 "TMDS-RX2-SCL" B L 12600 5200 60 
F41 "TMDS-RX2-SDA" B L 12600 5300 60 
F42 "TMDS-TX1-SCL" B L 12600 5500 60 
F43 "TMDS-TX1-SDA" B L 12600 5600 60 
F44 "TMDS-TX1-HOT" B L 12600 5700 60 
F45 "TMDS-TX2-SCL" B L 12600 5850 60 
F46 "TMDS-TX2-SDA" B L 12600 5950 60 
F47 "TMDS-TX2-HOT" B L 12600 6050 60 
F48 "TMDS-RX1-HOT" B L 12600 6300 60 
F49 "TMDS-RX2-HOT" B L 12600 6400 60 
$EndSheet
$Sheet
S 9800 1100 2050 8900
U 52D4EC75
F0 "FPGA_Bank_1_2" 50
F1 "FPGA_Bank_1_2.sch" 50
F2 "FPGA_M0_CMP_MISO" B R 11850 9300 60 
F3 "SPI_D1_MISO2" B R 11850 8050 60 
F4 "SPI_DO_DIN_MISO1" B R 11850 8150 60 
F5 "SPI_CS_N" O R 11850 8350 60 
F6 "SPI_CLK" O R 11850 8450 60 
F7 "SPI_MOSI_CSI_N_MISO0" B R 11850 8250 60 
F8 "SPI_D2_MISO3" B R 11850 7950 60 
F9 "FPGA_M1" B R 11850 9400 60 
F10 "INIT_B" O R 11850 9500 60 
F11 "SD_DAT0" B R 11850 8850 60 
F12 "SD_DAT1" B R 11850 8950 60 
F13 "SD_DAT2" B R 11850 9050 60 
F14 "SD_DAT3" B R 11850 9150 60 
F15 "SD_CMD" B R 11850 8650 60 
F16 "SD_CLK" O R 11850 8750 60 
F17 "USRCLK" I R 11850 7850 60 
F18 "CLK1" I R 11850 8550 60 
F19 "TMDS_RX1_0_P" B R 11850 1700 60 
F20 "TMDS_RX1_0_N" B R 11850 1800 60 
F21 "TMDS_RX1_1_P" B R 11850 1500 60 
F22 "TMDS_RX1_1_N" B R 11850 1600 60 
F23 "TMDS_RX1_2_P" B R 11850 1300 60 
F24 "TMDS_RX1_CLK_P" B R 11850 1900 60 
F25 "TMDS_RX1_CLK_N" B R 11850 2000 60 
F26 "TMDS_RX1_SCL" B R 11850 2100 60 
F27 "TMDS_RX1_SDA" B R 11850 2200 60 
F28 "TMDS_RX1_CEC" B R 11850 2300 60 
F29 "TMDS_RX1_HOT" B R 11850 6400 60 
F30 "TMDS_RX2_0_P" B R 11850 4700 60 
F31 "TMDS_RX2_0_N" B R 11850 4800 60 
F32 "TMDS_RX2_1_P" B R 11850 4500 60 
F33 "TMDS_RX2_1_N" B R 11850 4600 60 
F34 "TMDS_RX2_2_P" B R 11850 4300 60 
F35 "TMDS_RX2_CLK_P" B R 11850 4900 60 
F36 "TMDS_RX2_CLK_N" B R 11850 5000 60 
F37 "TMDS_RX2_SCL" B R 11850 5200 60 
F38 "TMDS_RX2_SDA" B R 11850 5300 60 
F39 "TMDS_RX2_CEC" B R 11850 5100 60 
F40 "TMDS_RX2_HOT" B R 11850 6300 60 
F41 "TMDS_TX1_0_P" B R 11850 2850 60 
F42 "TMDS_TX1_0_N" B R 11850 2950 60 
F43 "TMDS_TX1_1_P" B R 11850 2650 60 
F44 "TMDS_TX1_1_N" B R 11850 2750 60 
F45 "TMDS_TX1_2_P" B R 11850 2450 60 
F46 "TMDS_TX1_CLK_P" B R 11850 3050 60 
F47 "TMDS_TX1_CLK_N" B R 11850 3150 60 
F48 "TMDS_TX1_SCL" B R 11850 5500 60 
F49 "TMDS_TX1_SDA" B R 11850 5600 60 
F50 "TMDS_TX1_CEC" B R 11850 3250 60 
F51 "TMDS_TX1_HOT" B R 11850 5700 60 
F52 "TMDS_TX2_0_P" B R 11850 3800 60 
F53 "TMDS_TX2_0_N" B R 11850 3900 60 
F54 "TMDS_TX2_1_P" B R 11850 3600 60 
F55 "TMDS_TX2_1_N" B R 11850 3700 60 
F56 "TMDS_TX2_2_P" B R 11850 3400 60 
F57 "TMDS_TX2_CLK_P" B R 11850 4000 60 
F58 "TMDS_TX2_CLK_N" B R 11850 4100 60 
F59 "TMDS_TX2_SCL" B R 11850 5850 60 
F60 "TMDS_TX2_SDA" B R 11850 5950 60 
F61 "TMDS_TX2_CEC" B R 11850 6050 60 
F62 "TMDS_TX2_HOT" B R 11850 6150 60 
$EndSheet
$Sheet
S 6350 1100 2000 2400
U 54886DFB
F0 "Ethernet" 50
F1 "Ethernet.sch" 50
$EndSheet
$Sheet
S 6350 3950 2000 2900
U 54899593
F0 "Cypress" 50
F1 "Cypress.sch" 50
F2 "U1-FLAGC" B L 6350 4100 60 
F3 "U1-FLAGB" B L 6350 4200 60 
F4 "U1-FLAGA" B L 6350 4300 60 
F5 "U1-SLRD" B L 6350 4400 60 
F6 "U1-SLWR" B L 6350 4500 60 
F7 "U1-IFCLK" B L 6350 4600 60 
F8 "U1-INT0#" B L 6350 4700 60 
F9 "U1-SOLE" B L 6350 4800 60 
F10 "U1-FIFOAD0" B L 6350 4900 60 
F11 "U1-FIFOAD1" B L 6350 5000 60 
F12 "U1-PKTEND" B L 6350 5100 60 
F13 "U1-SLCS" B L 6350 5200 60 
F14 "U1-FD[0..7]" B L 6350 5300 60 
F15 "TDO_FPGA/TDO-JTAG" B L 6350 5400 60 
F16 "TDO-USB/TDI-FPGA" B L 6350 5500 60 
F17 "TMS" I L 6350 5600 60 
F18 "TCK" I L 6350 5700 60 
F19 "PROG_B" I L 6350 5800 60 
F20 "DONE" I L 6350 5950 60 
F21 "CYPRESS-RESET" I L 6350 6050 60 
F22 "INIT_B" I L 6350 6150 60 
F23 "PIC-OSC1" B L 6350 6250 60 
$EndSheet
Wire Wire Line
	3100 1500 2700 1500
Wire Wire Line
	3100 1700 2700 1700
Wire Wire Line
	3100 1800 2700 1800
Wire Wire Line
	3100 1900 2700 1900
Wire Wire Line
	2700 2000 3100 2000
Wire Wire Line
	3100 2200 2700 2200
Wire Wire Line
	2700 2300 3100 2300
Wire Wire Line
	2700 2400 3100 2400
Wire Wire Line
	2700 2500 3100 2500
Wire Wire Line
	2700 2600 3100 2600
Wire Wire Line
	2700 2700 3100 2700
Wire Wire Line
	2700 2900 3100 2900
Wire Wire Line
	2700 3000 3100 3000
Wire Wire Line
	2700 3100 3100 3100
Wire Bus Line
	2700 3350 3100 3350
Wire Bus Line
	2700 3450 3100 3450
Wire Bus Line
	2700 3550 3100 3550
$Sheet
S 1300 7150 1450 1950
U 5489BF1E
F0 "Power" 50
F1 "Power.sch" 50
F2 "VCC5V0_RS-" O R 2750 7350 60 
F3 "DDR0V9_RS-" O R 2750 7600 60 
F4 "DDR0V9_RS+" O R 2750 7700 60 
F5 "VCC5V0_RS+" O R 2750 7450 60 
F6 "VCC12V0_RS+" O R 2750 7900 60 
F7 "VCC12V0_RS-" O R 2750 8000 60 
F8 "DDR1V8_RS-" O R 2750 8150 60 
F9 "VCC1V2_RS-" O R 2750 8450 60 
F10 "VCC1V2_RS+" O R 2750 8550 60 
F11 "DDR1V8_RS+" O R 2750 8250 60 
F12 "VCC3V3_RS+" O R 2750 8700 60 
F13 "VCC3V3_RS-" O R 2750 8800 60 
$EndSheet
$EndSCHEMATC
