# Day 17 â€“ BCD to Seven Segment Display Decoder

ğŸ”¢ **Modeling Style:** Dataflow  
ğŸ’¡ **Type:** Common Cathode Display  
ğŸ› ï¸ **Tool:** Vivado  
ğŸ“ **Folder:** Day-17_SevenSegment

---

## ğŸ’¡ Overview:

This module converts a 4-bit BCD input to a **7-segment display** output, allowing digits 0â€“9 to be shown. It is designed for **common cathode** type displays.

- BCD input: 0000â€“1001 (Decimal 0 to 9)
- Output: 7-bit segment control (a to g)

---

## ğŸ”§ Implementation Details:

Each digitâ€™s segment combination is coded using **case statements** in **dataflow style**. Simulation was done using testbench.

---

## âœ… Files Included:

- `seven_segment_df.v`
- `seven_segment_df_tb.v`
- RTL schematic
- Simulation waveform
> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)