// Seed: 2487602829
module module_0 (
    output id_1,
    input logic id_2
    , id_3,
    output id_4,
    output id_5
);
  logic id_6;
  assign id_4 = !id_1 ? 1 : id_6[1'b0-1] == 1'b0;
  logic id_7;
  specify
    (posedge id_8 => (id_9 +: 1)) = (id_8, ~{1, id_1} : 1  : id_1 != 1);
    (id_10 => id_11) = (1  : 1 & id_5  : 1, 1  : id_5  : 1);
    specparam id_12 = 1;
  endspecify
endmodule
