TimeQuest Timing Analyzer report for BeInMotion
Wed Jan 23 23:49:53 2013
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_FPGA_50M'
 13. Slow 1200mV 85C Model Setup: 'st_clk'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'CLK_FPGA_50M'
 17. Slow 1200mV 85C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'st_clk'
 20. Slow 1200mV 85C Model Recovery: 'CLK_FPGA_50M'
 21. Slow 1200mV 85C Model Recovery: 'st_clk'
 22. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'st_clk'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'CLK_FPGA_50M'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_FPGA_50M'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'st_clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. MTBF Summary
 41. Synchronizer Summary
 42. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 66. Slow 1200mV 0C Model Fmax Summary
 67. Slow 1200mV 0C Model Setup Summary
 68. Slow 1200mV 0C Model Hold Summary
 69. Slow 1200mV 0C Model Recovery Summary
 70. Slow 1200mV 0C Model Removal Summary
 71. Slow 1200mV 0C Model Minimum Pulse Width Summary
 72. Slow 1200mV 0C Model Setup: 'CLK_FPGA_50M'
 73. Slow 1200mV 0C Model Setup: 'st_clk'
 74. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 75. Slow 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'
 76. Slow 1200mV 0C Model Hold: 'CLK_FPGA_50M'
 77. Slow 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'
 78. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 79. Slow 1200mV 0C Model Hold: 'st_clk'
 80. Slow 1200mV 0C Model Recovery: 'CLK_FPGA_50M'
 81. Slow 1200mV 0C Model Recovery: 'st_clk'
 82. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 83. Slow 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'
 84. Slow 1200mV 0C Model Removal: 'st_clk'
 85. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 86. Slow 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'
 87. Slow 1200mV 0C Model Removal: 'CLK_FPGA_50M'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'st_clk'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. MTBF Summary
101. Synchronizer Summary
102. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
126. Fast 1200mV 0C Model Setup Summary
127. Fast 1200mV 0C Model Hold Summary
128. Fast 1200mV 0C Model Recovery Summary
129. Fast 1200mV 0C Model Removal Summary
130. Fast 1200mV 0C Model Minimum Pulse Width Summary
131. Fast 1200mV 0C Model Setup: 'CLK_FPGA_50M'
132. Fast 1200mV 0C Model Setup: 'st_clk'
133. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
134. Fast 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'
135. Fast 1200mV 0C Model Hold: 'CLK_FPGA_50M'
136. Fast 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'
137. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
138. Fast 1200mV 0C Model Hold: 'st_clk'
139. Fast 1200mV 0C Model Recovery: 'CLK_FPGA_50M'
140. Fast 1200mV 0C Model Recovery: 'st_clk'
141. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
142. Fast 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'
143. Fast 1200mV 0C Model Removal: 'st_clk'
144. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
145. Fast 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'
146. Fast 1200mV 0C Model Removal: 'CLK_FPGA_50M'
147. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'
148. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'st_clk'
151. Setup Times
152. Hold Times
153. Clock to Output Times
154. Minimum Clock to Output Times
155. Output Enable Times
156. Minimum Output Enable Times
157. Output Disable Times
158. Minimum Output Disable Times
159. MTBF Summary
160. Synchronizer Summary
161. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
185. Multicorner Timing Analysis Summary
186. Setup Times
187. Hold Times
188. Clock to Output Times
189. Minimum Clock to Output Times
190. Board Trace Model Assignments
191. Input Transition Times
192. Signal Integrity Metrics (Slow 1200mv 0c Model)
193. Signal Integrity Metrics (Slow 1200mv 85c Model)
194. Signal Integrity Metrics (Fast 1200mv 0c Model)
195. Setup Transfers
196. Hold Transfers
197. Recovery Transfers
198. Removal Transfers
199. Report TCCS
200. Report RSKM
201. Unconstrained Paths
202. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; BeInMotion                                                      ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE22F17C7                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; BeInMotion.sdc ; OK     ; Wed Jan 23 23:49:33 2013 ;
+----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                       ;
+------------------------------+-----------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------+----------------------------------------+
; Clock Name                   ; Type      ; Period      ; Frequency ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master       ; Source                         ; Targets                                ;
+------------------------------+-----------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------+----------------------------------------+
; altera_reserved_tck          ; Base      ; 100.000     ; 10.0 MHz  ; 0.000 ; 50.000     ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                ; { altera_reserved_tck }                ;
; b2v_inst|pll|sd1|pll7|clk[0] ; Generated ; 1000.000    ; 1.0 MHz   ; 0.000 ; 500.000    ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; CLK_FPGA_50M ; b2v_inst|pll|sd1|pll7|inclk[0] ; { b2v_inst|pll|sd1|pll7|clk[0] }       ;
; CLK_FPGA_50M                 ; Base      ; 20.000      ; 50.0 MHz  ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                ; { CLK_FPGA_50M }                       ;
; st_clk                       ; Generated ; 1000000.000 ; 0.0 MHz   ; 0.000 ; 500000.000 ;            ; 50000     ; 1           ;       ;        ;           ;            ; false    ; CLK_FPGA_50M ; CLK_FPGA_50M                   ; { b2v_inst|stpr_motor_cntrl|st_clk|q } ;
+------------------------------+-----------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------+----------------------------------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                 ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 75.15 MHz  ; 75.15 MHz       ; CLK_FPGA_50M                 ;      ;
; 106.06 MHz ; 106.06 MHz      ; b2v_inst|pll|sd1|pll7|clk[0] ;      ;
; 145.73 MHz ; 145.73 MHz      ; altera_reserved_tck          ;      ;
; 174.34 MHz ; 174.34 MHz      ; st_clk                       ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                    ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 6.694   ; 0.000         ;
; st_clk                       ; 16.653  ; 0.000         ;
; altera_reserved_tck          ; 46.569  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 990.571 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                   ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; CLK_FPGA_50M                 ; 0.348 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.395 ; 0.000         ;
; altera_reserved_tck          ; 0.412 ; 0.000         ;
; st_clk                       ; 0.413 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                 ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 15.157  ; 0.000         ;
; st_clk                       ; 18.418  ; 0.000         ;
; altera_reserved_tck          ; 48.040  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 996.390 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; st_clk                       ; 0.874 ; 0.000         ;
; altera_reserved_tck          ; 1.065 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 1.418 ; 0.000         ;
; CLK_FPGA_50M                 ; 2.192 ; 0.000         ;
+------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+------------------------------+------------+---------------+
; Clock                        ; Slack      ; End Point TNS ;
+------------------------------+------------+---------------+
; CLK_FPGA_50M                 ; 9.409      ; 0.000         ;
; altera_reserved_tck          ; 49.551     ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 499.708    ; 0.000         ;
; st_clk                       ; 499999.779 ; 0.000         ;
+------------------------------+------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_FPGA_50M'                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 6.694 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.243     ;
; 6.694 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.243     ;
; 6.694 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.243     ;
; 6.694 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.243     ;
; 6.694 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.243     ;
; 6.694 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.243     ;
; 6.694 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.243     ;
; 6.699 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.238     ;
; 6.699 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.238     ;
; 6.699 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.238     ;
; 6.699 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.238     ;
; 6.699 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.238     ;
; 6.699 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.238     ;
; 6.699 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.238     ;
; 6.701 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.236     ;
; 6.701 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.236     ;
; 6.701 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.236     ;
; 6.701 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.236     ;
; 6.701 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.236     ;
; 6.701 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.236     ;
; 6.701 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.236     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.224     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.227     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.224     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.227     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.224     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.227     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.224     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.227     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.224     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.227     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.224     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.227     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.224     ;
; 6.710 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.227     ;
; 6.713 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.221     ;
; 6.713 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.221     ;
; 6.713 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.221     ;
; 6.713 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.221     ;
; 6.713 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.221     ;
; 6.713 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.221     ;
; 6.713 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.221     ;
; 6.715 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.219     ;
; 6.715 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.219     ;
; 6.715 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.219     ;
; 6.715 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.219     ;
; 6.715 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.219     ;
; 6.715 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.219     ;
; 6.715 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.219     ;
; 6.718 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[31] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 13.197     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.210     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.210     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.210     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.210     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.210     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.210     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.210     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.731 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.206     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.736 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.201     ;
; 6.737 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.200     ;
; 6.737 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.200     ;
; 6.737 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.200     ;
; 6.737 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.200     ;
; 6.737 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.200     ;
; 6.737 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.200     ;
; 6.737 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.200     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.199     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.199     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.199     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 13.199     ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'st_clk'                                                                                                                                                                                                                  ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.653     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.824      ; 6.169      ;
; 16.667     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 6.154      ;
; 16.798     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 6.023      ;
; 16.830     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.827      ; 5.995      ;
; 16.951     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.827      ; 5.874      ;
; 17.082     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 5.739      ;
; 17.085     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.827      ; 5.740      ;
; 17.366     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.816      ; 5.448      ;
; 17.427     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.816      ; 5.387      ;
; 17.448     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.816      ; 5.366      ;
; 17.451     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.816      ; 5.363      ;
; 17.451     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.816      ; 5.363      ;
; 17.451     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.816      ; 5.363      ;
; 17.451     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.816      ; 5.363      ;
; 17.451     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.816      ; 5.363      ;
; 17.772     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 5.049      ;
; 17.892     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.929      ;
; 17.903     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.918      ;
; 17.924     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.820      ; 4.894      ;
; 17.958     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.820      ; 4.860      ;
; 17.972     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.849      ;
; 17.989     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.832      ;
; 18.033     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.788      ;
; 18.063     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.758      ;
; 18.076     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.745      ;
; 18.083     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.738      ;
; 18.084     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.737      ;
; 18.106     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.715      ;
; 18.132     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.827      ; 4.693      ;
; 18.135     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.686      ;
; 18.141     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.826      ; 4.683      ;
; 18.148     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.826      ; 4.676      ;
; 18.177     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.826      ; 4.647      ;
; 18.184     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.637      ;
; 18.190     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.820      ; 4.628      ;
; 18.211     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.827      ; 4.614      ;
; 18.212     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.609      ;
; 18.216     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.816      ; 4.598      ;
; 18.222     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.827      ; 4.603      ;
; 18.225     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.596      ;
; 18.261     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.560      ;
; 18.297     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.524      ;
; 18.327     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.494      ;
; 18.355     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.823      ; 4.466      ;
; 18.395     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.827      ; 4.430      ;
; 18.423     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.827      ; 4.402      ;
; 18.496     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.820      ; 4.322      ;
; 18.637     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.827      ; 4.188      ;
; 999994.264 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.654      ;
; 999994.305 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.613      ;
; 999994.414 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 5.507      ;
; 999994.430 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 5.491      ;
; 999994.551 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 5.370      ;
; 999994.648 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.270      ;
; 999994.742 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 5.179      ;
; 999994.756 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 5.165      ;
; 999994.757 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 5.164      ;
; 999994.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 5.150      ;
; 999994.786 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 5.140      ;
; 999994.790 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 5.131      ;
; 999994.834 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 5.087      ;
; 999994.852 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 5.069      ;
; 999994.865 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 5.061      ;
; 999994.920 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.998      ;
; 999994.973 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 4.948      ;
; 999995.015 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.903      ;
; 999995.018 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 4.903      ;
; 999995.033 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.885      ;
; 999995.059 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 4.862      ;
; 999995.065 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 4.856      ;
; 999995.076 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.842      ;
; 999995.083 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.067     ; 4.838      ;
; 999995.092 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 4.834      ;
; 999995.244 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 4.682      ;
; 999995.345 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 4.581      ;
; 999995.369 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.549      ;
; 999995.475 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.443      ;
; 999995.489 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.428      ;
; 999995.513 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.405      ;
; 999995.590 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.328      ;
; 999995.601 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.317      ;
; 999995.640 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.278      ;
; 999995.672 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.246      ;
; 999995.687 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.069     ; 4.232      ;
; 999995.711 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.069     ; 4.208      ;
; 999995.714 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.203      ;
; 999995.719 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.199      ;
; 999995.726 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.077     ; 4.185      ;
; 999995.824 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.093      ;
; 999995.851 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.069     ; 4.068      ;
; 999995.877 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.041      ;
; 999995.878 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.040      ;
; 999995.885 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.069     ; 4.034      ;
; 999995.956 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.962      ;
; 999995.977 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.069     ; 3.942      ;
; 999995.999 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 3.918      ;
; 999996.003 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.069     ; 3.916      ;
; 999996.027 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.069     ; 3.892      ;
; 999996.069 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.849      ;
; 999996.088 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 3.829      ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.569 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.593      ;
; 46.572 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.590      ;
; 46.657 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.519      ;
; 46.754 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.406      ;
; 46.813 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.349      ;
; 46.925 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 3.252      ;
; 46.930 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.232      ;
; 47.093 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.070      ;
; 47.361 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 2.814      ;
; 47.391 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.771      ;
; 47.588 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.574      ;
; 47.665 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.496      ;
; 48.483 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 1.694      ;
; 48.488 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 1.689      ;
; 48.501 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 1.675      ;
; 49.355 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 0.812      ;
; 95.284 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.610      ;
; 95.289 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.605      ;
; 95.297 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.597      ;
; 95.311 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.583      ;
; 95.312 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.582      ;
; 95.320 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.574      ;
; 95.323 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.571      ;
; 95.380 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.529      ;
; 95.385 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.524      ;
; 95.393 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.516      ;
; 95.407 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.502      ;
; 95.408 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.501      ;
; 95.416 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.493      ;
; 95.419 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.490      ;
; 95.568 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.340      ;
; 95.572 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.336      ;
; 95.578 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.328      ;
; 95.578 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.328      ;
; 95.578 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.330      ;
; 95.605 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.303      ;
; 95.606 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.302      ;
; 95.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.299      ;
; 95.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.299      ;
; 95.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.299      ;
; 95.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.299      ;
; 95.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.299      ;
; 95.609 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.299      ;
; 95.612 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.282      ;
; 95.617 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.277      ;
; 95.618 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.276      ;
; 95.621 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.271      ;
; 95.621 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.271      ;
; 95.621 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.273      ;
; 95.708 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.201      ;
; 95.713 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.196      ;
; 95.714 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.195      ;
; 95.717 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.192      ;
; 95.731 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.176      ;
; 95.731 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.176      ;
; 95.768 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.173      ;
; 95.768 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.173      ;
; 95.768 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.173      ;
; 95.768 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.173      ;
; 95.768 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.173      ;
; 95.783 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.159      ;
; 95.783 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.159      ;
; 95.783 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.159      ;
; 95.783 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.159      ;
; 95.783 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.159      ;
; 95.858 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.085      ;
; 95.973 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.971      ;
; 95.973 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.971      ;
; 95.973 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.971      ;
; 95.973 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.971      ;
; 95.973 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.971      ;
; 95.973 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.971      ;
; 95.973 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.971      ;
; 95.974 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.952      ;
; 95.974 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.952      ;
; 95.974 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.952      ;
; 95.974 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.952      ;
; 96.015 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.915      ;
; 96.015 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.915      ;
; 96.015 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.915      ;
; 96.015 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.915      ;
; 96.015 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.915      ;
; 96.015 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.915      ;
; 96.015 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.915      ;
; 96.032 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.895      ;
; 96.032 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.895      ;
; 96.032 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.895      ;
; 96.032 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.895      ;
; 96.032 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.895      ;
; 96.046 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.885      ;
; 96.075 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.866      ;
; 96.075 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.866      ;
; 96.075 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.866      ;
; 96.075 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.866      ;
; 96.116 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.825      ;
; 96.116 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.825      ;
; 96.116 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.825      ;
; 96.116 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.825      ;
; 96.116 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.825      ;
; 96.120 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.825      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 990.571 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 8.929      ;
; 990.571 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 8.929      ;
; 990.571 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 8.929      ;
; 990.571 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 8.929      ;
; 990.571 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 8.929      ;
; 990.571 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 8.929      ;
; 990.571 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 8.929      ;
; 990.571 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 8.929      ;
; 990.571 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 8.929      ;
; 990.571 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 8.929      ;
; 990.571 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 8.929      ;
; 990.571 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 8.929      ;
; 990.571 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 8.929      ;
; 990.799 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.508     ; 8.691      ;
; 990.799 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.508     ; 8.691      ;
; 990.842 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.485     ; 8.671      ;
; 991.316 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.490     ; 8.192      ;
; 991.316 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.490     ; 8.192      ;
; 991.316 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.490     ; 8.192      ;
; 991.337 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM91_OTERM373                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.474     ; 8.187      ;
; 991.337 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM91_OTERM373                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.474     ; 8.187      ;
; 991.337 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM91_OTERM373                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.474     ; 8.187      ;
; 991.367 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[17]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.136      ;
; 991.367 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[5]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.136      ;
; 991.367 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[0]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.136      ;
; 991.367 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[7]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.136      ;
; 991.367 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[6]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.136      ;
; 991.367 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[15]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.136      ;
; 991.367 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[13]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.136      ;
; 991.367 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[12]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.495     ; 8.136      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[27]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.088      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[28]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.088      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[31]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.088      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[19]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.088      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[18]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.088      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[21]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.088      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[20]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.088      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[22]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.088      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[23]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.088      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[2]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.088      ;
; 991.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[26]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.091      ;
; 991.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[25]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.091      ;
; 991.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[24]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.091      ;
; 991.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[29]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.091      ;
; 991.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[30]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.091      ;
; 991.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[3]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.091      ;
; 991.414 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[10]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.080      ;
; 991.414 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[31]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.080      ;
; 991.414 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[3]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.080      ;
; 991.414 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[9]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.080      ;
; 991.414 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[24]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.080      ;
; 991.414 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[22]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.504     ; 8.080      ;
; 991.415 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.490     ; 8.093      ;
; 991.415 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.490     ; 8.093      ;
; 991.415 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.490     ; 8.093      ;
; 991.415 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.490     ; 8.093      ;
; 991.415 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.490     ; 8.093      ;
; 991.422 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[0]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.082      ;
; 991.422 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[6]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.082      ;
; 991.422 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[1]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.082      ;
; 991.422 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[5]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.082      ;
; 991.422 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[25]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.082      ;
; 991.422 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[30]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.082      ;
; 991.422 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[27]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 8.082      ;
; 991.424 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[7]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.484     ; 8.090      ;
; 991.424 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[20]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.484     ; 8.090      ;
; 991.566 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.934      ;
; 991.566 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.934      ;
; 991.566 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.934      ;
; 991.566 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.934      ;
; 991.566 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.934      ;
; 991.566 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.934      ;
; 991.566 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.934      ;
; 991.566 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.934      ;
; 991.566 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.934      ;
; 991.566 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.934      ;
; 991.566 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.934      ;
; 991.566 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.934      ;
; 991.566 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.934      ;
; 991.610 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[16]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.894      ;
; 991.610 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[4]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.894      ;
; 991.610 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[1]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.894      ;
; 991.610 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[14]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.894      ;
; 991.610 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[10]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.894      ;
; 991.610 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[11]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.894      ;
; 991.610 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[8]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.894      ;
; 991.610 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[9]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.894      ;
; 991.653 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.502     ; 7.843      ;
; 991.659 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[11]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.845      ;
; 991.659 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[16]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.845      ;
; 991.659 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[28]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.845      ;
; 991.659 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[4]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.845      ;
; 991.659 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[8]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.845      ;
; 991.659 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[15]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.845      ;
; 991.659 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[14]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.845      ;
; 991.659 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[17]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.494     ; 7.845      ;
; 991.675 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.497     ; 7.826      ;
; 991.675 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.497     ; 7.826      ;
; 991.713 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.787      ;
; 991.713 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 7.787      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.348 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[9]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.009      ;
; 0.353 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[3]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.014      ;
; 0.353 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[7]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.014      ;
; 0.353 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[10]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.014      ;
; 0.357 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.430      ; 1.009      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.426      ; 1.011      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[23]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.023      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[2]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.025      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.430      ; 1.016      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.426      ; 1.012      ;
; 0.365 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.426      ; 1.013      ;
; 0.366 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[18]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.027      ;
; 0.366 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[8]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.027      ;
; 0.368 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.426      ; 1.016      ;
; 0.368 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[0]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.029      ;
; 0.368 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[13]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.029      ;
; 0.373 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.426      ; 1.021      ;
; 0.376 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.426      ; 1.024      ;
; 0.377 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[5]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.038      ;
; 0.378 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[31]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.440      ; 1.040      ;
; 0.378 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[6]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.039      ;
; 0.378 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[11]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.039      ;
; 0.380 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.426      ; 1.028      ;
; 0.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[30]                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.422      ; 1.025      ;
; 0.383 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[6]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.458      ; 1.063      ;
; 0.385 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[25]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.046      ;
; 0.385 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[26]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.045      ;
; 0.386 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[21]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.440      ; 1.048      ;
; 0.387 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[27]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.047      ;
; 0.387 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.430      ; 1.039      ;
; 0.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[8]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.458      ; 1.068      ;
; 0.389 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[28]                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.422      ; 1.033      ;
; 0.389 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[28]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.050      ;
; 0.389 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[4]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.050      ;
; 0.393 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[6]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.431      ; 1.046      ;
; 0.394 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[22]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.055      ;
; 0.395 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[25]                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.423      ; 1.040      ;
; 0.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[17]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.056      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.426      ; 1.044      ;
; 0.398 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[8]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.431      ; 1.051      ;
; 0.402 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[27]                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.422      ; 1.046      ;
; 0.407 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[24]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.440      ; 1.069      ;
; 0.407 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[30]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.067      ;
; 0.408 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.430      ; 1.060      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_read_OTERM317                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_read_OTERM317                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[12]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|transmitting                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|transmitting                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|tx_holding_primed                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|tx_holding_primed                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|RRDY                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|RRDY                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|ROE                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|ROE                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|TOE                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|TOE                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|SCLK_reg                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|SCLK_reg                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|MISO_reg                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|MISO_reg                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                               ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm1|pwm_task_logic:task_logic|pwm_out                                                                                                                                                ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm1|pwm_task_logic:task_logic|pwm_out                                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                               ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|al                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|al                                                                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_task_logic:task_logic|pwm_out                                                                                                                                                ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_task_logic:task_logic|pwm_out                                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm2|pwm_task_logic:task_logic|pwm_out                                                                                                                                                ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm2|pwm_task_logic:task_logic|pwm_out                                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|i_read                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                              ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM43                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM43                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM53                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM53                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM99                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM99                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM41                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM41                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM495                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM495                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM59                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM59                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM507                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM507                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]_OTERM93                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]_OTERM93                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM499                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM499                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM503                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM503                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM87                                                                                                         ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM87                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                              ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM79                                                                                                         ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM79                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM49                                                       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM49                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.674      ;
; 0.421 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.695      ;
; 0.422 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.696      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.698      ;
; 0.437 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.694      ;
; 0.437 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM101_OTERM347                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.693      ;
; 0.437 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                    ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[0]                                                                                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.694      ;
; 0.438 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.694      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.412 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.417 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.423 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.686      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.687      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.688      ;
; 0.436 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.693      ;
; 0.439 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.696      ;
; 0.440 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.696      ;
; 0.445 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.701      ;
; 0.445 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.701      ;
; 0.446 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.702      ;
; 0.446 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.702      ;
; 0.446 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.702      ;
; 0.447 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.703      ;
; 0.447 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.703      ;
; 0.448 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.704      ;
; 0.448 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.705      ;
; 0.449 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.705      ;
; 0.449 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.706      ;
; 0.453 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.709      ;
; 0.456 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.712      ;
; 0.459 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.716      ;
; 0.460 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.716      ;
; 0.461 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.717      ;
; 0.461 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.717      ;
; 0.461 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.718      ;
; 0.462 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.462 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.464 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.720      ;
; 0.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.742      ;
; 0.489 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.490 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.491 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.748      ;
; 0.563 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.820      ;
; 0.563 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.819      ;
; 0.564 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.820      ;
; 0.566 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.823      ;
; 0.567 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.823      ;
; 0.584 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.841      ;
; 0.584 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.841      ;
; 0.585 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.841      ;
; 0.585 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.841      ;
; 0.585 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.842      ;
; 0.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.843      ;
; 0.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.843      ;
; 0.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.843      ;
; 0.587 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.843      ;
; 0.587 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.843      ;
; 0.588 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.845      ;
; 0.592 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.850      ;
; 0.592 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.850      ;
; 0.595 ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.851      ;
; 0.605 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.863      ;
; 0.616 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.872      ;
; 0.621 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.877      ;
; 0.621 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.879      ;
; 0.629 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.884      ;
; 0.630 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.885      ;
; 0.631 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.888      ;
; 0.637 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.894      ;
; 0.638 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.895      ;
; 0.645 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.907      ;
; 0.646 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.903      ;
; 0.646 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.903      ;
; 0.646 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.903      ;
; 0.647 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.903      ;
; 0.647 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.904      ;
; 0.647 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.903      ;
; 0.647 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.904      ;
; 0.648 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.910      ;
; 0.648 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.904      ;
; 0.648 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.904      ;
; 0.650 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.907      ;
; 0.650 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.907      ;
; 0.650 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.906      ;
; 0.651 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.907      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'st_clk'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.413 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.674      ;
; 0.622 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.099      ; 3.927      ;
; 0.632 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.888      ;
; 0.632 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.888      ;
; 0.667 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.087      ; 3.960      ;
; 0.667 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.087      ; 3.960      ;
; 0.688 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.944      ;
; 0.718 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.087      ; 4.011      ;
; 0.782 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.091      ; 4.079      ;
; 0.831 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.100      ; 4.137      ;
; 0.868 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.099      ; 4.173      ;
; 0.895 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 1.151      ;
; 0.896 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 1.152      ;
; 0.903 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 1.159      ;
; 0.916 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.087      ; 4.209      ;
; 0.941 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.096      ; 4.243      ;
; 0.941 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 4.242      ;
; 0.948 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.096      ; 4.250      ;
; 0.950 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 4.251      ;
; 0.989 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.096      ; 4.291      ;
; 1.009 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.099      ; 4.314      ;
; 1.023 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.091      ; 4.320      ;
; 1.030 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 4.331      ;
; 1.038 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 4.339      ;
; 1.042 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.100      ; 4.348      ;
; 1.047 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.100      ; 4.353      ;
; 1.052 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 4.353      ;
; 1.053 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.087      ; 4.346      ;
; 1.053 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.100      ; 4.359      ;
; 1.093 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 4.394      ;
; 1.106 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 4.407      ;
; 1.123 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 4.424      ;
; 1.134 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.099      ; 4.439      ;
; 1.141 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.099      ; 4.446      ;
; 1.158 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.096      ; 4.460      ;
; 1.160 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.099      ; 4.465      ;
; 1.181 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 4.482      ;
; 1.185 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.098      ; 4.489      ;
; 1.206 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 4.507      ;
; 1.210 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 4.511      ;
; 1.238 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.096      ; 4.540      ;
; 1.259 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 4.560      ;
; 1.273 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.091      ; 4.570      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.091      ; 4.617      ;
; 1.334 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.096      ; 4.636      ;
; 1.355 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.100      ; 4.661      ;
; 1.407 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.096      ; 4.709      ;
; 1.469 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.096      ; 4.771      ;
; 1.711 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.087      ; 5.004      ;
; 1.725 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.087      ; 5.018      ;
; 1.831 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.087      ; 5.124      ;
; 1.891 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.087      ; 5.184      ;
; 2.097 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 5.398      ;
; 2.298 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 5.599      ;
; 2.414 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.095      ; 5.715      ;
; 2.813 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.070      ;
; 2.927 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.184      ;
; 2.927 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.183      ;
; 3.011 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.266      ;
; 3.016 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.272      ;
; 3.030 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.286      ;
; 3.101 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.358      ;
; 3.148 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.404      ;
; 3.148 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.404      ;
; 3.148 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.404      ;
; 3.148 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.404      ;
; 3.148 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.404      ;
; 3.148 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.404      ;
; 3.148 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.404      ;
; 3.148 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.404      ;
; 3.170 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.425      ;
; 3.186 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.441      ;
; 3.211 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.466      ;
; 3.223 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.478      ;
; 3.226 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.483      ;
; 3.249 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.504      ;
; 3.258 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.514      ;
; 3.261 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.517      ;
; 3.261 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.517      ;
; 3.261 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.517      ;
; 3.261 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.517      ;
; 3.261 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.517      ;
; 3.261 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.517      ;
; 3.261 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.517      ;
; 3.261 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.517      ;
; 3.266 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.521      ;
; 3.275 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.530      ;
; 3.285 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.540      ;
; 3.400 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.656      ;
; 3.411 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.666      ;
; 3.417 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.672      ;
; 3.427 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.684      ;
; 3.433 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.690      ;
; 3.433 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.688      ;
; 3.462 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.718      ;
; 3.462 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.718      ;
; 3.462 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.718      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 15.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.760      ;
; 15.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.760      ;
; 15.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.760      ;
; 15.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.760      ;
; 15.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.760      ;
; 15.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.760      ;
; 15.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.760      ;
; 15.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.760      ;
; 15.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.760      ;
; 15.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.760      ;
; 15.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[29] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.760      ;
; 15.182 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[26] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.748      ;
; 15.182 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[28] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.748      ;
; 15.182 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[30] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 4.748      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[1]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[2]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[4]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[5]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[6]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[7]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[8]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[9]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[10]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[11]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[12]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[13]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[14]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[15]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[16]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[17]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.230     ; 4.140      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[0]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[1]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[2]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[3]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[4]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[5]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[6]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[7]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[8]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[9]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[10]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[11]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[12]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[13]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[14]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[15]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[16]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[17]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.233     ; 4.137      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[1]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[2]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[4]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[5]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[6]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[7]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[8]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[9]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[10]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[11]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[12]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[13]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[14]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[15]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[16]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[17]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.232     ; 4.138      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[18]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[19]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[20]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[21]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[22]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[23]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[24]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[25]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[26]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[27]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[28]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[29]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[30]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.407 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[31]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.234     ; 4.135      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[4]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[5]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[6]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[7]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[8]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[9]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[10]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[11]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[12]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[13]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[14]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[15]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[16]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[17]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[0]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[1]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[2]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
; 15.408 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[3]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.227     ; 4.141      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'st_clk'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.809      ; 4.389      ;
; 18.419 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.806      ; 4.385      ;
; 18.419 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.806      ; 4.385      ;
; 18.419 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.806      ; 4.385      ;
; 18.419 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.806      ; 4.385      ;
; 18.419 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.806      ; 4.385      ;
; 18.419 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.806      ; 4.385      ;
; 18.419 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.806      ; 4.385      ;
; 18.419 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.806      ; 4.385      ;
; 18.419 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.806      ; 4.385      ;
; 18.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.802      ; 4.362      ;
; 18.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.801      ; 4.361      ;
; 18.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.801      ; 4.361      ;
; 18.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.801      ; 4.361      ;
; 18.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.802      ; 4.362      ;
; 18.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.802      ; 4.362      ;
; 18.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.802      ; 4.362      ;
; 18.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.802      ; 4.362      ;
; 18.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.801      ; 4.361      ;
; 18.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.802      ; 4.362      ;
; 18.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.802      ; 4.362      ;
; 18.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.802      ; 4.362      ;
; 18.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.802      ; 4.362      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.040 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.121      ;
; 48.040 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.121      ;
; 48.247 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 1.930      ;
; 97.409 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.531      ;
; 97.769 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.158      ;
; 97.769 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.158      ;
; 97.769 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.158      ;
; 97.769 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.158      ;
; 97.769 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.158      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.126      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.126      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.126      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.126      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.121      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.121      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.121      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.121      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.121      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.121      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.121      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.121      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.121      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.121      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.121      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.121      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.121      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.126      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.126      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.126      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.126      ;
; 97.800 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.126      ;
; 97.807 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.119      ;
; 97.807 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.119      ;
; 97.807 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.119      ;
; 97.807 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.119      ;
; 97.807 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.119      ;
; 97.807 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.119      ;
; 97.807 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.119      ;
; 97.807 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.119      ;
; 97.818 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.104      ;
; 97.818 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.104      ;
; 97.818 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.104      ;
; 97.818 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.104      ;
; 97.818 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.104      ;
; 97.827 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.096      ;
; 97.827 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.096      ;
; 97.827 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.096      ;
; 97.827 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.096      ;
; 97.827 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.096      ;
; 97.827 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.096      ;
; 98.002 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.925      ;
; 98.002 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.925      ;
; 98.002 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.925      ;
; 98.054 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.873      ;
; 98.054 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.873      ;
; 98.094 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.832      ;
; 98.094 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.832      ;
; 98.123 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.804      ;
; 98.123 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.804      ;
; 98.123 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.804      ;
; 98.123 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.804      ;
; 98.123 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.804      ;
; 98.123 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.804      ;
; 98.123 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.804      ;
; 98.351 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.578      ;
; 98.351 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.578      ;
; 98.351 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.578      ;
; 98.351 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.578      ;
; 98.351 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.578      ;
; 98.351 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.578      ;
; 98.351 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.578      ;
; 98.351 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.578      ;
; 98.351 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.578      ;
; 98.351 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.578      ;
; 98.450 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.478      ;
; 98.450 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.478      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 996.390 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[11]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 3.521      ;
; 996.390 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[18]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 3.521      ;
; 996.390 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 3.521      ;
; 996.390 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 3.521      ;
; 996.390 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 3.521      ;
; 996.411 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.490      ;
; 996.411 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.490      ;
; 996.411 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.490      ;
; 996.447 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[6]                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.079     ; 3.472      ;
; 996.447 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[8]                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.079     ; 3.472      ;
; 996.447 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.079     ; 3.472      ;
; 996.449 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|av_readdata_pre[0]                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 3.466      ;
; 996.449 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 3.466      ;
; 996.449 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 3.466      ;
; 996.454 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[24]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 3.456      ;
; 996.454 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 3.456      ;
; 996.465 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.459      ;
; 996.465 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.459      ;
; 996.465 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.459      ;
; 996.465 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.459      ;
; 996.465 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.459      ;
; 996.465 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.459      ;
; 996.824 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; 0.283      ; 3.457      ;
; 996.824 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; 0.283      ; 3.457      ;
; 996.824 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; 0.283      ; 3.457      ;
; 996.824 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; 0.283      ; 3.457      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[10]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[31]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[3]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[9]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[24]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[22]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[27]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[28]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[31]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[19]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[18]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[21]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[20]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[22]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[23]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.826 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[2]                                                                                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[29]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM133                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[23]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[12]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[21]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[2]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[19]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[26]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM23                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[13]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[18]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[29]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM21                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM83_OTERM355                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.079      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM27                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM31                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.827 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM25_OTERM345                                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.075      ;
; 996.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[30]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.066      ;
; 996.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM121                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.066      ;
; 996.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM123                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.066      ;
; 996.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM75_OTERM365                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.066      ;
; 996.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.066      ;
; 996.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.066      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM115                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.076      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM113                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.076      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM111                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.076      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[10]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.075      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM117_OTERM601                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 3.076      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.075      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f5                                                                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.072      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_latch_f1                                                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.072      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f6                                                                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.072      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f3                                                                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.072      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f1                                                                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.072      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f4                                                                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.072      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f2                                                                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.072      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.075      ;
; 996.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.075      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.071      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.071      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.102     ; 3.066      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM135                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.071      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM141                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.071      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM119                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.102     ; 3.066      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[26]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.071      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[26]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.102     ; 3.066      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'st_clk'                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.874 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.074      ; 4.154      ;
; 0.874 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.074      ; 4.154      ;
; 0.874 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.074      ; 4.154      ;
; 0.874 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.074      ; 4.154      ;
; 0.875 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.074      ; 4.155      ;
; 0.875 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.074      ; 4.155      ;
; 0.875 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.074      ; 4.155      ;
; 0.875 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.074      ; 4.155      ;
; 0.875 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.074      ; 4.155      ;
; 0.875 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.074      ; 4.155      ;
; 0.875 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.074      ; 4.155      ;
; 0.875 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.074      ; 4.155      ;
; 0.875 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.074      ; 4.155      ;
; 0.884 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.083      ; 4.173      ;
; 0.884 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.083      ; 4.173      ;
; 0.884 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.083      ; 4.173      ;
; 0.884 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.083      ; 4.173      ;
; 0.884 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.083      ; 4.173      ;
; 0.884 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.083      ; 4.173      ;
; 0.884 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.083      ; 4.173      ;
; 0.884 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.083      ; 4.173      ;
; 0.884 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.083      ; 4.173      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.082      ; 4.173      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.082      ; 4.173      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.079      ; 4.170      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.079      ; 4.170      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.079      ; 4.170      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.079      ; 4.170      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.079      ; 4.170      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.079      ; 4.170      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.079      ; 4.170      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.079      ; 4.170      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.082      ; 4.173      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.082      ; 4.173      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.082      ; 4.173      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.082      ; 4.173      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.079      ; 4.170      ;
; 0.885 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.082      ; 4.173      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.065  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.321      ;
; 1.065  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.321      ;
; 1.202  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.459      ;
; 1.202  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.459      ;
; 1.202  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.459      ;
; 1.202  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.459      ;
; 1.202  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.459      ;
; 1.202  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.459      ;
; 1.202  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.459      ;
; 1.202  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.459      ;
; 1.202  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.459      ;
; 1.202  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.459      ;
; 1.435  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.692      ;
; 1.435  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.692      ;
; 1.435  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.692      ;
; 1.435  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.692      ;
; 1.435  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.692      ;
; 1.435  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.692      ;
; 1.435  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.692      ;
; 1.439  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.695      ;
; 1.439  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.695      ;
; 1.472  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.472  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.472  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.472  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.472  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.472  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.472  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.472  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.472  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.472  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.728      ;
; 1.524  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.524  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.524  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.728  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.981      ;
; 1.728  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.981      ;
; 1.728  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.981      ;
; 1.728  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.981      ;
; 1.728  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.981      ;
; 1.728  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.981      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.990      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.990      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.990      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.990      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.990      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.990      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.990      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.990      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.990      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.988      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.988      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.988      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.988      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.988      ;
; 1.741  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.992      ;
; 1.741  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.992      ;
; 1.741  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.992      ;
; 1.741  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.992      ;
; 1.741  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.992      ;
; 1.741  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.992      ;
; 1.741  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.992      ;
; 1.741  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.992      ;
; 1.741  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.992      ;
; 1.741  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.992      ;
; 1.741  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.992      ;
; 1.741  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.992      ;
; 1.741  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.992      ;
; 1.745  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.001      ;
; 1.745  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.001      ;
; 1.745  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.001      ;
; 1.745  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.001      ;
; 1.745  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.001      ;
; 1.745  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.001      ;
; 1.745  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.001      ;
; 1.745  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.001      ;
; 1.757  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.014      ;
; 1.757  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.014      ;
; 1.757  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.014      ;
; 1.757  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.014      ;
; 1.757  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.014      ;
; 2.109  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.378      ;
; 51.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.323      ; 1.778      ;
; 51.478 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.308      ; 1.992      ;
; 51.478 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.308      ; 1.992      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.418 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM37_OTERM339                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.542      ; 2.146      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM43                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM41                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM69_OTERM359                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM45_OTERM609                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM495                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.509 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM69_OTERM357_OTERM639                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.789      ;
; 1.514 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.794      ;
; 1.514 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.794      ;
; 1.514 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.794      ;
; 1.514 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.794      ;
; 1.514 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.794      ;
; 1.514 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.794      ;
; 1.514 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.794      ;
; 1.514 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM69_OTERM357_OTERM637                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 1.794      ;
; 1.835 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.109      ;
; 1.835 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.109      ;
; 1.835 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]_OTERM93                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.109      ;
; 1.835 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM65                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.109      ;
; 1.835 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM63                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.109      ;
; 1.835 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM67                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.109      ;
; 1.835 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.109      ;
; 1.846 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM35                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 2.136      ;
; 1.846 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM493                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 2.136      ;
; 1.846 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 2.136      ;
; 1.846 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 2.136      ;
; 1.846 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 2.136      ;
; 1.846 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 2.136      ;
; 1.868 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]_OTERM103                                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.146      ;
; 1.868 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM37_OTERM337_OTERM533                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.146      ;
; 1.868 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM37_OTERM337_OTERM531                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.146      ;
; 1.868 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.146      ;
; 1.868 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.146      ;
; 1.868 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM33                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.146      ;
; 1.868 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM39                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.146      ;
; 1.868 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM49                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.146      ;
; 1.868 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM37_OTERM337_OTERM535                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 2.146      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.540      ; 2.911      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.540      ; 2.911      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM3                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.541      ; 2.912      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM505                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.541      ; 2.912      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM7_OTERM611                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.540      ; 2.911      ;
; 2.201 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 2.912      ;
; 2.201 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 2.912      ;
; 2.201 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 2.912      ;
; 2.203 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 2.905      ;
; 2.203 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 2.905      ;
; 2.203 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 2.905      ;
; 2.203 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 2.905      ;
; 2.207 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM143                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 2.906      ;
; 2.207 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 2.906      ;
; 2.207 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|waitrequest_OTERM131                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 2.906      ;
; 2.207 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 2.906      ;
; 2.207 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 2.906      ;
; 2.207 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 2.906      ;
; 2.207 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 2.906      ;
; 2.207 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 2.906      ;
; 2.207 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 2.906      ;
; 2.210 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 2.901      ;
; 2.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.507      ; 2.909      ;
; 2.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.507      ; 2.909      ;
; 2.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.507      ; 2.909      ;
; 2.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.507      ; 2.909      ;
; 2.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.507      ; 2.909      ;
; 2.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.507      ; 2.909      ;
; 2.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.507      ; 2.909      ;
; 2.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.507      ; 2.909      ;
; 2.218 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 2.909      ;
; 2.218 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 2.909      ;
; 2.218 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM91_OTERM373                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 2.905      ;
; 2.218 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 2.905      ;
; 2.218 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 2.905      ;
; 2.218 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 2.905      ;
; 2.225 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 2.912      ;
; 2.225 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 2.912      ;
; 2.237 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[2]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 2.901      ;
; 2.237 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[12]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 2.901      ;
; 2.239 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.905      ;
; 2.239 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.905      ;
; 2.239 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.905      ;
; 2.239 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.905      ;
; 2.239 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.905      ;
; 2.239 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.905      ;
; 2.239 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.905      ;
; 2.239 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.905      ;
; 2.239 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.905      ;
; 2.239 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.905      ;
; 2.239 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 2.905      ;
; 2.242 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[27]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 2.902      ;
; 2.242 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 2.902      ;
; 2.242 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 2.902      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.192 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.506      ; 2.884      ;
; 2.192 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.506      ; 2.884      ;
; 2.611 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[2]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.085      ; 2.882      ;
; 2.612 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[9]_OTERM149 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.884      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM153                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM155                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[0]_OTERM185                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[7]_OTERM165                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[6]_OTERM167                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[8]_OTERM157                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[5]_OTERM169                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[1]_OTERM193                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[4]_OTERM173                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[3]_OTERM175                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[2]_OTERM171                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[10]_OTERM161                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM151                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[12]_OTERM159                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.613 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[9]_OTERM163                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.885      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[1]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 2.898      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|read_latency_shift_reg[0]                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 2.898      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[0]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[7]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 2.898      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[7]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[1]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[2]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[3]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[4]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[6]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 2.898      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 2.898      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|waitrequest_reset_override                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 2.898      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[5]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[6]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[7]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 2.898      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 2.898      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[3]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 2.898      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 2.898      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[2]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[3]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[4]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|cts_status_bit                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.891      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 2.898      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[0]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 2.898      ;
; 2.623 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 2.898      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 2.890      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[8]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 2.890      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|irq                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 2.890      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.892      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.892      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.892      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.892      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.892      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[9]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.076      ; 2.886      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.892      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[8]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 2.890      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[10]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.892      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[11]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.892      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[12]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.896      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[0]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.076      ; 2.886      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[9]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 2.890      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[2]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 2.890      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 2.890      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[1]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 2.890      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 2.890      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[8]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 2.890      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[6]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[7]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[1]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[0]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[0]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.076      ; 2.886      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[1]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.076      ; 2.886      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[7]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.076      ; 2.886      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.892      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[10]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.892      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[11]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.892      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[12]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.892      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_shift_empty                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.885      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[5]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.892      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_overrun                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 2.890      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[3]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[4]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[0]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[1]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.076      ; 2.886      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[2]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.076      ; 2.886      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[3]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.076      ; 2.886      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[4]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.076      ; 2.886      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[5]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.076      ; 2.886      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[6]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.076      ; 2.886      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[8]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|do_load_shifter                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.075      ; 2.885      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[2]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[3]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[4]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
; 2.624 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[5]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.891      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_FPGA_50M'                                                                                                                          ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                       ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------+
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[0]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[10]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[11]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[12]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[13]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[14]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[15]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[16]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[17]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[18]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[19]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[1]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[20]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[21]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[22]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[23]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[24]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[25]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[26]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[27]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[28]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[29]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[2]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[30]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[31]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[3]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[4]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[5]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[6]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[7]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[8]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[9]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[0]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[0]~_Duplicate_1                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[10]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[10]~_Duplicate_1                   ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[11]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[11]~_Duplicate_1                   ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[12]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[12]~_Duplicate_1                   ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[13]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[13]~_Duplicate_1                   ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[14]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[14]~_Duplicate_1                   ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[15]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[15]~_Duplicate_1                   ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[16]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[16]~_Duplicate_1                   ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[17]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[17]~_Duplicate_1                   ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[18]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[19]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[1]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[1]~_Duplicate_1                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[20]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[21]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[22]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[23]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[24]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[25]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[26]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[27]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[28]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[29]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[2]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[2]~_Duplicate_1                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[30]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[31]                                ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[3]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[3]~_Duplicate_1                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[4]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[4]~_Duplicate_1                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[5]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[5]~_Duplicate_1                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[6]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[6]~_Duplicate_1                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[7]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[7]~_Duplicate_1                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[8]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[8]~_Duplicate_1                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[9]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[9]~_Duplicate_1                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]               ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]~_Duplicate_1  ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[10]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[10]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[11]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[11]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[12]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[12]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[13]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[13]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[14]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[14]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[15]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[15]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[16]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[16]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[17]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[17]~_Duplicate_1 ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.551 ; 49.771       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ;
; 49.551 ; 49.771       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                   ;
; 49.554 ; 49.774       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                              ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                              ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.708 ; 499.928      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                          ;
; 499.708 ; 499.928      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                          ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                           ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                          ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                          ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                          ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                          ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                           ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                           ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                          ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                          ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                          ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                          ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                          ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                           ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ;
; 499.716 ; 499.936      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ;
; 499.717 ; 499.937      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ;
; 499.717 ; 499.937      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                          ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                          ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                           ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                           ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[16]                                                                                                                      ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[3]                                                                                                                       ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM497_OTERM543                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM497_OTERM545                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM101_OTERM347                         ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM119                                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM125_OTERM597                       ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[1]                                                                   ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[22]                                                                  ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[3]                                                                   ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[26]                                                                  ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[29]                                                                  ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM31                                                                  ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM21                                                                  ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM23                                                                  ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM25_OTERM345                                                         ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM27                                                                  ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM83_OTERM353                                                                                                 ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM135                                                                                                              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM137                                                                                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                          ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM111                                ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM113                                ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM115                                ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM117_OTERM601                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM53                                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM99                                   ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM121                                ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM123                                ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM75_OTERM365                           ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'st_clk'                                                                                                                    ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 499999.779 ; 499999.999   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.779 ; 499999.999   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.779 ; 499999.999   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.780 ; 500000.000   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.780 ; 500000.000   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.780 ; 500000.000   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.780 ; 500000.000   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.780 ; 500000.000   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.780 ; 500000.000   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.780 ; 500000.000   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.780 ; 500000.000   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.780 ; 500000.000   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.780 ; 500000.000   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.783 ; 500000.003   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.784 ; 500000.004   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.784 ; 500000.004   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.784 ; 500000.004   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.784 ; 500000.004   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.784 ; 500000.004   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.784 ; 500000.004   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.784 ; 500000.004   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.784 ; 500000.004   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.784 ; 500000.004   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.806 ; 499999.994   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.806 ; 499999.994   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.806 ; 499999.994   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.806 ; 499999.994   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.806 ; 499999.994   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.806 ; 499999.994   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.806 ; 499999.994   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.807 ; 499999.995   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.809 ; 499999.997   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.809 ; 499999.997   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.809 ; 499999.997   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.809 ; 499999.997   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.809 ; 499999.997   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.809 ; 499999.997   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.809 ; 499999.997   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.809 ; 499999.997   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.809 ; 499999.997   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.810 ; 499999.998   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.811 ; 499999.999   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.811 ; 499999.999   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.811 ; 499999.999   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.959 ; 499999.959   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1|clk                            ;
; 499999.959 ; 499999.959   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3|clk                            ;
; 499999.959 ; 499999.959   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4|clk                            ;
; 499999.959 ; 499999.959   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[0]|clk                                     ;
; 499999.959 ; 499999.959   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[3]|clk                                     ;
; 499999.959 ; 499999.959   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[0]|clk                                     ;
; 499999.959 ; 499999.959   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|wave_output[0]|clk                                     ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1|clk                            ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2|clk                            ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3|clk                            ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4|clk                            ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5|clk                            ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6|clk                            ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7|clk                            ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8|clk                            ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1|clk                            ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2|clk                            ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3|clk                            ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4|clk                            ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[1]|clk                                     ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[2]|clk                                     ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[1]|clk                                     ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[2]|clk                                     ;
; 499999.960 ; 499999.960   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[3]|clk                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 2.789  ; 3.273  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 2.379  ; 2.928  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 2.211  ; 2.684  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 1.582  ; 1.958  ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 2.449  ; 2.972  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 1.767  ; 2.243  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 1.761  ; 2.221  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 2.290  ; 2.731  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 2.425  ; 2.924  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 2.119  ; 2.615  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 2.449  ; 2.972  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 2.318  ; 2.790  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 2.328  ; 2.804  ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 2.679  ; 3.168  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 1.840  ; 2.317  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 2.480  ; 2.992  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 2.679  ; 3.168  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 1.960  ; 2.443  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 2.656  ; 3.167  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 2.329  ; 2.852  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 2.336  ; 2.764  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 2.286  ; 2.785  ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 2.427  ; 2.923  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; -0.661 ; -0.481 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 2.166  ; 2.665  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.068  ; 0.213  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 2.427  ; 2.923  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.278  ; 0.340  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 1.863  ; 2.334  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.447  ; 0.564  ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 1.720  ; 2.106  ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 1.604  ; 1.978  ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 2.334  ; 2.819  ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; 2.066  ; 2.510  ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.122  ; 3.362  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 8.341  ; 8.626  ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 4.994  ; 5.462  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 5.338  ; 5.869  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 5.537  ; 6.019  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -2.319 ; -2.773 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -1.893 ; -2.394 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -1.765 ; -2.213 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -1.162 ; -1.516 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -1.329 ; -1.770 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -1.334 ; -1.790 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -1.329 ; -1.770 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -1.837 ; -2.259 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -1.909 ; -2.368 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -1.672 ; -2.148 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -1.961 ; -2.437 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -1.836 ; -2.263 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -1.849 ; -2.274 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -1.405 ; -1.862 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -1.405 ; -1.862 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -2.033 ; -2.533 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -2.215 ; -2.679 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -1.535 ; -2.007 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -2.202 ; -2.702 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -1.888 ; -2.399 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -1.900 ; -2.315 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -1.847 ; -2.335 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.985  ; 0.814  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.985  ; 0.814  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -1.719 ; -2.197 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.341  ; 0.218  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -1.968 ; -2.443 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.084  ; 0.027  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -1.426 ; -1.879 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.063 ; -0.154 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -1.308 ; -1.683 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -1.182 ; -1.536 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -1.878 ; -2.339 ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; -1.641 ; -2.071 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.121  ; -0.037 ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -2.546 ; -2.818 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -4.180 ; -4.623 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -4.523 ; -5.036 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -3.927 ; -4.345 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 9.397  ; 9.009  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 9.397  ; 9.009  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 7.049  ; 7.001  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 7.148  ; 7.037  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 7.581  ; 7.486  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 7.004  ; 7.094  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 9.162  ; 8.765  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 7.711  ; 7.824  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 7.302  ; 7.398  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 7.230  ; 7.215  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 6.912  ; 6.864  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 6.562  ; 6.478  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 6.210  ; 6.128  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 7.221  ; 7.215  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.802  ; 6.712  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.810  ; 6.736  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 7.224  ; 7.179  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 7.230  ; 7.199  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 7.619  ; 7.525  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 10.591 ; 10.206 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 13.212 ; 13.467 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 9.113  ; 8.992  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 6.955  ; 6.887  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 7.377  ; 7.256  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 7.665  ; 7.671  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 7.145  ; 7.067  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 9.113  ; 8.992  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 8.682  ; 8.538  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 7.852  ; 7.889  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 8.657  ; 8.540  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 14.113 ; 14.035 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 8.792  ; 8.393  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 8.215  ; 8.282  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 12.589 ; 12.633 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 8.720  ; 8.759  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 6.197  ; 6.102  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 7.363  ; 7.436  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 7.661  ; 7.747  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 9.495  ; 9.462  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 9.643  ; 9.579  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 8.491  ; 8.374  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 12.870 ; 12.858 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 10.984 ; 10.901 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 11.830 ; 11.692 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 12.870 ; 12.858 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 10.288 ; 10.134 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 6.981  ; 6.863  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 7.544  ; 7.456  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 8.820  ; 8.912  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 6.704  ; 6.774  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 8.334  ; 8.190  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 8.334  ; 8.190  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.895  ; 6.798  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 6.781  ; 6.680  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.454 ; 13.994 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 14.419 ; 14.407 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 13.064 ; 12.987 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 13.432 ; 13.310 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 14.419 ; 14.407 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 12.604 ; 12.443 ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 6.804  ; 6.753  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 9.136  ; 8.748  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 6.804  ; 6.753  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 6.899  ; 6.788  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 7.309  ; 7.215  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 6.748  ; 6.836  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 8.917  ; 8.518  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 7.436  ; 7.548  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 7.043  ; 7.139  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 5.998  ; 5.915  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 6.672  ; 6.622  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 6.336  ; 6.251  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 5.998  ; 5.915  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 6.969  ; 6.960  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.566  ; 6.476  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.574  ; 6.499  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 6.973  ; 6.926  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 6.978  ; 6.945  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 7.351  ; 7.258  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 10.288 ; 9.902  ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 8.302  ; 8.535  ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 6.714  ; 6.644  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 6.714  ; 6.644  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 7.118  ; 6.998  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 7.396  ; 7.397  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 6.896  ; 6.818  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 8.785  ; 8.665  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 8.371  ; 8.228  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 7.569  ; 7.600  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 8.347  ; 8.230  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 8.449  ; 8.308  ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 8.555  ; 8.156  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 7.923  ; 7.984  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 7.844  ; 7.971  ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 8.408  ; 8.442  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 5.986  ; 5.891  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 7.102  ; 7.176  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 7.388  ; 7.474  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 8.798  ; 8.668  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 9.309  ; 9.246  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 7.068  ; 7.015  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 8.524  ; 8.416  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 8.707  ; 8.577  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 9.133  ; 9.045  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 10.112 ; 10.130 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 8.524  ; 8.416  ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 6.739  ; 6.622  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 7.279  ; 7.191  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 8.501  ; 8.593  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 6.464  ; 6.535  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 6.547  ; 6.446  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 8.038  ; 7.895  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.655  ; 6.558  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 6.547  ; 6.446  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.078 ; 11.620 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 10.016 ; 9.851  ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 10.522 ; 10.402 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 10.625 ; 10.480 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 11.874 ; 11.860 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 10.016 ; 9.851  ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Enable Times                                                           ;
+---------------+--------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+--------------+--------+--------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 9.329  ; 8.853  ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.549  ; 6.396  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.636  ; 6.483  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.549  ; 6.396  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.785  ; 6.632  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 7.075  ; 6.922  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.883  ; 6.730  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 7.691  ; 7.538  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.884  ; 6.739  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 6.856  ; 6.711  ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 13.141 ; 12.988 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 13.141 ; 12.988 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 13.364 ; 13.211 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 13.872 ; 13.727 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 13.345 ; 13.192 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 14.143 ; 13.990 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 13.881 ; 13.728 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 14.187 ; 14.049 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 14.145 ; 13.992 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 9.049 ; 8.573 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.295 ; 6.142 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.380 ; 6.227 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.295 ; 6.142 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.522 ; 6.369 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.800 ; 6.647 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.616 ; 6.463 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 7.392 ; 7.239 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.652 ; 6.507 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 6.625 ; 6.480 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 7.488 ; 7.335 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 7.488 ; 7.335 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.703 ; 7.550 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 8.224 ; 8.079 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.685 ; 7.532 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 8.450 ; 8.297 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 8.199 ; 8.046 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 8.521 ; 8.383 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 8.452 ; 8.299 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.886     ; 9.362     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.406     ; 6.559     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.528     ; 6.681     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.406     ; 6.559     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.626     ; 6.779     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.887     ; 7.040     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.774     ; 6.927     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 7.491     ; 7.644     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.726     ; 6.871     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 6.741     ; 6.886     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 13.038    ; 13.191    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 13.038    ; 13.191    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 13.247    ; 13.400    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 13.762    ; 13.907    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 13.236    ; 13.389    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 14.017    ; 14.170    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 13.763    ; 13.916    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 14.056    ; 14.194    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 14.022    ; 14.175    ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.605     ; 9.081     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.152     ; 6.305     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.270     ; 6.423     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.152     ; 6.305     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.363     ; 6.516     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.614     ; 6.767     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.505     ; 6.658     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 7.194     ; 7.347     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.495     ; 6.640     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 6.509     ; 6.654     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 7.322     ; 7.475     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 7.322     ; 7.475     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.522     ; 7.675     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 8.052     ; 8.197     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.512     ; 7.665     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 8.261     ; 8.414     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 8.018     ; 8.171     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 8.329     ; 8.467     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 8.266     ; 8.419     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.054 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; uart_0_rxd                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.054                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.117       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 14.937       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.371                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.116       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.255       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.623                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.122       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.501       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.071                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.121       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.950       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.236                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.959       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.277       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.610                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.956       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.654       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 35.621                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.955       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.666       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 36.315                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.137       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.178       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_0_rxd                                                                                                                                                                ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                ; 37.827                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                         ;                        ;              ;                  ;              ;
;  uart_0_rxd                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.120       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.707       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.243                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.122       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.121       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.243                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.121       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.122       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                 ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 57.358                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                     ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.119       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.118       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.121       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.412                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.140       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.135       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.137       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.414                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.138       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.137       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.139       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                          ; 196.453                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.122       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.331       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 197.735                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.138       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.597       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.366               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.120      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.246      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.389               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.122      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.267      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.872               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.121      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 996.751      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.554               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.139      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 997.415      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 1996.901               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.688      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.213      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.927               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.689      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.238      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.214               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.136      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.078      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.242               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 998.942      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.300      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                  ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 83.16 MHz  ; 83.16 MHz       ; CLK_FPGA_50M                 ;      ;
; 115.22 MHz ; 115.22 MHz      ; b2v_inst|pll|sd1|pll7|clk[0] ;      ;
; 164.8 MHz  ; 164.8 MHz       ; altera_reserved_tck          ;      ;
; 187.02 MHz ; 187.02 MHz      ; st_clk                       ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                     ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 7.975   ; 0.000         ;
; st_clk                       ; 16.865  ; 0.000         ;
; altera_reserved_tck          ; 46.966  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 991.321 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; CLK_FPGA_50M                 ; 0.347 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.347 ; 0.000         ;
; altera_reserved_tck          ; 0.362 ; 0.000         ;
; st_clk                       ; 0.364 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                  ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 15.608  ; 0.000         ;
; st_clk                       ; 18.576  ; 0.000         ;
; altera_reserved_tck          ; 48.332  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 996.723 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; st_clk                       ; 0.778 ; 0.000         ;
; altera_reserved_tck          ; 0.970 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 1.289 ; 0.000         ;
; CLK_FPGA_50M                 ; 1.939 ; 0.000         ;
+------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+------------------------------+------------+---------------+
; Clock                        ; Slack      ; End Point TNS ;
+------------------------------+------------+---------------+
; CLK_FPGA_50M                 ; 9.434      ; 0.000         ;
; altera_reserved_tck          ; 49.484     ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 499.694    ; 0.000         ;
; st_clk                       ; 499999.753 ; 0.000         ;
+------------------------------+------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_FPGA_50M'                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 7.975 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.969     ;
; 7.975 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.969     ;
; 7.975 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.969     ;
; 7.975 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.969     ;
; 7.975 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.969     ;
; 7.975 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.969     ;
; 7.975 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.969     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.963     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.963     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.963     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.963     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.963     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.963     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.963     ;
; 7.982 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.962     ;
; 7.982 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.962     ;
; 7.982 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.962     ;
; 7.982 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.962     ;
; 7.982 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.962     ;
; 7.982 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.962     ;
; 7.982 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.962     ;
; 7.988 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.954     ;
; 7.988 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.954     ;
; 7.988 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.954     ;
; 7.988 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.954     ;
; 7.988 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.954     ;
; 7.988 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.954     ;
; 7.988 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.954     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.951     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.953     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.951     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.953     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.951     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.953     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.951     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.953     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.951     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.953     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.951     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.953     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.951     ;
; 7.991 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.953     ;
; 7.995 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.947     ;
; 7.995 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.947     ;
; 7.995 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.947     ;
; 7.995 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.947     ;
; 7.995 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.947     ;
; 7.995 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.947     ;
; 7.995 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.947     ;
; 8.002 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.940     ;
; 8.002 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.940     ;
; 8.002 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.940     ;
; 8.002 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.940     ;
; 8.002 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.940     ;
; 8.002 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.940     ;
; 8.002 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.057     ; 11.940     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.007 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.937     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.013 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.931     ;
; 8.014 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.930     ;
; 8.014 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.930     ;
; 8.014 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.930     ;
; 8.014 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.930     ;
; 8.014 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 11.930     ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'st_clk'                                                                                                                                                                                                                   ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.865     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.556      ; 5.690      ;
; 16.965     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.554      ; 5.588      ;
; 16.988     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.554      ; 5.565      ;
; 17.061     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.560      ; 5.498      ;
; 17.081     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.560      ; 5.478      ;
; 17.232     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.554      ; 5.321      ;
; 17.256     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.559      ; 5.302      ;
; 17.505     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.546      ; 5.040      ;
; 17.561     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.546      ; 4.984      ;
; 17.588     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.546      ; 4.957      ;
; 17.625     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.546      ; 4.920      ;
; 17.639     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.546      ; 4.906      ;
; 17.639     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.546      ; 4.906      ;
; 17.639     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.546      ; 4.906      ;
; 17.639     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.546      ; 4.906      ;
; 17.944     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.610      ;
; 18.041     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.513      ;
; 18.045     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.551      ; 4.505      ;
; 18.068     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.486      ;
; 18.096     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.554      ; 4.457      ;
; 18.135     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.551      ; 4.415      ;
; 18.139     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.415      ;
; 18.141     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.413      ;
; 18.179     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.554      ; 4.374      ;
; 18.197     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.558      ; 4.360      ;
; 18.218     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.554      ; 4.335      ;
; 18.226     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.328      ;
; 18.227     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.559      ; 4.331      ;
; 18.247     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.559      ; 4.311      ;
; 18.250     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.304      ;
; 18.255     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.299      ;
; 18.262     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.292      ;
; 18.292     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.560      ; 4.267      ;
; 18.299     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.255      ;
; 18.309     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.559      ; 4.249      ;
; 18.313     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.551      ; 4.237      ;
; 18.324     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.230      ;
; 18.325     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.546      ; 4.220      ;
; 18.331     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.560      ; 4.228      ;
; 18.361     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.193      ;
; 18.377     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.177      ;
; 18.386     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.168      ;
; 18.404     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.150      ;
; 18.434     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.555      ; 4.120      ;
; 18.465     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.559      ; 4.093      ;
; 18.496     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.560      ; 4.063      ;
; 18.621     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.551      ; 3.929      ;
; 18.737     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.559      ; 3.821      ;
; 999994.653 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 5.273      ;
; 999994.746 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 5.180      ;
; 999994.861 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.060     ; 5.068      ;
; 999994.918 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.059     ; 5.012      ;
; 999994.966 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.059     ; 4.964      ;
; 999995.043 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.883      ;
; 999995.117 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.060     ; 4.812      ;
; 999995.129 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.059     ; 4.801      ;
; 999995.134 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.060     ; 4.795      ;
; 999995.147 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.059     ; 4.783      ;
; 999995.195 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.059     ; 4.735      ;
; 999995.201 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.059     ; 4.729      ;
; 999995.213 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.059     ; 4.717      ;
; 999995.262 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.053     ; 4.674      ;
; 999995.295 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.054     ; 4.640      ;
; 999995.319 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.059     ; 4.611      ;
; 999995.323 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.603      ;
; 999995.355 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.060     ; 4.574      ;
; 999995.403 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.060     ; 4.526      ;
; 999995.403 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.059     ; 4.527      ;
; 999995.407 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.519      ;
; 999995.420 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.059     ; 4.510      ;
; 999995.491 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.053     ; 4.445      ;
; 999995.497 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.429      ;
; 999995.502 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.424      ;
; 999995.699 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.054     ; 4.236      ;
; 999995.712 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.054     ; 4.223      ;
; 999995.788 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.138      ;
; 999995.797 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.129      ;
; 999995.832 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.094      ;
; 999995.875 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 4.052      ;
; 999995.900 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.026      ;
; 999995.976 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.950      ;
; 999995.980 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.947      ;
; 999996.023 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.903      ;
; 999996.025 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.902      ;
; 999996.027 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.899      ;
; 999996.041 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.885      ;
; 999996.043 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.884      ;
; 999996.050 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 3.868      ;
; 999996.137 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.790      ;
; 999996.162 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.765      ;
; 999996.226 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.701      ;
; 999996.252 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.675      ;
; 999996.259 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.668      ;
; 999996.265 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.661      ;
; 999996.274 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.652      ;
; 999996.332 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.595      ;
; 999996.370 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.557      ;
; 999996.379 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.548      ;
; 999996.388 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.539      ;
; 999996.408 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.518      ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.966 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.277      ;
; 46.984 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.259      ;
; 47.040 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.215      ;
; 47.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.080      ;
; 47.174 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.069      ;
; 47.298 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.959      ;
; 47.306 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.937      ;
; 47.422 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.822      ;
; 47.698 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.556      ;
; 47.727 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.516      ;
; 47.896 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.346      ;
; 47.985 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.257      ;
; 48.743 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.513      ;
; 48.743 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.513      ;
; 48.756 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 1.499      ;
; 49.515 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 0.730      ;
; 95.701 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.206      ;
; 95.705 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.202      ;
; 95.711 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.196      ;
; 95.730 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.177      ;
; 95.731 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.176      ;
; 95.747 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.160      ;
; 95.749 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.158      ;
; 95.808 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.112      ;
; 95.812 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.108      ;
; 95.818 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.102      ;
; 95.835 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.085      ;
; 95.836 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.084      ;
; 95.845 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.075      ;
; 95.847 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.073      ;
; 95.945 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.974      ;
; 95.950 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.969      ;
; 95.957 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.962      ;
; 95.959 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.946      ;
; 95.959 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.946      ;
; 95.971 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.948      ;
; 95.972 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.947      ;
; 95.981 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.938      ;
; 95.983 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.936      ;
; 95.985 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.922      ;
; 95.985 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.922      ;
; 95.985 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.922      ;
; 95.985 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.922      ;
; 95.985 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.932      ;
; 95.985 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.932      ;
; 96.013 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.906      ;
; 96.013 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.906      ;
; 96.013 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.906      ;
; 96.013 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.906      ;
; 96.066 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.852      ;
; 96.066 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.852      ;
; 96.090 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.858      ;
; 96.090 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.858      ;
; 96.090 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.858      ;
; 96.090 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.858      ;
; 96.090 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.858      ;
; 96.092 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.828      ;
; 96.092 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.828      ;
; 96.092 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.828      ;
; 96.092 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.828      ;
; 96.108 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.841      ;
; 96.108 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.841      ;
; 96.108 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.841      ;
; 96.108 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.841      ;
; 96.108 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.841      ;
; 96.275 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.676      ;
; 96.326 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.614      ;
; 96.326 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.614      ;
; 96.326 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.614      ;
; 96.326 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.614      ;
; 96.326 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.614      ;
; 96.326 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.614      ;
; 96.326 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.614      ;
; 96.354 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.598      ;
; 96.354 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.598      ;
; 96.354 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.598      ;
; 96.354 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.598      ;
; 96.354 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.598      ;
; 96.354 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.598      ;
; 96.354 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.598      ;
; 96.373 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.562      ;
; 96.373 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.562      ;
; 96.373 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.562      ;
; 96.373 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.562      ;
; 96.396 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.544      ;
; 96.418 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.518      ;
; 96.418 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.518      ;
; 96.418 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.518      ;
; 96.418 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.518      ;
; 96.418 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.518      ;
; 96.433 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.520      ;
; 96.433 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.520      ;
; 96.433 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.520      ;
; 96.433 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.520      ;
; 96.433 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.520      ;
; 96.433 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.520      ;
; 96.433 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.520      ;
; 96.460 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.488      ;
; 96.460 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.488      ;
; 96.460 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.488      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 991.321 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 8.217      ;
; 991.321 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 8.217      ;
; 991.321 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 8.217      ;
; 991.321 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 8.217      ;
; 991.321 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 8.217      ;
; 991.321 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 8.217      ;
; 991.321 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 8.217      ;
; 991.321 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 8.217      ;
; 991.321 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 8.217      ;
; 991.321 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 8.217      ;
; 991.321 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 8.217      ;
; 991.321 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 8.217      ;
; 991.321 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 8.217      ;
; 991.561 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.471     ; 7.967      ;
; 991.561 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.471     ; 7.967      ;
; 991.575 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.446     ; 7.978      ;
; 991.958 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM91_OTERM373                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.435     ; 7.606      ;
; 991.958 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM91_OTERM373                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.435     ; 7.606      ;
; 991.958 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM91_OTERM373                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.435     ; 7.606      ;
; 992.031 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.513      ;
; 992.031 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.513      ;
; 992.031 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.513      ;
; 992.111 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[10]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.423      ;
; 992.111 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[31]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.423      ;
; 992.111 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[3]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.423      ;
; 992.111 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[9]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.423      ;
; 992.111 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[24]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.423      ;
; 992.111 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[22]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.423      ;
; 992.117 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[7]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.446     ; 7.436      ;
; 992.117 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[20]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.446     ; 7.436      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[0]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.426      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[6]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.426      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[1]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.426      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[5]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.426      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[25]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.426      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[30]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.426      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[27]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.426      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[17]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.425      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[5]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.425      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[0]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.425      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[7]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.425      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[6]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.425      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[15]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.425      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[13]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.425      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[12]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.425      ;
; 992.137 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.407      ;
; 992.137 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.407      ;
; 992.137 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.407      ;
; 992.137 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.407      ;
; 992.137 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.407      ;
; 992.144 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[27]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.390      ;
; 992.144 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[28]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.390      ;
; 992.144 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[31]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.390      ;
; 992.144 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[19]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.390      ;
; 992.144 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[18]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.390      ;
; 992.144 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[21]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.390      ;
; 992.144 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[20]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.390      ;
; 992.144 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[22]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.390      ;
; 992.144 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[23]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.390      ;
; 992.144 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[2]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.465     ; 7.390      ;
; 992.151 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[26]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.393      ;
; 992.151 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[25]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.393      ;
; 992.151 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[24]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.393      ;
; 992.151 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[29]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.393      ;
; 992.151 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[30]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.393      ;
; 992.151 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[3]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 7.393      ;
; 992.271 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.267      ;
; 992.271 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.267      ;
; 992.271 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.267      ;
; 992.271 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.267      ;
; 992.271 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.267      ;
; 992.271 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.267      ;
; 992.271 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.267      ;
; 992.271 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.267      ;
; 992.271 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.267      ;
; 992.271 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.267      ;
; 992.271 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.267      ;
; 992.271 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.267      ;
; 992.271 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.267      ;
; 992.342 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[16]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.201      ;
; 992.342 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[4]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.201      ;
; 992.342 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[1]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.201      ;
; 992.342 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[14]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.201      ;
; 992.342 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[10]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.201      ;
; 992.342 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[11]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.201      ;
; 992.342 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[8]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.201      ;
; 992.342 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[9]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.201      ;
; 992.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[11]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.196      ;
; 992.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[16]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.196      ;
; 992.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[28]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.196      ;
; 992.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[4]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.196      ;
; 992.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[8]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.196      ;
; 992.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[15]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.196      ;
; 992.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[14]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.196      ;
; 992.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[17]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 7.196      ;
; 992.370 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.464     ; 7.165      ;
; 992.384 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.154      ;
; 992.384 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.461     ; 7.154      ;
; 992.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM375 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 7.542      ;
; 992.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM375 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 7.542      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.079      ; 0.597      ;
; 0.358 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[9]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.391      ; 0.950      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_task_logic:task_logic|pwm_out                                                                                                                                                ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_task_logic:task_logic|pwm_out                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_en|data_out                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_en|data_out                                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetlatch                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_bat_cc_al_n:bat_cc_al_n|data_dir                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_bat_cc_al_n:bat_cc_al_n|data_dir                                                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|pulse_a                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|pulse_a                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|cmp_reg_a                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|cmp_reg_a                                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|pulse_b                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|pulse_b                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|cmp_reg_b                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|cmp_reg_b                                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM515                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM515                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[3]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.391      ; 0.954      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[10]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.391      ; 0.954      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_read_OTERM317                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_read_OTERM317                                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[1]_OTERM293                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[1]_OTERM293                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_error                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                               ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|transmitting                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|transmitting                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|tx_holding_primed                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|tx_holding_primed                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|SCLK_reg                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|SCLK_reg                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|tx_holding_primed                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|tx_holding_primed                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|MISO_reg                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|MISO_reg                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|SCLK_reg                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|SCLK_reg                                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                               ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|MISO_reg                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|MISO_reg                                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                             ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                  ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                  ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm1|pwm_task_logic:task_logic|pwm_out                                                                                                                                                ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm1|pwm_task_logic:task_logic|pwm_out                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm2|pwm_task_logic:task_logic|pwm_out                                                                                                                                                ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm2|pwm_task_logic:task_logic|pwm_out                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                               ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|al                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|al                                                                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                              ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM507                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM507                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM43                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM43                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]_OTERM93                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]_OTERM93                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM53                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM53                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM99                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM99                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM41                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM41                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM499                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM499                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM503                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM503                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM495                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM495                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM59                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM59                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM87                                                                                                         ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM87                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                              ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM79                                                                                                         ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM79                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM49                                                       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM49                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.608      ;
; 0.389 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.639      ;
; 0.390 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.639      ;
; 0.392 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.641      ;
; 0.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM101_OTERM347                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.629      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                    ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[0]                                                                                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.630      ;
; 0.401 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM65                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]_OTERM93                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.635      ;
; 0.404 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.638      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.362 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.374 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.608      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.608      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.608      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.608      ;
; 0.388 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.622      ;
; 0.390 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.624      ;
; 0.390 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.640      ;
; 0.391 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.625      ;
; 0.395 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.629      ;
; 0.405 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.639      ;
; 0.405 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.639      ;
; 0.410 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.644      ;
; 0.410 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.644      ;
; 0.410 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.643      ;
; 0.411 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.645      ;
; 0.411 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.645      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.645      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.647      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.647      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.647      ;
; 0.414 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.648      ;
; 0.415 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.649      ;
; 0.417 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.651      ;
; 0.420 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.654      ;
; 0.423 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.657      ;
; 0.424 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.658      ;
; 0.425 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.659      ;
; 0.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.659      ;
; 0.425 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.659      ;
; 0.426 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.660      ;
; 0.427 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.661      ;
; 0.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.660      ;
; 0.442 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.676      ;
; 0.444 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.678      ;
; 0.444 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.678      ;
; 0.447 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.681      ;
; 0.515 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.749      ;
; 0.517 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.751      ;
; 0.517 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.751      ;
; 0.519 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.753      ;
; 0.520 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.754      ;
; 0.536 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.770      ;
; 0.536 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.770      ;
; 0.537 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.770      ;
; 0.537 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.770      ;
; 0.537 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.771      ;
; 0.538 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.771      ;
; 0.538 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.772      ;
; 0.538 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.772      ;
; 0.538 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.772      ;
; 0.539 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.772      ;
; 0.539 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.773      ;
; 0.544 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.779      ;
; 0.546 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.781      ;
; 0.552 ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.786      ;
; 0.562 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.796      ;
; 0.562 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.797      ;
; 0.567 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.801      ;
; 0.569 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.804      ;
; 0.576 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.811      ;
; 0.581 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.816      ;
; 0.582 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.817      ;
; 0.583 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.816      ;
; 0.585 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.818      ;
; 0.590 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.824      ;
; 0.591 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.825      ;
; 0.591 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.825      ;
; 0.591 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.825      ;
; 0.592 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.826      ;
; 0.592 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.826      ;
; 0.593 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.827      ;
; 0.593 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.827      ;
; 0.593 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.827      ;
; 0.594 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.828      ;
; 0.594 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.828      ;
; 0.594 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.828      ;
; 0.596 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.830      ;
; 0.596 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.830      ;
; 0.597 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.831      ;
; 0.597 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.832      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'st_clk'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.364 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 0.597      ;
; 0.375 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 0.608      ;
; 0.583 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 0.816      ;
; 0.583 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 0.816      ;
; 0.606 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.803      ; 3.600      ;
; 0.607 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.789      ; 3.587      ;
; 0.621 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.789      ; 3.601      ;
; 0.629 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 0.862      ;
; 0.633 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.789      ; 3.613      ;
; 0.749 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.794      ; 3.734      ;
; 0.761 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.803      ; 3.755      ;
; 0.800 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.803      ; 3.794      ;
; 0.801 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.789      ; 3.781      ;
; 0.818 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.798      ; 3.807      ;
; 0.828 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.798      ; 3.817      ;
; 0.830 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.061      ; 1.062      ;
; 0.831 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.061      ; 1.063      ;
; 0.839 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 1.073      ;
; 0.902 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.798      ; 3.891      ;
; 0.913 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.799      ; 3.903      ;
; 0.914 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.799      ; 3.904      ;
; 0.915 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.803      ; 3.909      ;
; 0.925 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.794      ; 3.910      ;
; 0.933 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.799      ; 3.923      ;
; 0.942 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.803      ; 3.936      ;
; 0.949 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.798      ; 3.938      ;
; 0.963 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.803      ; 3.957      ;
; 0.968 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.799      ; 3.958      ;
; 0.969 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.789      ; 3.949      ;
; 0.988 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.803      ; 3.982      ;
; 1.018 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.799      ; 4.008      ;
; 1.029 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.802      ; 4.022      ;
; 1.030 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.803      ; 4.024      ;
; 1.054 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.802      ; 4.047      ;
; 1.057 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.802      ; 4.050      ;
; 1.067 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.799      ; 4.057      ;
; 1.082 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.798      ; 4.071      ;
; 1.095 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.798      ; 4.084      ;
; 1.105 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.794      ; 4.090      ;
; 1.114 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.799      ; 4.104      ;
; 1.119 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.799      ; 4.109      ;
; 1.130 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.798      ; 4.119      ;
; 1.131 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.799      ; 4.121      ;
; 1.167 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.798      ; 4.156      ;
; 1.201 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.794      ; 4.186      ;
; 1.211 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.798      ; 4.200      ;
; 1.234 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.803      ; 4.228      ;
; 1.293 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.798      ; 4.282      ;
; 1.304 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.800      ; 4.295      ;
; 1.511 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.789      ; 4.491      ;
; 1.533 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.789      ; 4.513      ;
; 1.638 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.789      ; 4.618      ;
; 1.685 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.789      ; 4.665      ;
; 1.861 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.798      ; 4.850      ;
; 2.030 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.798      ; 5.019      ;
; 2.260 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.798      ; 5.249      ;
; 2.536 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.769      ;
; 2.627 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 2.861      ;
; 2.636 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.869      ;
; 2.695 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 2.929      ;
; 2.705 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.938      ;
; 2.782 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.016      ;
; 2.832 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.067      ;
; 2.832 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.067      ;
; 2.832 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.067      ;
; 2.832 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.067      ;
; 2.832 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.067      ;
; 2.832 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.067      ;
; 2.832 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.067      ;
; 2.832 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.067      ;
; 2.875 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.108      ;
; 2.876 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.109      ;
; 2.876 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.109      ;
; 2.896 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.129      ;
; 2.905 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.139      ;
; 2.918 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.151      ;
; 2.935 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.168      ;
; 2.937 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.170      ;
; 2.943 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.177      ;
; 2.943 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.177      ;
; 2.943 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.177      ;
; 2.943 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.177      ;
; 2.943 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.177      ;
; 2.943 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.177      ;
; 2.943 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.177      ;
; 2.943 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.177      ;
; 2.967 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.200      ;
; 2.973 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.207      ;
; 3.011 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.244      ;
; 3.056 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.290      ;
; 3.093 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.326      ;
; 3.109 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.342      ;
; 3.109 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.344      ;
; 3.109 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.344      ;
; 3.109 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.344      ;
; 3.109 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.344      ;
; 3.109 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.344      ;
; 3.109 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.344      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 15.608 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 4.319      ;
; 15.608 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 4.319      ;
; 15.608 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 4.319      ;
; 15.608 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 4.319      ;
; 15.609 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[29] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.071     ; 4.319      ;
; 15.609 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 4.318      ;
; 15.609 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 4.318      ;
; 15.609 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 4.318      ;
; 15.609 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 4.318      ;
; 15.609 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 4.318      ;
; 15.609 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 4.318      ;
; 15.626 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[26] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 4.313      ;
; 15.626 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[28] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 4.313      ;
; 15.626 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[30] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 4.313      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[1]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[2]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[4]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[5]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[6]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[7]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[8]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[9]                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[10]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[11]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[12]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[13]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[14]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[15]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[16]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.828 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[17]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.220     ; 3.743      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[4]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[5]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[6]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[7]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[8]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[9]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[10]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[11]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[12]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[13]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[14]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[15]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[16]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[17]                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[0]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[1]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[2]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[3]                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.215     ; 3.747      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[1]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[2]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[4]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[5]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[6]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[7]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[8]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[9]~_Duplicate_1                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[10]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[11]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[12]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[13]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[14]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[15]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[16]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[17]~_Duplicate_1                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.217     ; 3.745      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[0]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[1]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[2]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[3]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[4]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[5]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[6]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[7]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[8]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[9]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[10]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[11]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[12]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[13]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[14]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[15]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[16]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[17]                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.222     ; 3.740      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[18]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[19]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[20]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[21]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[22]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[23]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[24]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[25]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[26]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[27]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[28]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[29]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[30]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
; 15.829 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[31]                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.216     ; 3.746      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.541      ; 3.964      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.541      ; 3.964      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.538      ; 3.961      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.538      ; 3.961      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.538      ; 3.961      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.538      ; 3.961      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.538      ; 3.961      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.538      ; 3.961      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.538      ; 3.961      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.538      ; 3.961      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.541      ; 3.964      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.541      ; 3.964      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.541      ; 3.964      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.541      ; 3.964      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.538      ; 3.961      ;
; 18.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.541      ; 3.964      ;
; 18.577 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.542      ; 3.964      ;
; 18.577 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.542      ; 3.964      ;
; 18.577 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.542      ; 3.964      ;
; 18.577 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.542      ; 3.964      ;
; 18.577 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.542      ; 3.964      ;
; 18.577 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.542      ; 3.964      ;
; 18.577 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.542      ; 3.964      ;
; 18.577 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.542      ; 3.964      ;
; 18.577 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.542      ; 3.964      ;
; 18.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.533      ; 3.946      ;
; 18.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.531      ; 3.944      ;
; 18.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.532      ; 3.945      ;
; 18.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.531      ; 3.944      ;
; 18.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.533      ; 3.946      ;
; 18.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.533      ; 3.946      ;
; 18.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.533      ; 3.946      ;
; 18.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.533      ; 3.946      ;
; 18.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.531      ; 3.944      ;
; 18.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.533      ; 3.946      ;
; 18.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.533      ; 3.946      ;
; 18.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.533      ; 3.946      ;
; 18.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.533      ; 3.946      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.332 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.910      ;
; 48.332 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.910      ;
; 48.519 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.737      ;
; 97.616 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.331      ;
; 97.998 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.941      ;
; 97.998 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.941      ;
; 97.998 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.941      ;
; 97.998 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.941      ;
; 97.998 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.941      ;
; 98.022 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.916      ;
; 98.022 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.916      ;
; 98.022 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.916      ;
; 98.022 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.916      ;
; 98.022 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.916      ;
; 98.022 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.916      ;
; 98.022 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.916      ;
; 98.022 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.916      ;
; 98.023 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.910      ;
; 98.023 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.910      ;
; 98.023 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.910      ;
; 98.023 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.910      ;
; 98.023 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.910      ;
; 98.023 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.910      ;
; 98.023 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.910      ;
; 98.023 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.910      ;
; 98.023 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.910      ;
; 98.023 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.910      ;
; 98.023 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.910      ;
; 98.023 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.910      ;
; 98.023 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.910      ;
; 98.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.909      ;
; 98.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.909      ;
; 98.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.909      ;
; 98.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.909      ;
; 98.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.909      ;
; 98.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.909      ;
; 98.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.909      ;
; 98.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.909      ;
; 98.026 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.909      ;
; 98.031 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.903      ;
; 98.031 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.903      ;
; 98.031 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.903      ;
; 98.031 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.903      ;
; 98.031 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.903      ;
; 98.039 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.896      ;
; 98.039 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.896      ;
; 98.039 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.896      ;
; 98.039 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.896      ;
; 98.039 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.896      ;
; 98.039 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.896      ;
; 98.202 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.733      ;
; 98.202 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.733      ;
; 98.202 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.733      ;
; 98.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.685      ;
; 98.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.685      ;
; 98.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.685      ;
; 98.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.685      ;
; 98.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.685      ;
; 98.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.685      ;
; 98.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.685      ;
; 98.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.685      ;
; 98.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.685      ;
; 98.251 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.685      ;
; 98.293 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.642      ;
; 98.293 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.642      ;
; 98.315 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.620      ;
; 98.315 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.620      ;
; 98.315 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.620      ;
; 98.315 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.620      ;
; 98.315 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.620      ;
; 98.315 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.620      ;
; 98.315 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.620      ;
; 98.502 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.435      ;
; 98.502 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.435      ;
; 98.502 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.435      ;
; 98.502 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.435      ;
; 98.502 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.435      ;
; 98.502 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.435      ;
; 98.502 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.435      ;
; 98.502 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.435      ;
; 98.502 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.435      ;
; 98.502 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.435      ;
; 98.610 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.326      ;
; 98.610 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.326      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 996.723 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[11]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.198      ;
; 996.723 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[18]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.198      ;
; 996.723 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.198      ;
; 996.723 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.198      ;
; 996.723 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.198      ;
; 996.745 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 3.166      ;
; 996.745 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 3.166      ;
; 996.745 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 3.166      ;
; 996.781 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[6]                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.146      ;
; 996.781 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[8]                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.146      ;
; 996.781 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.146      ;
; 996.782 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|av_readdata_pre[0]                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.073     ; 3.144      ;
; 996.782 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.073     ; 3.144      ;
; 996.782 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.073     ; 3.144      ;
; 996.789 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[24]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.132      ;
; 996.789 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.132      ;
; 996.800 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.136      ;
; 996.800 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.136      ;
; 996.800 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.136      ;
; 996.800 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.136      ;
; 996.800 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.136      ;
; 996.800 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.136      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[29]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM133                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; 0.266      ; 3.132      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; 0.266      ; 3.132      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; 0.266      ; 3.132      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[23]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[10]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[12]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; 0.266      ; 3.132      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[21]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[31]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[2]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[3]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[9]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[19]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[24]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[26]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM23                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[13]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[18]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[22]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[29]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM21                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM83_OTERM355                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM27                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM31                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM25_OTERM345                                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.780      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[27]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[28]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[31]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[19]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[18]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[21]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[20]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[22]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[23]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.133 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[2]                                                                                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.082     ; 2.784      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 2.777      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 2.777      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[30]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.770      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 2.771      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM135                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 2.776      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM141                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 2.776      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM115                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.085     ; 2.780      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM113                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.085     ; 2.780      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM111                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.085     ; 2.780      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM119                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 2.771      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM121                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.770      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM123                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.770      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[10]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.085     ; 2.780      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[26]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 2.777      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[26]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 2.771      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 2.772      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[30]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 2.777      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM117_OTERM601                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.085     ; 2.780      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM125_OTERM597                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 2.771      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM75_OTERM365                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.770      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.770      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM101_OTERM347                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 2.776      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 2.777      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.095     ; 2.770      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 2.776      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.093     ; 2.772      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM137                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 2.776      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM497_OTERM543                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 2.776      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM497_OTERM545                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 2.776      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.777      ; 3.746      ;
; 0.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.776      ; 3.745      ;
; 0.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.777      ; 3.746      ;
; 0.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.777      ; 3.746      ;
; 0.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.777      ; 3.746      ;
; 0.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.777      ; 3.746      ;
; 0.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.777      ; 3.746      ;
; 0.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.777      ; 3.746      ;
; 0.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.777      ; 3.746      ;
; 0.778 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.777      ; 3.746      ;
; 0.779 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.775      ; 3.745      ;
; 0.779 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.775      ; 3.745      ;
; 0.779 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.775      ; 3.745      ;
; 0.789 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.783      ; 3.763      ;
; 0.789 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.783      ; 3.763      ;
; 0.789 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.783      ; 3.763      ;
; 0.789 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.783      ; 3.763      ;
; 0.789 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.783      ; 3.763      ;
; 0.789 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.783      ; 3.763      ;
; 0.789 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.783      ; 3.763      ;
; 0.789 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.783      ; 3.763      ;
; 0.789 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.783      ; 3.763      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.786      ; 3.767      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.970  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.204      ;
; 0.970  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.204      ;
; 1.092  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.327      ;
; 1.092  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.327      ;
; 1.092  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.327      ;
; 1.092  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.327      ;
; 1.092  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.327      ;
; 1.092  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.327      ;
; 1.092  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.327      ;
; 1.092  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.327      ;
; 1.092  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.327      ;
; 1.092  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.327      ;
; 1.316  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.551      ;
; 1.316  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.551      ;
; 1.316  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.551      ;
; 1.316  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.551      ;
; 1.316  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.551      ;
; 1.316  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.551      ;
; 1.316  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.551      ;
; 1.328  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.562      ;
; 1.328  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.562      ;
; 1.347  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.582      ;
; 1.347  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.582      ;
; 1.347  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.582      ;
; 1.347  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.582      ;
; 1.347  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.582      ;
; 1.347  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.582      ;
; 1.347  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.582      ;
; 1.347  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.582      ;
; 1.347  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.582      ;
; 1.347  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.582      ;
; 1.399  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.634      ;
; 1.399  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.634      ;
; 1.399  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.634      ;
; 1.571  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.805      ;
; 1.571  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.805      ;
; 1.571  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.805      ;
; 1.571  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.805      ;
; 1.571  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.805      ;
; 1.571  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.805      ;
; 1.581  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.814      ;
; 1.581  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.814      ;
; 1.581  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.814      ;
; 1.581  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.814      ;
; 1.581  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.814      ;
; 1.591  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.828      ;
; 1.591  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.828      ;
; 1.591  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.828      ;
; 1.591  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.828      ;
; 1.591  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.828      ;
; 1.591  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.828      ;
; 1.591  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.828      ;
; 1.591  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.828      ;
; 1.595  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.827      ;
; 1.595  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.827      ;
; 1.595  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.827      ;
; 1.595  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.827      ;
; 1.595  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.827      ;
; 1.595  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.827      ;
; 1.595  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.827      ;
; 1.595  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.827      ;
; 1.595  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.827      ;
; 1.595  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.827      ;
; 1.595  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.827      ;
; 1.595  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.827      ;
; 1.595  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.827      ;
; 1.596  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.830      ;
; 1.596  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.830      ;
; 1.596  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.830      ;
; 1.596  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.830      ;
; 1.596  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.830      ;
; 1.596  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.830      ;
; 1.596  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.830      ;
; 1.596  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.830      ;
; 1.596  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.830      ;
; 1.621  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.859      ;
; 1.621  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.859      ;
; 1.621  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.859      ;
; 1.621  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.859      ;
; 1.621  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.859      ;
; 1.903  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.148      ;
; 51.051 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.389      ; 1.631      ;
; 51.260 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.376      ; 1.827      ;
; 51.260 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.376      ; 1.827      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.289 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM37_OTERM339                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 1.962      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM43                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM41                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM69_OTERM359                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM45_OTERM609                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM495                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM69_OTERM357_OTERM639                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.632      ;
; 1.383 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.638      ;
; 1.383 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.638      ;
; 1.383 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.638      ;
; 1.383 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.638      ;
; 1.383 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.638      ;
; 1.383 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.638      ;
; 1.383 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.638      ;
; 1.383 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM69_OTERM357_OTERM637                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.638      ;
; 1.664 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.915      ;
; 1.664 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.915      ;
; 1.664 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]_OTERM93                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.915      ;
; 1.664 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM65                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.915      ;
; 1.664 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM63                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.915      ;
; 1.664 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM67                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.915      ;
; 1.664 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.915      ;
; 1.670 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM35                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 1.936      ;
; 1.670 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM493                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 1.936      ;
; 1.670 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 1.936      ;
; 1.670 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 1.936      ;
; 1.670 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 1.936      ;
; 1.670 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 1.936      ;
; 1.707 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]_OTERM103                                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.962      ;
; 1.707 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM37_OTERM337_OTERM533                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.962      ;
; 1.707 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM37_OTERM337_OTERM531                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.962      ;
; 1.707 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.962      ;
; 1.707 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.962      ;
; 1.707 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM33                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.962      ;
; 1.707 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM39                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.962      ;
; 1.707 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM49                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.962      ;
; 1.707 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM37_OTERM337_OTERM535                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 1.962      ;
; 1.927 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 2.597      ;
; 1.927 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 2.597      ;
; 1.927 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM7_OTERM611                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 2.597      ;
; 1.928 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM3                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 2.598      ;
; 1.928 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM505                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 2.598      ;
; 1.942 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 2.598      ;
; 1.942 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 2.598      ;
; 1.942 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 2.598      ;
; 1.946 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.593      ;
; 1.946 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.593      ;
; 1.946 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.593      ;
; 1.946 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.593      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM143                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.591      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.591      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|waitrequest_OTERM131                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.591      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.591      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.591      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.591      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.591      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.591      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.591      ;
; 1.951 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.467      ; 2.589      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.595      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.595      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.595      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.595      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.595      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.595      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.595      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.595      ;
; 1.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 2.594      ;
; 1.957 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 2.594      ;
; 1.958 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM91_OTERM373                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 2.590      ;
; 1.958 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 2.590      ;
; 1.958 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 2.590      ;
; 1.958 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 2.590      ;
; 1.965 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 2.599      ;
; 1.965 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 2.599      ;
; 1.975 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[2]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 2.587      ;
; 1.975 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[12]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 2.587      ;
; 1.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[27]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 2.588      ;
; 1.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 2.588      ;
; 1.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 2.588      ;
; 1.982 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.593      ;
; 1.982 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.593      ;
; 1.982 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.593      ;
; 1.982 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.593      ;
; 1.982 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.593      ;
; 1.982 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.593      ;
; 1.982 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.593      ;
; 1.982 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.593      ;
; 1.982 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.593      ;
; 1.982 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.593      ;
; 1.982 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.593      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.939 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.465      ; 2.575      ;
; 1.939 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.465      ; 2.575      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM153                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM155                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[9]_OTERM149 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.077      ; 2.575      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[0]_OTERM185                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[7]_OTERM165                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[6]_OTERM167                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[8]_OTERM157                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[5]_OTERM169                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[1]_OTERM193                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[4]_OTERM173                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[3]_OTERM175                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[2]_OTERM171                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[10]_OTERM161                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM151                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[12]_OTERM159                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[9]_OTERM163                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 2.576      ;
; 2.329 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[2]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.074      ; 2.574      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[0]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.574      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[1]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.574      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[5]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.574      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[6]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.574      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.574      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.574      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.574      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.574      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.574      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.574      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.574      ;
; 2.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.069      ; 2.574      ;
; 2.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_shift_empty                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.573      ;
; 2.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|do_load_shifter                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.573      ;
; 2.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.573      ;
; 2.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.068      ; 2.574      ;
; 2.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_clk_en                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.573      ;
; 2.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|pre_txd                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.573      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[1]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.591      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|read_latency_shift_reg[0]                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.591      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[0]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[7]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.591      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[7]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[1]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[2]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[3]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[4]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[6]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.591      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.591      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|waitrequest_reset_override                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.591      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[5]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[6]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[7]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.591      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.591      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[3]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.591      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.591      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[2]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[3]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[4]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|cts_status_bit                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.583      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.591      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[0]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.591      ;
; 2.339 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.081      ; 2.591      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 2.582      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[8]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 2.582      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|irq                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 2.582      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.584      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.584      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.584      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.584      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.584      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[9]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.577      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.584      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[8]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 2.582      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[10]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.584      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[11]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.584      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[12]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.077      ; 2.588      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[0]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.577      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[9]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 2.582      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[2]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 2.582      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 2.582      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[1]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 2.582      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 2.582      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[8]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 2.582      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 2.583      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 2.583      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[6]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 2.583      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[7]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 2.583      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[0]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 2.583      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[7]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.577      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.584      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[10]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.584      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[11]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.584      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[12]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.584      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[5]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.073      ; 2.584      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_overrun                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 2.583      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 2.582      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[3]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 2.583      ;
; 2.340 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[4]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 2.583      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'                                                                                                               ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------+
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[18]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[19]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[20]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[21]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[22]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[23]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[24]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[25]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[26]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[27]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[28]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[29]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[30]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[31]                    ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[0]~_Duplicate_1        ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[10]~_Duplicate_1       ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[11]~_Duplicate_1       ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[12]~_Duplicate_1       ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[13]~_Duplicate_1       ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[14]~_Duplicate_1       ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[15]~_Duplicate_1       ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[16]~_Duplicate_1       ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[17]~_Duplicate_1       ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[1]~_Duplicate_1        ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[2]~_Duplicate_1        ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[3]~_Duplicate_1        ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[4]~_Duplicate_1        ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[5]~_Duplicate_1        ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[6]~_Duplicate_1        ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[7]~_Duplicate_1        ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[8]~_Duplicate_1        ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[9]~_Duplicate_1        ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[0]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[10]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[11]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[12]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[13]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[14]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[15]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[16]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[17]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[1]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[2]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[3]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[4]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[5]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[6]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[7]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[8]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[9]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[0]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[10]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[11]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[12]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[13]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[14]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[15]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[16]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[17]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[1]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[2]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[3]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[4]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[5]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[6]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[7]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[8]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[9]                     ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[18]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[19]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[20]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[21]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[22]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[23]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[24]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[25]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[26]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[27]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[28]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[29]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[30]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[31]                    ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[0]  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[10] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[11] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[12] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[13] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[14] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[15] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[16] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[17] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[18] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[19] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[1]  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[20] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[21] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[22] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[23] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[24] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[25] ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.484 ; 49.702       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ;
; 49.484 ; 49.702       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                   ;
; 49.484 ; 49.702       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                  ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                               ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                          ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                                                                                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                 ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                   ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                                              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                                              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                                              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ;
; 49.529 ; 49.715       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.529 ; 49.715       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.529 ; 49.715       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.529 ; 49.715       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.529 ; 49.715       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.529 ; 49.715       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.529 ; 49.715       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                               ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.694 ; 499.912      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ;
; 499.694 ; 499.912      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ;
; 499.694 ; 499.912      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[27]                                                                  ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                          ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                          ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                           ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                          ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                          ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                          ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                          ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                          ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                           ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                           ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                          ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                          ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                          ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                          ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                           ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ;
; 499.698 ; 499.916      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[12]                                                                                                                      ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[2]                                                                                                                       ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                          ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                          ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                           ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                           ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM7_OTERM611                                       ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM505                                               ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM3                                                ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM37_OTERM339                                               ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM91_OTERM373                                                                                                 ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                          ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                           ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                           ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                           ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[16]                                                                                                                      ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[3]                                                                                                                       ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377                           ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369                           ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 499.709 ; 499.927      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                          ;
; 499.714 ; 499.932      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ;
; 499.714 ; 499.932      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ;
; 499.714 ; 499.932      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ;
; 499.714 ; 499.932      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ;
; 499.714 ; 499.932      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ;
; 499.714 ; 499.932      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ;
; 499.714 ; 499.932      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ;
; 499.714 ; 499.932      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM143                                                   ;
; 499.714 ; 499.932      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|waitrequest_OTERM131                                                                                                              ;
; 499.717 ; 499.935      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'st_clk'                                                                                                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 499999.753 ; 499999.971   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.753 ; 499999.971   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.753 ; 499999.971   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.753 ; 499999.971   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.753 ; 499999.971   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.753 ; 499999.971   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.753 ; 499999.971   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.753 ; 499999.971   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.753 ; 499999.971   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.754 ; 499999.972   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.757 ; 499999.975   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.757 ; 499999.975   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.757 ; 499999.975   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.757 ; 499999.975   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.757 ; 499999.975   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.757 ; 499999.975   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.757 ; 499999.975   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.757 ; 499999.975   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.757 ; 499999.975   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.758 ; 499999.976   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.758 ; 499999.976   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.758 ; 499999.976   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.758 ; 499999.976   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.838 ; 500000.024   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.838 ; 500000.024   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.838 ; 500000.024   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.838 ; 500000.024   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.838 ; 500000.024   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.838 ; 500000.024   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.838 ; 500000.024   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.838 ; 500000.024   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.838 ; 500000.024   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.838 ; 500000.024   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.838 ; 500000.024   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.838 ; 500000.024   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.838 ; 500000.024   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.841 ; 500000.027   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.842 ; 500000.028   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.842 ; 500000.028   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.842 ; 500000.028   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.842 ; 500000.028   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.842 ; 500000.028   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.842 ; 500000.028   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.842 ; 500000.028   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.842 ; 500000.028   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.842 ; 500000.028   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.984 ; 499999.984   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[0]|clk                                         ;
; 499999.984 ; 499999.984   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[1]|clk                                         ;
; 499999.984 ; 499999.984   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[2]|clk                                         ;
; 499999.984 ; 499999.984   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[3]|clk                                         ;
; 499999.985 ; 499999.985   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2|clk                            ;
; 499999.985 ; 499999.985   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1|clk                          ;
; 499999.985 ; 499999.985   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2|clk                          ;
; 499999.985 ; 499999.985   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3|clk                          ;
; 499999.985 ; 499999.985   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4|clk                          ;
; 499999.985 ; 499999.985   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[0]|clk                               ;
; 499999.985 ; 499999.985   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[1]|clk                               ;
; 499999.985 ; 499999.985   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[2]|clk                               ;
; 499999.985 ; 499999.985   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[3]|clk                               ;
; 499999.988 ; 499999.988   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1|clk                            ;
; 499999.988 ; 499999.988   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3|clk                            ;
; 499999.988 ; 499999.988   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4|clk                            ;
; 499999.988 ; 499999.988   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1|clk                            ;
; 499999.988 ; 499999.988   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2|clk                            ;
; 499999.988 ; 499999.988   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3|clk                            ;
; 499999.988 ; 499999.988   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4|clk                            ;
; 499999.988 ; 499999.988   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[0]|clk                                     ;
; 499999.988 ; 499999.988   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[1]|clk                                     ;
; 499999.988 ; 499999.988   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[2]|clk                                     ;
; 499999.988 ; 499999.988   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[3]|clk                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 2.476  ; 2.806  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 2.095  ; 2.503  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 1.948  ; 2.287  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 1.361  ; 1.633  ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 2.158  ; 2.542  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 1.528  ; 1.895  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 1.519  ; 1.873  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 2.023  ; 2.326  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 2.128  ; 2.502  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 1.855  ; 2.224  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 2.158  ; 2.542  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 2.040  ; 2.373  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 2.050  ; 2.386  ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 2.383  ; 2.736  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 1.587  ; 1.966  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 2.180  ; 2.579  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 2.383  ; 2.727  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 1.699  ; 2.094  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 2.351  ; 2.736  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 2.043  ; 2.455  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 2.046  ; 2.374  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 2.003  ; 2.391  ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 2.152  ; 2.497  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; -0.578 ; -0.368 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 1.894  ; 2.272  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.080  ; 0.266  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 2.152  ; 2.497  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.279  ; 0.387  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 1.608  ; 1.980  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.429  ; 0.595  ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 1.484  ; 1.783  ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 1.382  ; 1.654  ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 2.051  ; 2.405  ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; 1.798  ; 2.144  ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.073  ; 3.367  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 8.111  ; 8.414  ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 4.388  ; 4.710  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 4.696  ; 5.098  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 4.878  ; 5.223  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -2.057 ; -2.364 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -1.658 ; -2.031 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -1.549 ; -1.869 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -0.987 ; -1.242 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -1.135 ; -1.472 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -1.143 ; -1.493 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -1.135 ; -1.472 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -1.620 ; -1.908 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -1.669 ; -2.007 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -1.459 ; -1.809 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -1.719 ; -2.069 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -1.606 ; -1.907 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -1.619 ; -1.919 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -1.202 ; -1.564 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -1.202 ; -1.564 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -1.783 ; -2.171 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -1.968 ; -2.293 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -1.323 ; -1.706 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -1.948 ; -2.323 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -1.654 ; -2.055 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -1.658 ; -1.975 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -1.613 ; -1.991 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.869  ; 0.669  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.869  ; 0.669  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -1.497 ; -1.858 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.289  ; 0.125  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -1.743 ; -2.072 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.048  ; -0.054 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -1.222 ; -1.577 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.083 ; -0.224 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -1.119 ; -1.408 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -1.007 ; -1.262 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -1.643 ; -1.980 ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; -1.421 ; -1.755 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.009 ; -0.229 ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -2.587 ; -2.946 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -3.662 ; -3.966 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -3.971 ; -4.359 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -3.422 ; -3.727 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 8.491  ; 7.986  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 8.491  ; 7.986  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 6.392  ; 6.230  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 6.536  ; 6.319  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 6.913  ; 6.729  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 6.367  ; 6.379  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 8.261  ; 7.759  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 6.876  ; 7.083  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 6.501  ; 6.714  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 6.560  ; 6.510  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 6.278  ; 6.175  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 5.954  ; 5.833  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 5.619  ; 5.520  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 6.560  ; 6.510  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.172  ; 6.040  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.189  ; 6.065  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 6.546  ; 6.386  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 6.545  ; 6.407  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 6.896  ; 6.707  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 9.603  ; 9.070  ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 11.944 ; 12.236 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 8.350  ; 8.102  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 6.313  ; 6.204  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 6.725  ; 6.531  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 6.942  ; 6.832  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 6.504  ; 6.353  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 8.350  ; 8.102  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 7.945  ; 7.682  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 7.159  ; 7.089  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 7.931  ; 7.681  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 12.899 ; 12.740 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 7.925  ; 7.432  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 7.450  ; 7.384  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 11.405 ; 11.528 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 7.938  ; 7.806  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 5.574  ; 5.429  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 6.553  ; 6.741  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 6.815  ; 7.033  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 8.646  ; 8.453  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 8.797  ; 8.559  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 7.643  ; 7.520  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 11.801 ; 11.637 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 10.022 ; 9.880  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 10.836 ; 10.624 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 11.801 ; 11.637 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 9.358  ; 9.145  ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 6.329  ; 6.104  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 6.821  ; 6.642  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 7.858  ; 8.146  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 6.033  ; 6.152  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 7.570  ; 7.298  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 7.570  ; 7.298  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.254  ; 6.129  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 6.155  ; 6.006  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.497 ; 12.996 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 13.198 ; 13.034 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 11.908 ; 11.694 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 12.293 ; 12.081 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 13.198 ; 13.034 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 11.471 ; 11.259 ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 6.155  ; 5.995  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 8.240  ; 7.738  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 6.155  ; 5.995  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 6.293  ; 6.080  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 6.651  ; 6.471  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 6.123  ; 6.135  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 8.022  ; 7.523  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 6.615  ; 6.819  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 6.256  ; 6.465  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 5.411  ; 5.313  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 6.045  ; 5.942  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 5.733  ; 5.614  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 5.411  ; 5.313  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 6.316  ; 6.263  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 5.943  ; 5.812  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 5.959  ; 5.836  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 6.303  ; 6.145  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 6.302  ; 6.165  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 6.640  ; 6.454  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 9.310  ; 8.782  ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 7.408  ; 7.742  ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 6.078  ; 5.970  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 6.078  ; 5.970  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 6.474  ; 6.284  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 6.683  ; 6.573  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 6.262  ; 6.113  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 8.034  ; 7.792  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 7.645  ; 7.388  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 6.888  ; 6.818  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 7.632  ; 7.388  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 7.739  ; 7.452  ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 7.696  ; 7.206  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 7.171  ; 7.103  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 7.048  ; 7.245  ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 7.639  ; 7.507  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 5.370  ; 5.227  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 6.306  ; 6.491  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 6.558  ; 6.771  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 7.956  ; 7.751  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 8.477  ; 8.247  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 6.372  ; 6.236  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 7.784  ; 7.544  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 7.925  ; 7.737  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 8.354  ; 8.116  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 9.247  ; 9.117  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 7.784  ; 7.544  ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 6.094  ; 5.874  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 6.568  ; 6.391  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 7.559  ; 7.840  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 5.804  ; 5.922  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 5.927  ; 5.780  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 7.287  ; 7.021  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.022  ; 5.898  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 5.927  ; 5.780  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.160 ; 10.658 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 9.088  ; 8.854  ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 9.542  ; 9.360  ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 9.659  ; 9.426  ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 10.816 ; 10.655 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 9.088  ; 8.854  ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Enable Times                                                           ;
+---------------+--------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+--------------+--------+--------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.392  ; 7.893  ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.915  ; 5.770  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.000  ; 5.855  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.915  ; 5.770  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.138  ; 5.993  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.409  ; 6.264  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.232  ; 6.087  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.978  ; 6.833  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.210  ; 6.045  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 6.180  ; 6.015  ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 11.942 ; 11.797 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 11.942 ; 11.797 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 12.158 ; 12.013 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 12.615 ; 12.450 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 12.143 ; 11.998 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 12.905 ; 12.760 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 12.654 ; 12.509 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 12.958 ; 12.828 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 12.910 ; 12.765 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.129 ; 7.630 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.679 ; 5.534 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 5.760 ; 5.615 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.679 ; 5.534 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 5.893 ; 5.748 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.153 ; 6.008 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 5.982 ; 5.837 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.699 ; 6.554 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.000 ; 5.835 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 5.971 ; 5.806 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 6.803 ; 6.658 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 6.803 ; 6.658 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.010 ; 6.865 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.487 ; 7.322 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 6.996 ; 6.851 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.727 ; 7.582 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.486 ; 7.341 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.812 ; 7.682 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.732 ; 7.587 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 7.858     ; 8.357     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.747     ; 5.892     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 5.853     ; 5.998     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.747     ; 5.892     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 5.943     ; 6.088     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.177     ; 6.322     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.066     ; 6.211     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.713     ; 6.858     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 5.965     ; 6.130     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 5.967     ; 6.132     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 11.827    ; 11.972    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 11.827    ; 11.972    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 12.009    ; 12.154    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 12.398    ; 12.563    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 12.000    ; 12.145    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 12.698    ; 12.843    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 12.471    ; 12.616    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 12.722    ; 12.852    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 12.702    ; 12.847    ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 7.597     ; 8.096     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.511     ; 5.656     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 5.612     ; 5.757     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.511     ; 5.656     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 5.699     ; 5.844     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 5.924     ; 6.069     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 5.818     ; 5.963     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.439     ; 6.584     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 5.758     ; 5.923     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 5.760     ; 5.925     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 6.556     ; 6.701     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 6.556     ; 6.701     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 6.730     ; 6.875     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.141     ; 7.306     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 6.722     ; 6.867     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.392     ; 7.537     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.174     ; 7.319     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.449     ; 7.579     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.396     ; 7.541     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.580 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; uart_0_rxd                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.580                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.205       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.375       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.826                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.205       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.621       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.105                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.211       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.894       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.464                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.210       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.254       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.663                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.052       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.611       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.982                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.048       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.934       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 36.013                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.048       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.965       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 36.654                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.225       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.429       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_0_rxd                                                                                                                                                                ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                ; 38.039                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                         ;                        ;              ;                  ;              ;
;  uart_0_rxd                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.210       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.829       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.420                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.210       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.210       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.421                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.211       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.210       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                 ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 57.625                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                     ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.208       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.207       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.210       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.676                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.228       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.223       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.225       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.677                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.226       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.225       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.226       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                          ; 196.795                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.209       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.586       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 197.952                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.226       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.726       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.749               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.209      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.540      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.763               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.211      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.552      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.229               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.211      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 997.018      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.845               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.226      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 997.619      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 1997.186               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.804      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.382      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.205               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.808      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.397      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.476               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.224      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.252      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.477               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.035      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.442      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                     ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 13.398  ; 0.000         ;
; st_clk                       ; 18.117  ; 0.000         ;
; altera_reserved_tck          ; 48.690  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 995.275 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; CLK_FPGA_50M                 ; 0.142 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.179 ; 0.000         ;
; altera_reserved_tck          ; 0.185 ; 0.000         ;
; st_clk                       ; 0.187 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                  ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 17.411  ; 0.000         ;
; st_clk                       ; 19.076  ; 0.000         ;
; altera_reserved_tck          ; 49.331  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 998.118 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; st_clk                       ; 0.425 ; 0.000         ;
; altera_reserved_tck          ; 0.506 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.678 ; 0.000         ;
; CLK_FPGA_50M                 ; 1.117 ; 0.000         ;
+------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+------------------------------+------------+---------------+
; Clock                        ; Slack      ; End Point TNS ;
+------------------------------+------------+---------------+
; CLK_FPGA_50M                 ; 9.203      ; 0.000         ;
; altera_reserved_tck          ; 49.313     ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 499.782    ; 0.000         ;
; st_clk                       ; 499999.756 ; 0.000         ;
+------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_FPGA_50M'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 13.398 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[31] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.546      ;
; 13.495 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[30] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.449      ;
; 13.559 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[29] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.385      ;
; 13.563 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[28] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.043     ; 6.381      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.367      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.385      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.385      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.385      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.385      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.385      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.385      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.385      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.366      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.366      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.366      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.366      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.366      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.366      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[11]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 6.366      ;
; 13.576 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.382      ;
; 13.576 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.382      ;
; 13.576 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.382      ;
; 13.576 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.382      ;
; 13.576 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.382      ;
; 13.576 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.382      ;
; 13.576 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[31]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.382      ;
; 13.577 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.381      ;
; 13.577 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.381      ;
; 13.577 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.381      ;
; 13.577 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.381      ;
; 13.577 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.381      ;
; 13.577 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.381      ;
; 13.577 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[30]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.381      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.377      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.377      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.377      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.377      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.377      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.377      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[22]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[24]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.375      ;
; 13.581 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[26]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.377      ;
; 13.582 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.374      ;
; 13.582 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.374      ;
; 13.582 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.374      ;
; 13.582 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.374      ;
; 13.582 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.374      ;
; 13.582 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.374      ;
; 13.582 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[18]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.374      ;
; 13.587 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.369      ;
; 13.587 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.369      ;
; 13.587 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.369      ;
; 13.587 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.369      ;
; 13.587 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.369      ;
; 13.587 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.369      ;
; 13.587 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[23]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 6.369      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.363      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.363      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.363      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.363      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.363      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.363      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[28]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.363      ;
; 13.596 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.362      ;
; 13.596 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.362      ;
; 13.596 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.362      ;
; 13.596 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.362      ;
; 13.596 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.362      ;
; 13.596 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.362      ;
; 13.596 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.362      ;
; 13.596 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.362      ;
; 13.596 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.362      ;
; 13.596 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[29]                               ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.029     ; 6.362      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'st_clk'                                                                                                                                                                                                                   ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.117     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.436      ; 3.306      ;
; 18.191     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.436      ; 3.232      ;
; 18.253     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.438      ; 3.172      ;
; 18.288     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.441      ; 3.140      ;
; 18.327     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.436      ; 3.096      ;
; 18.341     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.441      ; 3.087      ;
; 18.498     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.917      ;
; 18.506     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.909      ;
; 18.523     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.441      ; 2.905      ;
; 18.525     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.890      ;
; 18.595     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.820      ;
; 18.694     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.436      ; 2.729      ;
; 18.734     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.681      ;
; 18.734     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.681      ;
; 18.734     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.681      ;
; 18.734     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.681      ;
; 18.748     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.436      ; 2.675      ;
; 18.820     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.436      ; 2.603      ;
; 18.825     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.436      ; 2.598      ;
; 18.825     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.437      ; 2.599      ;
; 18.841     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.436      ; 2.582      ;
; 18.870     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.437      ; 2.554      ;
; 18.885     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.437      ; 2.539      ;
; 18.894     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.437      ; 2.530      ;
; 18.900     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.437      ; 2.524      ;
; 18.914     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.436      ; 2.509      ;
; 18.918     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.436      ; 2.505      ;
; 18.922     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.437      ; 2.502      ;
; 18.922     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.493      ;
; 18.924     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.440      ; 2.503      ;
; 18.941     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.440      ; 2.486      ;
; 18.949     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.441      ; 2.479      ;
; 18.952     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.440      ; 2.475      ;
; 18.956     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.433      ; 2.464      ;
; 18.977     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.437      ; 2.447      ;
; 18.981     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.436      ; 2.442      ;
; 18.998     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.433      ; 2.422      ;
; 18.999     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.437      ; 2.425      ;
; 19.020     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.433      ; 2.400      ;
; 19.047     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.437      ; 2.377      ;
; 19.053     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.436      ; 2.370      ;
; 19.058     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.441      ; 2.370      ;
; 19.065     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.436      ; 2.358      ;
; 19.082     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.441      ; 2.346      ;
; 19.094     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.441      ; 2.334      ;
; 19.160     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.441      ; 2.268      ;
; 19.295     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.433      ; 2.125      ;
; 19.321     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.441      ; 2.107      ;
; 999996.941 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 3.001      ;
; 999996.975 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.967      ;
; 999997.041 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.904      ;
; 999997.055 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.890      ;
; 999997.114 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.831      ;
; 999997.144 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.798      ;
; 999997.201 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.744      ;
; 999997.209 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.736      ;
; 999997.215 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.730      ;
; 999997.241 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.704      ;
; 999997.270 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.675      ;
; 999997.283 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.659      ;
; 999997.290 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.655      ;
; 999997.297 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.648      ;
; 999997.330 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.612      ;
; 999997.330 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.612      ;
; 999997.332 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.610      ;
; 999997.345 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.600      ;
; 999997.347 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.598      ;
; 999997.371 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.028     ; 2.578      ;
; 999997.383 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.562      ;
; 999997.392 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.553      ;
; 999997.398 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.032     ; 2.547      ;
; 999997.445 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.497      ;
; 999997.449 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.028     ; 2.500      ;
; 999997.460 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.028     ; 2.489      ;
; 999997.553 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.028     ; 2.396      ;
; 999997.576 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.365      ;
; 999997.599 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.028     ; 2.350      ;
; 999997.611 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.331      ;
; 999997.641 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.301      ;
; 999997.654 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.288      ;
; 999997.677 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.265      ;
; 999997.683 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.259      ;
; 999997.702 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.044     ; 2.231      ;
; 999997.726 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.215      ;
; 999997.740 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.201      ;
; 999997.788 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.153      ;
; 999997.819 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.122      ;
; 999997.824 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.117      ;
; 999997.824 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.117      ;
; 999997.874 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.067      ;
; 999997.874 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.067      ;
; 999997.908 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.033      ;
; 999997.910 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.031      ;
; 999997.956 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.985      ;
; 999997.961 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.980      ;
; 999997.963 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.978      ;
; 999997.969 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.972      ;
; 999997.981 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.960      ;
; 999997.988 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.953      ;
; 999998.011 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.930      ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.690 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.740      ;
; 48.699 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.724      ;
; 48.704 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.718      ;
; 48.719 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.704      ;
; 48.810 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.622      ;
; 48.830 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.593      ;
; 48.830 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.593      ;
; 48.962 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.462      ;
; 49.039 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.390      ;
; 49.063 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.360      ;
; 49.157 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.265      ;
; 49.176 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.246      ;
; 49.581 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.850      ;
; 49.585 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.846      ;
; 49.591 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.839      ;
; 50.041 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.384      ;
; 97.583 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.349      ;
; 97.587 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.345      ;
; 97.595 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.337      ;
; 97.601 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.331      ;
; 97.602 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.330      ;
; 97.603 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.329      ;
; 97.605 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.327      ;
; 97.635 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.305      ;
; 97.639 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.301      ;
; 97.647 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.293      ;
; 97.653 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.287      ;
; 97.654 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.286      ;
; 97.655 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.285      ;
; 97.657 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.283      ;
; 97.727 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.212      ;
; 97.730 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.209      ;
; 97.735 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.204      ;
; 97.745 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.193      ;
; 97.745 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.193      ;
; 97.750 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.189      ;
; 97.751 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.188      ;
; 97.751 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.188      ;
; 97.751 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.188      ;
; 97.751 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.188      ;
; 97.751 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.188      ;
; 97.751 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.188      ;
; 97.751 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.188      ;
; 97.758 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.174      ;
; 97.763 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.169      ;
; 97.764 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.168      ;
; 97.766 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.166      ;
; 97.785 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.146      ;
; 97.785 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.146      ;
; 97.810 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.130      ;
; 97.815 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.125      ;
; 97.816 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.124      ;
; 97.818 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.122      ;
; 97.837 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.102      ;
; 97.837 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.102      ;
; 97.872 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.087      ;
; 97.872 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.087      ;
; 97.872 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.087      ;
; 97.872 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.087      ;
; 97.872 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.087      ;
; 97.883 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.077      ;
; 97.883 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.077      ;
; 97.883 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.077      ;
; 97.883 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.077      ;
; 97.883 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.077      ;
; 97.894 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.066      ;
; 97.942 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.019      ;
; 97.942 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.019      ;
; 97.942 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.019      ;
; 97.942 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.019      ;
; 97.942 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.019      ;
; 97.942 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.019      ;
; 97.942 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.019      ;
; 98.003 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.948      ;
; 98.003 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.948      ;
; 98.003 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.948      ;
; 98.003 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.948      ;
; 98.011 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.943      ;
; 98.011 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.943      ;
; 98.011 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.943      ;
; 98.011 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.943      ;
; 98.011 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.943      ;
; 98.011 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.943      ;
; 98.011 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.943      ;
; 98.033 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.919      ;
; 98.033 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.919      ;
; 98.033 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.919      ;
; 98.033 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.919      ;
; 98.033 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.919      ;
; 98.045 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.910      ;
; 98.058 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.901      ;
; 98.058 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.901      ;
; 98.058 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.901      ;
; 98.058 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.901      ;
; 98.058 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.897      ;
; 98.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.899      ;
; 98.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.899      ;
; 98.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.899      ;
; 98.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.899      ;
; 98.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.899      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 995.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.474      ;
; 995.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.474      ;
; 995.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.474      ;
; 995.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.474      ;
; 995.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.474      ;
; 995.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.474      ;
; 995.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.474      ;
; 995.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.474      ;
; 995.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.474      ;
; 995.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.474      ;
; 995.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.474      ;
; 995.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.474      ;
; 995.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 4.474      ;
; 995.366 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.247     ; 4.374      ;
; 995.366 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.247     ; 4.374      ;
; 995.400 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.232     ; 4.355      ;
; 995.570 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM91_OTERM373                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.223     ; 4.194      ;
; 995.570 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM91_OTERM373                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.223     ; 4.194      ;
; 995.570 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM91_OTERM373                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.223     ; 4.194      ;
; 995.657 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 4.095      ;
; 995.657 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 4.095      ;
; 995.657 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 4.095      ;
; 995.726 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[7]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.232     ; 4.029      ;
; 995.726 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[20]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.232     ; 4.029      ;
; 995.733 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[10]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 4.012      ;
; 995.733 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[31]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 4.012      ;
; 995.733 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[3]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 4.012      ;
; 995.733 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[9]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 4.012      ;
; 995.733 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[24]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 4.012      ;
; 995.733 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[22]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 4.012      ;
; 995.735 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[0]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.015      ;
; 995.735 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[6]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.015      ;
; 995.735 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[1]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.015      ;
; 995.735 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[5]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.015      ;
; 995.735 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[25]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.015      ;
; 995.735 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[30]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.015      ;
; 995.735 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[27]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.015      ;
; 995.748 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[17]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.002      ;
; 995.748 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[5]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.002      ;
; 995.748 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[0]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.002      ;
; 995.748 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[7]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.002      ;
; 995.748 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[6]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.002      ;
; 995.748 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[15]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.002      ;
; 995.748 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[13]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.002      ;
; 995.748 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[12]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 4.002      ;
; 995.764 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.986      ;
; 995.767 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[27]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 3.978      ;
; 995.767 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[28]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 3.978      ;
; 995.767 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[31]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 3.978      ;
; 995.767 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[19]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 3.978      ;
; 995.767 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[18]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 3.978      ;
; 995.767 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[21]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 3.978      ;
; 995.767 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[20]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 3.978      ;
; 995.767 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[22]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 3.978      ;
; 995.767 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[23]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 3.978      ;
; 995.767 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[2]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 3.978      ;
; 995.770 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[26]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.980      ;
; 995.770 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[25]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.980      ;
; 995.770 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[24]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.980      ;
; 995.770 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[29]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.980      ;
; 995.770 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[30]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.980      ;
; 995.770 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[3]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.980      ;
; 995.772 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 3.977      ;
; 995.772 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 3.977      ;
; 995.772 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 3.977      ;
; 995.772 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 3.977      ;
; 995.772 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 3.977      ;
; 995.772 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 3.977      ;
; 995.772 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 3.977      ;
; 995.772 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 3.977      ;
; 995.772 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 3.977      ;
; 995.772 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 3.977      ;
; 995.772 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 3.977      ;
; 995.772 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 3.977      ;
; 995.772 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.238     ; 3.977      ;
; 995.774 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 3.978      ;
; 995.774 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 3.978      ;
; 995.774 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 3.978      ;
; 995.774 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 3.978      ;
; 995.774 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.235     ; 3.978      ;
; 995.847 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[11]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.903      ;
; 995.847 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[16]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.903      ;
; 995.847 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[28]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.903      ;
; 995.847 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[4]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.903      ;
; 995.847 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[8]                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.903      ;
; 995.847 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[15]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.903      ;
; 995.847 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[14]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.903      ;
; 995.847 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[17]                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.903      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[16]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.888      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[4]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.888      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[1]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.888      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[14]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.888      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[10]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.888      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[11]                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.888      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[8]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.888      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[9]                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.888      ;
; 995.863 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.247     ; 3.877      ;
; 995.863 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.247     ; 3.877      ;
; 995.875 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.237     ; 3.875      ;
; 995.893 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.242     ; 3.852      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.142 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.472      ;
; 0.146 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.476      ;
; 0.147 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.223      ; 0.474      ;
; 0.151 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.480      ;
; 0.152 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.483      ;
; 0.154 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.476      ;
; 0.155 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.219      ; 0.478      ;
; 0.155 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.477      ;
; 0.156 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.486      ;
; 0.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 0.501      ;
; 0.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.487      ;
; 0.158 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.480      ;
; 0.158 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.489      ;
; 0.159 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.481      ;
; 0.159 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.481      ;
; 0.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.219      ; 0.483      ;
; 0.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.491      ;
; 0.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 0.504      ;
; 0.161 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.489      ;
; 0.161 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.223      ; 0.488      ;
; 0.162 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.484      ;
; 0.162 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.491      ;
; 0.163 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.493      ;
; 0.163 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.492      ;
; 0.163 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.493      ;
; 0.165 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.487      ;
; 0.165 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.220      ; 0.489      ;
; 0.165 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.494      ;
; 0.166 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.496      ;
; 0.168 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.497      ;
; 0.168 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.498      ;
; 0.170 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.492      ;
; 0.171 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.223      ; 0.498      ;
; 0.171 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.223      ; 0.498      ;
; 0.172 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.494      ;
; 0.173 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.504      ;
; 0.173 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_address_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 0.517      ;
; 0.174 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.505      ;
; 0.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.499      ;
; 0.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.508      ;
; 0.179 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.502      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.502      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.217      ; 0.502      ;
; 0.185 ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_ipending_reg[3]_OTERM209                                                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|sync2_udr                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|sync2_uir                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonWr                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonWr                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonRd                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonRd                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led2|data_out                                                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led2|data_out                                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led1|data_out                                                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led1|data_out                                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_en_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_en_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|pid_cmp                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|pid_cmp                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_en_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_en_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.IDLE                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.IDLE                                                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 0.315      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|transmitting                                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|transmitting                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.179 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                              ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM43                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM43                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]_OTERM93                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]_OTERM93                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM53                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM53                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM99                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM99                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM41                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM41                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM499                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM499                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM503                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM503                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM495                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM495                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM59                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM59                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM87                                                                                                         ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM87                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                              ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM507                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM507                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM79                                                                                                         ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM79                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                   ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.197 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.321      ;
; 0.205 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.206 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.324      ;
; 0.206 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.210 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.222 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.340      ;
; 0.227 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.346      ;
; 0.228 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.347      ;
; 0.231 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.350      ;
; 0.253 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.372      ;
; 0.254 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.376      ;
; 0.258 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.263 ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.382      ;
; 0.265 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.265 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.265 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.269 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.390      ;
; 0.276 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.395      ;
; 0.279 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.282 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.400      ;
; 0.282 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.401      ;
; 0.283 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.403      ;
; 0.288 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.407      ;
; 0.290 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.412      ;
; 0.292 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.414      ;
; 0.294 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.418      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'st_clk'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.190 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.568      ; 1.862      ;
; 0.193 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.568      ; 1.865      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.568      ; 1.867      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.314      ;
; 0.222 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.581      ; 1.907      ;
; 0.265 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.581      ; 1.950      ;
; 0.280 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.573      ; 1.957      ;
; 0.283 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.402      ;
; 0.284 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.403      ;
; 0.314 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.568      ; 1.986      ;
; 0.317 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.436      ;
; 0.319 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 1.999      ;
; 0.327 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.007      ;
; 0.328 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.581      ; 2.013      ;
; 0.332 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.573      ; 2.009      ;
; 0.340 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.020      ;
; 0.343 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.581      ; 2.028      ;
; 0.369 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.049      ;
; 0.391 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.071      ;
; 0.398 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.078      ;
; 0.404 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.523      ;
; 0.405 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 0.525      ;
; 0.405 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.524      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.092      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.581      ; 2.097      ;
; 0.415 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.095      ;
; 0.422 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.568      ; 2.094      ;
; 0.429 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.581      ; 2.114      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.581      ; 2.116      ;
; 0.433 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.113      ;
; 0.436 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.580      ; 2.120      ;
; 0.438 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.580      ; 2.122      ;
; 0.448 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.128      ;
; 0.449 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.580      ; 2.133      ;
; 0.452 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.581      ; 2.137      ;
; 0.453 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.573      ; 2.130      ;
; 0.467 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.147      ;
; 0.468 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.148      ;
; 0.475 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.155      ;
; 0.481 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.161      ;
; 0.483 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.163      ;
; 0.503 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.183      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.193      ;
; 0.520 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.200      ;
; 0.528 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.573      ; 2.205      ;
; 0.591 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.271      ;
; 0.601 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.577      ; 2.282      ;
; 0.619 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.581      ; 2.304      ;
; 0.741 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.568      ; 2.413      ;
; 0.753 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.568      ; 2.425      ;
; 0.790 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.568      ; 2.462      ;
; 0.809 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.568      ; 2.481      ;
; 0.903 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.583      ;
; 0.988 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.668      ;
; 1.080 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.576      ; 2.760      ;
; 1.392 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.512      ;
; 1.403 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.523      ;
; 1.444 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.564      ;
; 1.456 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.576      ;
; 1.475 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.595      ;
; 1.481 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.602      ;
; 1.481 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.602      ;
; 1.481 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.602      ;
; 1.481 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.602      ;
; 1.481 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.602      ;
; 1.481 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.602      ;
; 1.481 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.602      ;
; 1.481 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.602      ;
; 1.510 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.630      ;
; 1.517 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.637      ;
; 1.518 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.638      ;
; 1.519 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.640      ;
; 1.519 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.640      ;
; 1.519 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.640      ;
; 1.519 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.640      ;
; 1.519 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.640      ;
; 1.519 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.640      ;
; 1.519 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.640      ;
; 1.519 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.640      ;
; 1.537 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.657      ;
; 1.541 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.661      ;
; 1.551 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.671      ;
; 1.556 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.676      ;
; 1.581 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.701      ;
; 1.581 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.701      ;
; 1.581 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.701      ;
; 1.594 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.714      ;
; 1.597 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.717      ;
; 1.604 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.725      ;
; 1.604 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.725      ;
; 1.604 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.725      ;
; 1.604 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.725      ;
; 1.604 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.725      ;
; 1.604 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.725      ;
; 1.604 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.725      ;
; 1.604 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.037      ; 1.725      ;
; 1.619 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.739      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[12]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.535      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[21]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.535      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[22]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.535      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[8]                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.535      ;
; 17.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[29]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 2.535      ;
; 17.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[1]                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.534      ;
; 17.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[5]                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.534      ;
; 17.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[6]                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.534      ;
; 17.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[7]                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.534      ;
; 17.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[15]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.534      ;
; 17.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[13]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.534      ;
; 17.426 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[26]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 2.528      ;
; 17.426 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[28]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 2.528      ;
; 17.426 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[30]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 2.528      ;
; 17.577 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.379      ;
; 17.577 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_led2_s1_translator|read_latency_shift_reg[0]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.379      ;
; 17.577 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_led1_s1_translator|wait_latency_counter[1]                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.379      ;
; 17.577 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led2|data_out                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.379      ;
; 17.577 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.379      ;
; 17.577 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_led1_s1_translator|wait_latency_counter[0]                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.379      ;
; 17.577 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.379      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.584 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.357      ;
; 17.585 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.356      ;
; 17.585 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.356      ;
; 17.585 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.356      ;
; 17.585 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.356      ;
; 17.585 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.356      ;
; 17.585 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.356      ;
; 17.585 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.356      ;
; 17.585 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.356      ;
; 17.585 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.356      ;
; 17.585 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.356      ;
; 17.585 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.356      ;
; 17.585 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.356      ;
; 17.585 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.356      ;
; 17.588 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[24]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.149      ; 2.548      ;
; 17.588 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[14]                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.149      ; 2.548      ;
; 17.590 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[27]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.350      ;
; 17.590 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[30]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.350      ;
; 17.590 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[2]_OTERM267                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.350      ;
; 17.590 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[2]_OTERM269                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.350      ;
; 17.590 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte0_data[2]_OTERM271_OTERM483                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.350      ;
; 17.590 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.350      ;
; 17.590 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[10]                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.350      ;
; 17.590 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[16]                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.350      ;
; 17.590 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[30]                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.350      ;
; 17.590 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|av_readdata_pre[4]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.350      ;
; 17.590 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[9]                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.350      ;
; 17.592 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.354      ;
; 17.592 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.354      ;
; 17.592 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.354      ;
; 17.592 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.354      ;
; 17.592 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.354      ;
; 17.592 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.354      ;
; 17.592 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.354      ;
; 17.592 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.042     ; 2.353      ;
; 17.592 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.042     ; 2.353      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[4]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[5]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[6]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[7]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[8]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[9]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[10]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[11]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[12]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[13]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[14]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[15]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[16]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[17]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[0]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[1]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[2]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.595 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[3]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 2.176      ;
; 17.596 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]~_Duplicate_1                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 2.174      ;
; 17.596 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[1]~_Duplicate_1                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 2.174      ;
; 17.596 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[2]~_Duplicate_1                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 2.174      ;
; 17.596 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_1                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 2.174      ;
; 17.596 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[4]~_Duplicate_1                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 2.174      ;
; 17.596 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[5]~_Duplicate_1                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 2.174      ;
; 17.596 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[6]~_Duplicate_1                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 2.174      ;
; 17.596 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[7]~_Duplicate_1                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 2.174      ;
; 17.596 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[8]~_Duplicate_1                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 2.174      ;
; 17.596 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[9]~_Duplicate_1                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 2.174      ;
; 17.596 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[10]~_Duplicate_1                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 2.174      ;
; 17.596 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[11]~_Duplicate_1                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 2.174      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.076 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.339      ;
; 19.076 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.339      ;
; 19.076 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.339      ;
; 19.076 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.339      ;
; 19.076 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.339      ;
; 19.076 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.339      ;
; 19.076 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.339      ;
; 19.076 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.339      ;
; 19.076 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.339      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.338      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.338      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.425      ; 2.335      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.425      ; 2.335      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.425      ; 2.335      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.425      ; 2.335      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.425      ; 2.335      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.425      ; 2.335      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.425      ; 2.335      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.425      ; 2.335      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.338      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.338      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.338      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.338      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.425      ; 2.335      ;
; 19.077 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.428      ; 2.338      ;
; 19.085 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.420      ; 2.322      ;
; 19.085 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.419      ; 2.321      ;
; 19.085 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.419      ; 2.321      ;
; 19.085 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.419      ; 2.321      ;
; 19.085 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.420      ; 2.322      ;
; 19.085 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.420      ; 2.322      ;
; 19.085 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.420      ; 2.322      ;
; 19.085 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.420      ; 2.322      ;
; 19.085 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.419      ; 2.321      ;
; 19.085 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.420      ; 2.322      ;
; 19.085 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.420      ; 2.322      ;
; 19.085 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.420      ; 2.322      ;
; 19.085 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.420      ; 2.322      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.331 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.091      ;
; 49.331 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.091      ;
; 49.455 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.976      ;
; 98.629 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.329      ;
; 98.838 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.115      ;
; 98.838 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.115      ;
; 98.838 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.115      ;
; 98.838 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.115      ;
; 98.838 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.115      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.091      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.091      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.091      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.091      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.091      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.091      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.091      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.091      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.091      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.091      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.091      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.091      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.091      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.869 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.082      ;
; 98.869 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.082      ;
; 98.869 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.082      ;
; 98.869 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.082      ;
; 98.869 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.082      ;
; 98.869 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.082      ;
; 98.869 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.082      ;
; 98.869 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.082      ;
; 98.869 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.082      ;
; 98.870 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.079      ;
; 98.870 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.079      ;
; 98.870 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.079      ;
; 98.870 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.079      ;
; 98.870 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.079      ;
; 98.880 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.070      ;
; 98.880 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.070      ;
; 98.880 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.070      ;
; 98.880 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.070      ;
; 98.880 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.070      ;
; 98.880 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.070      ;
; 98.979 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.972      ;
; 98.979 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.972      ;
; 98.979 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.972      ;
; 99.005 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.947      ;
; 99.005 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.947      ;
; 99.005 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.947      ;
; 99.005 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.947      ;
; 99.005 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.947      ;
; 99.005 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.947      ;
; 99.005 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.947      ;
; 99.005 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.947      ;
; 99.005 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.947      ;
; 99.005 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.947      ;
; 99.035 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.916      ;
; 99.035 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.916      ;
; 99.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.899      ;
; 99.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.899      ;
; 99.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.899      ;
; 99.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.899      ;
; 99.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.899      ;
; 99.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.899      ;
; 99.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.899      ;
; 99.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.784      ;
; 99.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.784      ;
; 99.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.784      ;
; 99.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.784      ;
; 99.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.784      ;
; 99.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.784      ;
; 99.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.784      ;
; 99.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.784      ;
; 99.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.784      ;
; 99.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.784      ;
; 99.222 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.730      ;
; 99.222 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.730      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 998.118 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[11]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.820      ;
; 998.118 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[18]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.820      ;
; 998.118 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.820      ;
; 998.118 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.820      ;
; 998.118 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.820      ;
; 998.126 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.804      ;
; 998.126 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.804      ;
; 998.126 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.804      ;
; 998.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[6]                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.792      ;
; 998.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[8]                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.792      ;
; 998.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.792      ;
; 998.150 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|av_readdata_pre[0]                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.788      ;
; 998.150 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.788      ;
; 998.150 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.788      ;
; 998.160 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[24]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.778      ;
; 998.160 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.778      ;
; 998.162 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.044     ; 1.781      ;
; 998.162 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.044     ; 1.781      ;
; 998.162 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.044     ; 1.781      ;
; 998.162 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.044     ; 1.781      ;
; 998.162 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.044     ; 1.781      ;
; 998.162 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.044     ; 1.781      ;
; 998.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; 0.127      ; 1.779      ;
; 998.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; 0.127      ; 1.779      ;
; 998.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; 0.127      ; 1.779      ;
; 998.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; 0.127      ; 1.779      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[29]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM133                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM141                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[23]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[26]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[30]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[10]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[12]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[21]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[31]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[2]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[3]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[9]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[19]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[24]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[26]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM23                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[13]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[18]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[22]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[29]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM79                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM21                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM77_OTERM607                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM83_OTERM355                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM27                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM31                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM25_OTERM345                                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 1.584      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[27]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[28]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[31]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[19]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[18]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[21]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[20]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[22]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[23]                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_load[2]                                                                                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.588      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.583      ;
; 998.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[30]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.576      ;
; 998.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 1.577      ;
; 998.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM135                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.582      ;
; 998.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM119                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 1.577      ;
; 998.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM121                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.576      ;
; 998.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM123                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.576      ;
; 998.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[10]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.054     ; 1.586      ;
; 998.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[26]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 1.577      ;
; 998.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 1.578      ;
; 998.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM125_OTERM597                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 1.577      ;
; 998.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM75_OTERM365                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.576      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.561      ; 2.090      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.559      ; 2.088      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.560      ; 2.089      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.559      ; 2.088      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.561      ; 2.090      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.561      ; 2.090      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.561      ; 2.090      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.561      ; 2.090      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.559      ; 2.088      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.561      ; 2.090      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.561      ; 2.090      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.561      ; 2.090      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.561      ; 2.090      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.569      ; 2.103      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.565      ; 2.100      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.565      ; 2.100      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.565      ; 2.100      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.565      ; 2.100      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.565      ; 2.100      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.565      ; 2.100      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.565      ; 2.100      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.565      ; 2.100      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.565      ; 2.100      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.506  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.561  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.681      ;
; 0.561  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.681      ;
; 0.561  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.681      ;
; 0.561  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.681      ;
; 0.561  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.681      ;
; 0.561  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.681      ;
; 0.561  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.681      ;
; 0.561  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.681      ;
; 0.561  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.681      ;
; 0.561  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.681      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.795      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.795      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.795      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.795      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.795      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.795      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.795      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.828      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.828      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.828      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.828      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.828      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.828      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.828      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.828      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.828      ;
; 0.708  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.828      ;
; 0.726  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.846      ;
; 0.726  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.846      ;
; 0.726  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.846      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.832  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.950      ;
; 0.832  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.950      ;
; 0.832  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.950      ;
; 0.832  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.950      ;
; 0.832  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.950      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.958      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.958      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.958      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.958      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.958      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.958      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.958      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.958      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.958      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.958      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.958      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.958      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.958      ;
; 0.842  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.962      ;
; 0.842  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.962      ;
; 0.842  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.962      ;
; 0.842  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.962      ;
; 0.842  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.962      ;
; 0.842  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.962      ;
; 0.842  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.962      ;
; 0.842  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.962      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.970      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.970      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.970      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.970      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.970      ;
; 1.013  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.138      ;
; 50.228 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.520      ; 0.852      ;
; 50.342 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.512      ; 0.958      ;
; 50.342 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.512      ; 0.958      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.678 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM37_OTERM339                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.020      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM43                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM41                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM69_OTERM359                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM45_OTERM609                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM495                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.715 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM69_OTERM357_OTERM639                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.850      ;
; 0.718 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.853      ;
; 0.718 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.853      ;
; 0.718 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.853      ;
; 0.718 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.853      ;
; 0.718 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.853      ;
; 0.718 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.853      ;
; 0.718 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.853      ;
; 0.718 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM69_OTERM357_OTERM637                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.853      ;
; 0.879 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM35                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.018      ;
; 0.879 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM493                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.018      ;
; 0.879 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.018      ;
; 0.879 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.018      ;
; 0.879 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.018      ;
; 0.879 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.018      ;
; 0.883 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.013      ;
; 0.883 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.013      ;
; 0.883 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]_OTERM93                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.013      ;
; 0.883 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM65                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.013      ;
; 0.883 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM63                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.013      ;
; 0.883 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM67                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.013      ;
; 0.883 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.013      ;
; 0.886 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]_OTERM103                                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.020      ;
; 0.886 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM37_OTERM337_OTERM533                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.020      ;
; 0.886 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM37_OTERM337_OTERM531                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.020      ;
; 0.886 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.020      ;
; 0.886 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.020      ;
; 0.886 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM33                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.020      ;
; 0.886 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM39                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.020      ;
; 0.886 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM49                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.020      ;
; 0.886 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM37_OTERM337_OTERM535                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.020      ;
; 1.114 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.447      ;
; 1.114 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.447      ;
; 1.114 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM3                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.448      ;
; 1.114 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM505                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.448      ;
; 1.114 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM7_OTERM611                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.447      ;
; 1.118 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.449      ;
; 1.118 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.449      ;
; 1.118 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.449      ;
; 1.119 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.449      ;
; 1.119 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.449      ;
; 1.119 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM57_OTERM369                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.449      ;
; 1.119 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM377                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.449      ;
; 1.121 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM143                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.443      ;
; 1.121 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.443      ;
; 1.121 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|waitrequest_OTERM131                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.443      ;
; 1.121 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.443      ;
; 1.121 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.443      ;
; 1.121 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.443      ;
; 1.121 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.443      ;
; 1.121 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.443      ;
; 1.121 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.443      ;
; 1.123 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.445      ;
; 1.125 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.446      ;
; 1.125 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.446      ;
; 1.125 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.446      ;
; 1.125 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.446      ;
; 1.125 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.446      ;
; 1.125 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.446      ;
; 1.125 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.446      ;
; 1.125 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 1.446      ;
; 1.126 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 1.445      ;
; 1.126 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 1.445      ;
; 1.126 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM91_OTERM373                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.442      ;
; 1.126 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.442      ;
; 1.126 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.442      ;
; 1.126 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.442      ;
; 1.130 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.448      ;
; 1.130 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.448      ;
; 1.132 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[2]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.439      ;
; 1.132 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[12]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.439      ;
; 1.135 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[27]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 1.440      ;
; 1.135 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 1.440      ;
; 1.135 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 1.440      ;
; 1.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.449      ;
; 1.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.449      ;
; 1.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.449      ;
; 1.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.449      ;
; 1.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.449      ;
; 1.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.449      ;
; 1.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.449      ;
; 1.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.449      ;
; 1.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.449      ;
; 1.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.449      ;
; 1.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.449      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.117 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.239      ; 1.440      ;
; 1.117 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.239      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM153                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM155                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[9]_OTERM149 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[0]_OTERM185                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[7]_OTERM165                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[6]_OTERM167                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[8]_OTERM157                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[5]_OTERM169                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[1]_OTERM193                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[4]_OTERM173                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[3]_OTERM175                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[2]_OTERM171                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[10]_OTERM161                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM151                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[12]_OTERM159                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[9]_OTERM163                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.440      ;
; 1.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[2]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.040      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[1]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 1.448      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|read_latency_shift_reg[0]                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 1.448      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[0]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[7]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 1.448      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[7]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[1]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[2]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[3]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[4]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[6]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 1.448      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[10]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[11]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[12]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.041      ; 1.445      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 1.448      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|waitrequest_reset_override                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 1.448      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[5]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[6]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[7]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 1.448      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 1.448      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[3]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 1.448      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 1.448      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[6]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[7]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[1]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.442      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[0]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[0]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[1]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[2]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[3]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[4]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[10]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[11]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|cts_status_bit                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 1.440      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[12]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 1.448      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[0]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 1.448      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 1.448      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[5]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_overrun                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[3]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[4]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.442      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[0]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.442      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[5]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[6]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[8]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.442      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[2]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.442      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[3]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.442      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[4]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.442      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[5]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.442      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|delayed_unxcts_status_bitxx5                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 1.441      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[6]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.442      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[7]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.442      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[9]_OTERM147 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.442      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[12]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[5]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[4]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[7]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[6]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[3]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[0]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[2]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.035      ; 1.439      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_u251:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                            ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a43~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a43~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_we_reg       ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a60~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a60~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_we_reg        ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a31~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a40~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a43~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a43~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a51~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a51~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a29~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a2~porta_bytena_reg0                                                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ;
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                   ;
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                               ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                          ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                               ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.782 ; 499.966      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ;
; 499.782 ; 499.966      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ;
; 499.782 ; 499.966      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM143                                                   ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|waitrequest_OTERM131                                                                                                              ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM111                                ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM113                                ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM115                                ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM117_OTERM601                       ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM53                                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM55_OTERM375                           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM497_OTERM543                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM497_OTERM545                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM101_OTERM347                         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM99                                   ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM119                                ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM125_OTERM597                       ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM505                                               ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM3                                                ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM7_OTERM611                                       ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]_OTERM93                                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM63                                   ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM65                                   ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM67                                   ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM69_OTERM357_OTERM637                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM69_OTERM357_OTERM639                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM69_OTERM359                          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61                                      ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM495                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM41                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM43                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM45_OTERM609                            ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.784 ; 499.968      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'st_clk'                                                                                                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 499999.756 ; 499999.940   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.756 ; 499999.940   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.756 ; 499999.940   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.757 ; 499999.941   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.838 ; 500000.054   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.839 ; 500000.055   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.936 ; 499999.936   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[0]|clk                                         ;
; 499999.936 ; 499999.936   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[2]|clk                                         ;
; 499999.936 ; 499999.936   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[3]|clk                                         ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1|clk                          ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2|clk                          ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3|clk                          ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4|clk                          ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4|clk                            ;
; 499999.937 ; 499999.937   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[1]|clk                                         ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 1.387  ; 2.240 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 1.198  ; 2.055 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 1.116  ; 1.938 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 0.776  ; 1.512 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 1.236  ; 2.081 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 0.913  ; 1.705 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 0.898  ; 1.680 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 1.138  ; 1.962 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 1.217  ; 2.046 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 1.083  ; 1.906 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 1.236  ; 2.081 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 1.147  ; 1.955 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 1.149  ; 1.965 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 1.369  ; 2.230 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 0.947  ; 1.749 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 1.265  ; 2.107 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 1.369  ; 2.230 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 1.002  ; 1.787 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 1.350  ; 2.189 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 1.179  ; 2.003 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 1.161  ; 1.949 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 1.157  ; 1.967 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 1.226  ; 2.073 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; -0.343 ; 0.151 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 1.111  ; 1.934 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.052  ; 0.500 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 1.226  ; 2.073 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.238  ; 0.617 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 0.950  ; 1.760 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.305  ; 0.708 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 0.839  ; 1.563 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 0.788  ; 1.524 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 1.177  ; 1.998 ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; 1.037  ; 1.811 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.283  ; 1.694 ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 3.501  ; 3.964 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 2.597  ; 3.432 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 2.797  ; 3.651 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 2.854  ; 3.695 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -1.155 ; -1.989 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -0.962 ; -1.783 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -0.894 ; -1.700 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -0.568 ; -1.291 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -0.687 ; -1.453 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -0.701 ; -1.477 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -0.687 ; -1.453 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -0.918 ; -1.724 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -0.965 ; -1.770 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -0.865 ; -1.670 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -0.999 ; -1.809 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -0.910 ; -1.691 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -0.912 ; -1.696 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -0.735 ; -1.519 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -0.735 ; -1.519 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -1.044 ; -1.874 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -1.137 ; -1.981 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -0.793 ; -1.567 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -1.126 ; -1.953 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -0.962 ; -1.775 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -0.942 ; -1.723 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -0.941 ; -1.740 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.501  ; 0.011  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.501  ; 0.011  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -0.892 ; -1.698 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.149  ; -0.291 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -1.002 ; -1.830 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; -0.057 ; -0.436 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -0.737 ; -1.530 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.114 ; -0.509 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -0.633 ; -1.350 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -0.579 ; -1.302 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -0.956 ; -1.758 ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; -0.824 ; -1.590 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.261  ; -0.118 ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -0.933 ; -1.309 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -2.176 ; -2.995 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -2.373 ; -3.216 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -2.071 ; -2.863 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 5.274 ; 5.135 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 5.274 ; 5.135 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 3.636 ; 3.687 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 3.672 ; 3.722 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 3.873 ; 3.980 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 3.579 ; 3.736 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 5.175 ; 4.982 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 4.101 ; 4.021 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 3.865 ; 3.808 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 3.800 ; 3.904 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 3.594 ; 3.651 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 3.414 ; 3.441 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 3.238 ; 3.238 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 3.800 ; 3.904 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 3.520 ; 3.554 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 3.541 ; 3.585 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 3.732 ; 3.791 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 3.740 ; 3.802 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 3.930 ; 4.001 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 5.918 ; 5.840 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 6.788 ; 6.863 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 4.674 ; 4.896 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 3.622 ; 3.678 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 3.807 ; 3.878 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 3.967 ; 4.077 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 3.682 ; 3.757 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 4.674 ; 4.896 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 4.437 ; 4.603 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 4.067 ; 4.221 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 4.441 ; 4.609 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 7.263 ; 7.309 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 4.963 ; 4.781 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 4.264 ; 4.426 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 6.558 ; 6.431 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 4.495 ; 4.682 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 3.212 ; 3.183 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 3.876 ; 3.805 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 4.044 ; 3.969 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 4.885 ; 5.100 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 4.961 ; 5.204 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 4.399 ; 4.315 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 6.688 ; 6.885 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 5.689 ; 5.793 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 6.138 ; 6.206 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 6.688 ; 6.885 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 5.332 ; 5.351 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 3.587 ; 3.600 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 3.883 ; 3.961 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 4.716 ; 4.549 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 3.555 ; 3.503 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 4.244 ; 4.356 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 4.244 ; 4.356 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 3.584 ; 3.624 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 3.513 ; 3.539 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.211 ; 7.540 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 7.398 ; 7.595 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 6.707 ; 6.811 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 6.892 ; 6.960 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 7.398 ; 7.595 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 6.472 ; 6.491 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 3.515 ; 3.561 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 5.145 ; 5.001 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 3.515 ; 3.561 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 3.546 ; 3.591 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 3.739 ; 3.840 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 3.453 ; 3.604 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 5.050 ; 4.853 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 3.958 ; 3.885 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 3.733 ; 3.681 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 3.130 ; 3.127 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 3.472 ; 3.524 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 3.298 ; 3.322 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 3.130 ; 3.127 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 3.668 ; 3.766 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 3.400 ; 3.430 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 3.420 ; 3.460 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 3.608 ; 3.661 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 3.615 ; 3.671 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 3.797 ; 3.862 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 5.763 ; 5.676 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 4.361 ; 4.362 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 3.497 ; 3.549 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 3.497 ; 3.549 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 3.675 ; 3.741 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 3.833 ; 3.936 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 3.556 ; 3.625 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 4.508 ; 4.719 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 4.280 ; 4.437 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 3.925 ; 4.071 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 4.284 ; 4.443 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 4.301 ; 4.456 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 4.847 ; 4.661 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 4.117 ; 4.270 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 4.149 ; 4.109 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 4.340 ; 4.517 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 3.108 ; 3.078 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 3.742 ; 3.677 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 3.904 ; 3.835 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 4.574 ; 4.657 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 4.796 ; 5.029 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 3.637 ; 3.690 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 4.309 ; 4.371 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 4.452 ; 4.524 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 4.628 ; 4.738 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 5.165 ; 5.370 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 4.309 ; 4.371 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 3.469 ; 3.478 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 3.753 ; 3.824 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 4.549 ; 4.391 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 3.432 ; 3.384 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 3.393 ; 3.416 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 4.099 ; 4.203 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 3.461 ; 3.498 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 3.393 ; 3.416 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.996 ; 6.330 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 5.126 ; 5.156 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 5.395 ; 5.478 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 5.445 ; 5.523 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 6.090 ; 6.289 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 5.126 ; 5.156 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------+
; Output Enable Times                                                         ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 5.247 ; 4.931 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.384 ; 3.310 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.433 ; 3.359 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.384 ; 3.310 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.493 ; 3.419 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 3.633 ; 3.559 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.546 ; 3.472 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.924 ; 3.850 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 3.554 ; 3.461 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 3.532 ; 3.439 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 6.769 ; 6.695 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 6.769 ; 6.695 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 6.868 ; 6.794 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.129 ; 7.036 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 6.867 ; 6.793 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.255 ; 7.181 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.135 ; 7.061 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.259 ; 7.194 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.260 ; 7.186 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 5.116 ; 4.800 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.267 ; 3.193 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.314 ; 3.240 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.267 ; 3.193 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.371 ; 3.297 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 3.506 ; 3.432 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.422 ; 3.348 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.785 ; 3.711 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 3.440 ; 3.347 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 3.418 ; 3.325 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 3.823 ; 3.749 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 3.823 ; 3.749 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 3.919 ; 3.845 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 4.179 ; 4.086 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 3.918 ; 3.844 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 4.291 ; 4.217 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 4.175 ; 4.101 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 4.301 ; 4.236 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 4.295 ; 4.221 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 5.053     ; 5.369     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.378     ; 3.452     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.445     ; 3.519     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.378     ; 3.452     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.491     ; 3.565     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 3.646     ; 3.720     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.566     ; 3.640     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.977     ; 4.051     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 3.536     ; 3.629     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 3.527     ; 3.620     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 6.728     ; 6.802     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 6.728     ; 6.802     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 6.838     ; 6.912     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.108     ; 7.201     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 6.837     ; 6.911     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.282     ; 7.356     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.139     ; 7.213     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.290     ; 7.355     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.284     ; 7.358     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 4.917     ; 5.233     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.258     ; 3.332     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.322     ; 3.396     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.258     ; 3.332     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.367     ; 3.441     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 3.515     ; 3.589     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.438     ; 3.512     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.833     ; 3.907     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 3.419     ; 3.512     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 3.410     ; 3.503     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 3.895     ; 3.969     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 3.895     ; 3.969     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 4.001     ; 4.075     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 4.269     ; 4.362     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 4.000     ; 4.074     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 4.427     ; 4.501     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 4.290     ; 4.364     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 4.442     ; 4.507     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 4.429     ; 4.503     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.040 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; uart_0_rxd                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.040                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.566       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.474       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.217                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.566       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.651       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.399                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.571       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.828       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.549                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.570       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.979       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.759                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.513       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.246       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.910                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.509       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.401       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 37.946                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.510       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.436       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 38.205                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.579       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.626       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_0_rxd                                                                                                                                                                ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                ; 38.946                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                         ;                        ;              ;                  ;              ;
;  uart_0_rxd                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.570       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.376       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 39.141                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.570       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.571       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 39.141                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.570       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.571       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                 ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 58.704                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                     ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.568       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.568       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.568       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 58.731                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.580       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.575       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.576       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 58.735                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.579       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.577       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.579       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                          ; 198.284                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.571       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.713       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 198.919                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.580       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.339       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.734               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.568      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.166      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.749               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.570      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.179      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.993               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.570      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.423      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.338               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.579      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.759      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 1998.502               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.368      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 999.134      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.516               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.372      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 999.144      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.653               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.577      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 999.076      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.695               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.505      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 999.190      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+-------------------------------+---------+-------+----------+---------+---------------------+
; Clock                         ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack              ; 6.694   ; 0.142 ; 15.157   ; 0.425   ; 9.203               ;
;  CLK_FPGA_50M                 ; 6.694   ; 0.142 ; 15.157   ; 1.117   ; 9.203               ;
;  altera_reserved_tck          ; 46.569  ; 0.185 ; 48.040   ; 0.506   ; 49.313              ;
;  b2v_inst|pll|sd1|pll7|clk[0] ; 990.571 ; 0.179 ; 996.390  ; 0.678   ; 499.694             ;
;  st_clk                       ; 16.653  ; 0.187 ; 18.418   ; 0.425   ; 499999.753          ;
; Design-wide TNS               ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_FPGA_50M                 ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck          ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  b2v_inst|pll|sd1|pll7|clk[0] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  st_clk                       ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 2.789  ; 3.273 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 2.379  ; 2.928 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 2.211  ; 2.684 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 1.582  ; 1.958 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 2.449  ; 2.972 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 1.767  ; 2.243 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 1.761  ; 2.221 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 2.290  ; 2.731 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 2.425  ; 2.924 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 2.119  ; 2.615 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 2.449  ; 2.972 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 2.318  ; 2.790 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 2.328  ; 2.804 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 2.679  ; 3.168 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 1.840  ; 2.317 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 2.480  ; 2.992 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 2.679  ; 3.168 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 1.960  ; 2.443 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 2.656  ; 3.167 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 2.329  ; 2.852 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 2.336  ; 2.764 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 2.286  ; 2.785 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 2.427  ; 2.923 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; -0.343 ; 0.151 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 2.166  ; 2.665 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.080  ; 0.500 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 2.427  ; 2.923 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.279  ; 0.617 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 1.863  ; 2.334 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.447  ; 0.708 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 1.720  ; 2.106 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 1.604  ; 1.978 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 2.334  ; 2.819 ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; 2.066  ; 2.510 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.122  ; 3.367 ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 8.341  ; 8.626 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 4.994  ; 5.462 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 5.338  ; 5.869 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 5.537  ; 6.019 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -1.155 ; -1.989 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -0.962 ; -1.783 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -0.894 ; -1.700 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -0.568 ; -1.242 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -0.687 ; -1.453 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -0.701 ; -1.477 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -0.687 ; -1.453 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -0.918 ; -1.724 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -0.965 ; -1.770 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -0.865 ; -1.670 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -0.999 ; -1.809 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -0.910 ; -1.691 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -0.912 ; -1.696 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -0.735 ; -1.519 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -0.735 ; -1.519 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -1.044 ; -1.874 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -1.137 ; -1.981 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -0.793 ; -1.567 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -1.126 ; -1.953 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -0.962 ; -1.775 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -0.942 ; -1.723 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -0.941 ; -1.740 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.985  ; 0.814  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.985  ; 0.814  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -0.892 ; -1.698 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.341  ; 0.218  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -1.002 ; -1.830 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.084  ; 0.027  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -0.737 ; -1.530 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.063 ; -0.154 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -0.633 ; -1.350 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -0.579 ; -1.262 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -0.956 ; -1.758 ; Rise       ; CLK_FPGA_50M                 ;
; uart_0_cts_n        ; CLK_FPGA_50M        ; -0.824 ; -1.590 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.261  ; -0.037 ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -0.933 ; -1.309 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -2.176 ; -2.995 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -2.373 ; -3.216 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -2.071 ; -2.863 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 9.397  ; 9.009  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 9.397  ; 9.009  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 7.049  ; 7.001  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 7.148  ; 7.037  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 7.581  ; 7.486  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 7.004  ; 7.094  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 9.162  ; 8.765  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 7.711  ; 7.824  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 7.302  ; 7.398  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 7.230  ; 7.215  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 6.912  ; 6.864  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 6.562  ; 6.478  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 6.210  ; 6.128  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 7.221  ; 7.215  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.802  ; 6.712  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.810  ; 6.736  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 7.224  ; 7.179  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 7.230  ; 7.199  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 7.619  ; 7.525  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 10.591 ; 10.206 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 13.212 ; 13.467 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 9.113  ; 8.992  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 6.955  ; 6.887  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 7.377  ; 7.256  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 7.665  ; 7.671  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 7.145  ; 7.067  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 9.113  ; 8.992  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 8.682  ; 8.538  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 7.852  ; 7.889  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 8.657  ; 8.540  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 14.113 ; 14.035 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 8.792  ; 8.393  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 8.215  ; 8.282  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 12.589 ; 12.633 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 8.720  ; 8.759  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 6.197  ; 6.102  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 7.363  ; 7.436  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 7.661  ; 7.747  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 9.495  ; 9.462  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 9.643  ; 9.579  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 8.491  ; 8.374  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 12.870 ; 12.858 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 10.984 ; 10.901 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 11.830 ; 11.692 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 12.870 ; 12.858 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 10.288 ; 10.134 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 6.981  ; 6.863  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 7.544  ; 7.456  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 8.820  ; 8.912  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 6.704  ; 6.774  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 8.334  ; 8.190  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 8.334  ; 8.190  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.895  ; 6.798  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 6.781  ; 6.680  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.454 ; 13.994 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 14.419 ; 14.407 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 13.064 ; 12.987 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 13.432 ; 13.310 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 14.419 ; 14.407 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 12.604 ; 12.443 ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 3.515 ; 3.561 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 5.145 ; 5.001 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 3.515 ; 3.561 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 3.546 ; 3.591 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 3.739 ; 3.840 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 3.453 ; 3.604 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 5.050 ; 4.853 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 3.958 ; 3.885 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 3.733 ; 3.681 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 3.130 ; 3.127 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 3.472 ; 3.524 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 3.298 ; 3.322 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 3.130 ; 3.127 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 3.668 ; 3.766 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 3.400 ; 3.430 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 3.420 ; 3.460 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 3.608 ; 3.661 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 3.615 ; 3.671 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 3.797 ; 3.862 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 5.763 ; 5.676 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 4.361 ; 4.362 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 3.497 ; 3.549 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 3.497 ; 3.549 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 3.675 ; 3.741 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 3.833 ; 3.936 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 3.556 ; 3.625 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 4.508 ; 4.719 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 4.280 ; 4.437 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 3.925 ; 4.071 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 4.284 ; 4.443 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 4.301 ; 4.456 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 4.847 ; 4.661 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 4.117 ; 4.270 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 4.149 ; 4.109 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 4.340 ; 4.517 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 3.108 ; 3.078 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 3.742 ; 3.677 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 3.904 ; 3.835 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 4.574 ; 4.657 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 4.796 ; 5.029 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 3.637 ; 3.690 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 4.309 ; 4.371 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 4.452 ; 4.524 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 4.628 ; 4.738 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 5.165 ; 5.370 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 4.309 ; 4.371 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 3.469 ; 3.478 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 3.753 ; 3.824 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_rts_n        ; CLK_FPGA_50M        ; 4.549 ; 4.391 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 3.432 ; 3.384 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 3.393 ; 3.416 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 4.099 ; 4.203 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 3.461 ; 3.498 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 3.393 ; 3.416 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.996 ; 6.330 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 5.126 ; 5.156 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 5.395 ; 5.478 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 5.445 ; 5.523 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 6.090 ; 6.289 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 5.126 ; 5.156 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdo                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ir_led2             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ir_led1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_psave            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sce                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dclk                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_sck             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_enb              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_0_txd          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_0_rts_n        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_sda              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_scl              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; gauge_sda           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gauge_scl           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps_sda              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps_scl              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_FPGA_50M        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_RST_N           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; uart_0_cts_n        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps_dout             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_0              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; stm_sdo             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; uart_0_rxd          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ir_rx2              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ir_rx1              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdo                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.5e-08 V                    ; 3.09 V              ; -0.0236 V           ; 0.166 V                              ; 0.306 V                              ; 1.53e-09 s                  ; 1.35e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.5e-08 V                   ; 3.09 V             ; -0.0236 V          ; 0.166 V                             ; 0.306 V                             ; 1.53e-09 s                 ; 1.35e-09 s                 ; Yes                       ; Yes                       ;
; ir_led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ir_led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dc_psave            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sce                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.5e-08 V                    ; 3.09 V              ; -0.0236 V           ; 0.166 V                              ; 0.306 V                              ; 1.53e-09 s                  ; 1.35e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.5e-08 V                   ; 3.09 V             ; -0.0236 V          ; 0.166 V                             ; 0.306 V                             ; 1.53e-09 s                 ; 1.35e-09 s                 ; Yes                       ; Yes                       ;
; dclk                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; stm_sck             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps_enb              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; uart_0_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; uart_0_rts_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ps_sda              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ps_scl              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdo                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.89e-06 V                   ; 3.09 V              ; -0.012 V            ; 0.065 V                              ; 0.182 V                              ; 1.84e-09 s                  ; 1.73e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.89e-06 V                  ; 3.09 V             ; -0.012 V           ; 0.065 V                             ; 0.182 V                             ; 1.84e-09 s                 ; 1.73e-09 s                 ; Yes                       ; Yes                       ;
; ir_led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ir_led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dc_psave            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sce                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.89e-06 V                   ; 3.09 V              ; -0.012 V            ; 0.065 V                              ; 0.182 V                              ; 1.84e-09 s                  ; 1.73e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.89e-06 V                  ; 3.09 V             ; -0.012 V           ; 0.065 V                             ; 0.182 V                             ; 1.84e-09 s                 ; 1.73e-09 s                 ; Yes                       ; Yes                       ;
; dclk                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; stm_sck             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ps_enb              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; uart_0_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; uart_0_rts_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ps_sda              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ps_scl              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdo                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; ir_led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ir_led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dc_psave            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sce                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; dclk                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; stm_sck             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ps_enb              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; uart_0_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; uart_0_rts_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps_sda              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps_scl              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 1511       ; 0          ; 24       ; 3        ;
; CLK_FPGA_50M                 ; altera_reserved_tck          ; false path ; 0          ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 19500      ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 94         ; 0          ; 0        ; 0        ;
; altera_reserved_tck          ; CLK_FPGA_50M                 ; false path ; false path ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; CLK_FPGA_50M                 ; 89         ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 4783535    ; 0          ; 0        ; 0        ;
; st_clk                       ; CLK_FPGA_50M                 ; 84         ; 64         ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 60         ; 0          ; 0        ; 0        ;
; st_clk                       ; st_clk                       ; 102        ; 0          ; 0        ; 0        ;
+------------------------------+------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 1511       ; 0          ; 24       ; 3        ;
; CLK_FPGA_50M                 ; altera_reserved_tck          ; false path ; 0          ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 19500      ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 94         ; 0          ; 0        ; 0        ;
; altera_reserved_tck          ; CLK_FPGA_50M                 ; false path ; false path ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; CLK_FPGA_50M                 ; 89         ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 4783535    ; 0          ; 0        ; 0        ;
; st_clk                       ; CLK_FPGA_50M                 ; 84         ; 64         ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 60         ; 0          ; 0        ; 0        ;
; st_clk                       ; st_clk                       ; 102        ; 0          ; 0        ; 0        ;
+------------------------------+------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 81       ; 0        ; 3        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 685      ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 3720     ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 38       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 81       ; 0        ; 3        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 685      ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 3720     ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 38       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 37    ; 37   ;
; Unconstrained Input Port Paths  ; 123   ; 123  ;
; Unconstrained Output Ports      ; 50    ; 50   ;
; Unconstrained Output Port Paths ; 390   ; 390  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 23 23:49:29 2013
Info: Command: quartus_sta BeInMotion -c BeInMotion
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'BeInMotion.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning (332174): Ignored filter at BeInMotion.sdc(118): *|alt_jtag_atlantic:*|read_write could not be matched with a register
Warning (332174): Ignored filter at BeInMotion.sdc(118): *|alt_jtag_atlantic:*|read_write1* could not be matched with a register
Warning (332049): Ignored set_false_path at BeInMotion.sdc(118): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}]
Warning (332049): Ignored set_false_path at BeInMotion.sdc(118): Argument <to> is an empty collection
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.694
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.694         0.000 CLK_FPGA_50M 
    Info (332119):    16.653         0.000 st_clk 
    Info (332119):    46.569         0.000 altera_reserved_tck 
    Info (332119):   990.571         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.348
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.348         0.000 CLK_FPGA_50M 
    Info (332119):     0.395         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.412         0.000 altera_reserved_tck 
    Info (332119):     0.413         0.000 st_clk 
Info (332146): Worst-case recovery slack is 15.157
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.157         0.000 CLK_FPGA_50M 
    Info (332119):    18.418         0.000 st_clk 
    Info (332119):    48.040         0.000 altera_reserved_tck 
    Info (332119):   996.390         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.874
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.874         0.000 st_clk 
    Info (332119):     1.065         0.000 altera_reserved_tck 
    Info (332119):     1.418         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     2.192         0.000 CLK_FPGA_50M 
Info (332146): Worst-case minimum pulse width slack is 9.409
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.409         0.000 CLK_FPGA_50M 
    Info (332119):    49.551         0.000 altera_reserved_tck 
    Info (332119):   499.708         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119): 499999.779         0.000 st_clk 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.054 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info (332146): Worst-case setup slack is 7.975
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.975         0.000 CLK_FPGA_50M 
    Info (332119):    16.865         0.000 st_clk 
    Info (332119):    46.966         0.000 altera_reserved_tck 
    Info (332119):   991.321         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.347
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.347         0.000 CLK_FPGA_50M 
    Info (332119):     0.347         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.362         0.000 altera_reserved_tck 
    Info (332119):     0.364         0.000 st_clk 
Info (332146): Worst-case recovery slack is 15.608
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.608         0.000 CLK_FPGA_50M 
    Info (332119):    18.576         0.000 st_clk 
    Info (332119):    48.332         0.000 altera_reserved_tck 
    Info (332119):   996.723         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.778
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.778         0.000 st_clk 
    Info (332119):     0.970         0.000 altera_reserved_tck 
    Info (332119):     1.289         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     1.939         0.000 CLK_FPGA_50M 
Info (332146): Worst-case minimum pulse width slack is 9.434
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.434         0.000 CLK_FPGA_50M 
    Info (332119):    49.484         0.000 altera_reserved_tck 
    Info (332119):   499.694         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119): 499999.753         0.000 st_clk 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.580 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info (332146): Worst-case setup slack is 13.398
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.398         0.000 CLK_FPGA_50M 
    Info (332119):    18.117         0.000 st_clk 
    Info (332119):    48.690         0.000 altera_reserved_tck 
    Info (332119):   995.275         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.142
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.142         0.000 CLK_FPGA_50M 
    Info (332119):     0.179         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.185         0.000 altera_reserved_tck 
    Info (332119):     0.187         0.000 st_clk 
Info (332146): Worst-case recovery slack is 17.411
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.411         0.000 CLK_FPGA_50M 
    Info (332119):    19.076         0.000 st_clk 
    Info (332119):    49.331         0.000 altera_reserved_tck 
    Info (332119):   998.118         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.425
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.425         0.000 st_clk 
    Info (332119):     0.506         0.000 altera_reserved_tck 
    Info (332119):     0.678         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     1.117         0.000 CLK_FPGA_50M 
Info (332146): Worst-case minimum pulse width slack is 9.203
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.203         0.000 CLK_FPGA_50M 
    Info (332119):    49.313         0.000 altera_reserved_tck 
    Info (332119):   499.782         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119): 499999.756         0.000 st_clk 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.040 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 374 megabytes
    Info: Processing ended: Wed Jan 23 23:49:53 2013
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:23


