#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027b15d9d3c0 .scope module, "REGISTERFILE_TB" "REGISTERFILE_TB" 2 1;
 .timescale 0 0;
v0000027b15e08290_0 .var "clk", 0 0;
v0000027b15e08fb0_0 .net "readData1", 63 0, L_0000027b15db71d0;  1 drivers
v0000027b15e08f10_0 .net "readData2", 63 0, L_0000027b15db7630;  1 drivers
v0000027b15e08ab0_0 .var "readReg1", 4 0;
v0000027b15e08150_0 .var "readReg2", 4 0;
v0000027b15e08d30_0 .var "write", 0 0;
v0000027b15e08650_0 .var "writeData", 63 0;
v0000027b15e081f0_0 .var "writeReg", 4 0;
S_0000027b15d9d6e0 .scope module, "regfile1" "REGISTERFILE" 2 17, 3 1 0, S_0000027b15d9d3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "write";
    .port_info 1 /INPUT 5 "writeReg";
    .port_info 2 /INPUT 64 "writeData";
    .port_info 3 /INPUT 5 "readReg1";
    .port_info 4 /OUTPUT 64 "readData1";
    .port_info 5 /INPUT 5 "readReg2";
    .port_info 6 /OUTPUT 64 "readData2";
    .port_info 7 /INPUT 1 "clk";
L_0000027b15db71d0 .functor BUFZ 64, L_0000027b15e08bf0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000027b15db7630 .functor BUFZ 64, L_0000027b15e08330, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000027b15eb8440_0 .net *"_ivl_0", 63 0, L_0000027b15e08bf0;  1 drivers
v0000027b15dae630_0 .net *"_ivl_10", 6 0, L_0000027b15e083d0;  1 drivers
L_0000027b15e098d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027b15d9d870_0 .net *"_ivl_13", 1 0, L_0000027b15e098d0;  1 drivers
v0000027b15d9d910_0 .net *"_ivl_2", 6 0, L_0000027b15e086f0;  1 drivers
L_0000027b15e09888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027b15d9d9b0_0 .net *"_ivl_5", 1 0, L_0000027b15e09888;  1 drivers
v0000027b15d9da50_0 .net *"_ivl_8", 63 0, L_0000027b15e08330;  1 drivers
v0000027b15d72720_0 .net "clk", 0 0, v0000027b15e08290_0;  1 drivers
v0000027b15d727c0_0 .net "readData1", 63 0, L_0000027b15db71d0;  alias, 1 drivers
v0000027b15d72860_0 .net "readData2", 63 0, L_0000027b15db7630;  alias, 1 drivers
v0000027b15d72900_0 .net "readReg1", 4 0, v0000027b15e08ab0_0;  1 drivers
v0000027b15e08790_0 .net "readReg2", 4 0, v0000027b15e08150_0;  1 drivers
v0000027b15e080b0 .array "regFile", 31 0, 63 0;
v0000027b15e08e70_0 .net "write", 0 0, v0000027b15e08d30_0;  1 drivers
v0000027b15e08830_0 .net "writeData", 63 0, v0000027b15e08650_0;  1 drivers
v0000027b15e08a10_0 .net "writeReg", 4 0, v0000027b15e081f0_0;  1 drivers
E_0000027b15d9eb50 .event posedge, v0000027b15d72720_0;
L_0000027b15e08bf0 .array/port v0000027b15e080b0, L_0000027b15e086f0;
L_0000027b15e086f0 .concat [ 5 2 0 0], v0000027b15e08ab0_0, L_0000027b15e09888;
L_0000027b15e08330 .array/port v0000027b15e080b0, L_0000027b15e083d0;
L_0000027b15e083d0 .concat [ 5 2 0 0], v0000027b15e08150_0, L_0000027b15e098d0;
    .scope S_0000027b15d9d6e0;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000027b15d9d6e0;
T_1 ;
    %wait E_0000027b15d9eb50;
    %load/vec4 v0000027b15e08830_0;
    %load/vec4 v0000027b15e08e70_0;
    %replicate 64;
    %and;
    %load/vec4 v0000027b15e08a10_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000027b15e080b0, 4, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027b15d9d3c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15e08290_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0000027b15e08290_0;
    %inv;
    %store/vec4 v0000027b15e08290_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000027b15d9d3c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15e08290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b15e08d30_0, 0, 1;
    %vpi_call 2 30 "$display", "Writing Data" {0 0 0};
    %delay 0, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000027b15e081f0_0, 0, 5;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0000027b15e08650_0, 0, 64;
    %vpi_call 2 32 "$display", "Write Address: %d, WriteData: %d", v0000027b15e081f0_0, v0000027b15e08650_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0000027b15e081f0_0, 0, 5;
    %pushi/vec4 100, 0, 64;
    %store/vec4 v0000027b15e08650_0, 0, 64;
    %vpi_call 2 34 "$display", "Write Address: %d, WriteData: %d", v0000027b15e081f0_0, v0000027b15e08650_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0000027b15e081f0_0, 0, 5;
    %pushi/vec4 45, 0, 64;
    %store/vec4 v0000027b15e08650_0, 0, 64;
    %vpi_call 2 36 "$display", "Write Address: %d, WriteData: %d", v0000027b15e081f0_0, v0000027b15e08650_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000027b15e081f0_0, 0, 5;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0000027b15e08650_0, 0, 64;
    %vpi_call 2 38 "$display", "Write Address: %d, WriteData: %d", v0000027b15e081f0_0, v0000027b15e08650_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000027b15e081f0_0, 0, 5;
    %pushi/vec4 31, 0, 64;
    %store/vec4 v0000027b15e08650_0, 0, 64;
    %vpi_call 2 40 "$display", "Write Address: %d, WriteData: %d", v0000027b15e081f0_0, v0000027b15e08650_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b15e08d30_0, 0, 1;
    %vpi_call 2 44 "$display", "\012Reading" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000027b15e08ab0_0, 0, 5;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0000027b15e08150_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 46 "$display", "Read Address1: %d, Read Data1: %d \011Read Address2: %d, Read Data2: %d", v0000027b15e08ab0_0, v0000027b15e08fb0_0, v0000027b15e08150_0, v0000027b15e08f10_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0000027b15e08ab0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000027b15e08150_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 48 "$display", "Read Address1: %d, Read Data1: %d \011Read Address2: %d, Read Data2: %d", v0000027b15e08ab0_0, v0000027b15e08fb0_0, v0000027b15e08150_0, v0000027b15e08f10_0 {0 0 0};
    %vpi_call 2 65 "$finish", 32'sb00000000000000000000000111110100 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_64_tb.v";
    "register_64.v";
