#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Oct 24 12:19:47 2018
# Process ID: 2104
# Current directory: D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3948 D:\University\ENG631 - VHDL and FPGA\VHDL Source\ENG631_CW1_T16\ENG631_CW1_T16.xpr
# Log file: D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/vivado.log
# Journal file: D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
close [ open {D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd} w ]
add_files {{D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd}}
update_compile_order -fileset sources_1
update_ip_catalog
update_ip_catalog
update_ip_catalog
update_ip_catalog
update_ip_catalog
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sim_1/new/Counter_tb.vhd} w ]
add_files -fileset sim_1 {{D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sim_1/new/Counter_tb.vhd}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ClockDivider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ClockDivider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ClockDivider
INFO: [VRFC 10-163] Analyzing VHDL file "D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sim_1/new/ClockDivider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ClockDivider_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b0f5913b481d4a6d832ebffc204f7def --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ClockDivider_tb_behav xil_defaultlib.ClockDivider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ClockDivider [\ClockDivider(maxcount=10)\]
Compiling architecture behavioral of entity xil_defaultlib.clockdivider_tb
Built simulation snapshot ClockDivider_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 890.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ClockDivider_tb_behav -key {Behavioral:sim_1:Functional:ClockDivider_tb} -tclbatch {ClockDivider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source ClockDivider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ClockDivider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 910.543 ; gain = 21.195
set_property top Counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter
ERROR: [VRFC 10-1472] type error near to_integer ; expected type std_logic_vector [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:52]
ERROR: [VRFC 10-2841] no feasible entry for subprogram to_integer found [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:52]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [VRFC 10-240] VHDL file D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/ClockDivider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/xsim.dir/ClockDivider_tb_behav/xsim.type
WARNING: [Vivado 12-3661] Failed to remove file:D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/xsim.dir/ClockDivider_tb_behav/xsim.xdbg
WARNING: [Vivado 12-3661] Failed to remove file:D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/xsim.dir/ClockDivider_tb_behav/xsimcrash.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/xsim.dir/ClockDivider_tb_behav/xsimk.exe
WARNING: [Vivado 12-3661] Failed to remove file:D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/xsim.dir/ClockDivider_tb_behav/xsimkernel.log
WARNING: [Vivado 12-4421] Failed to remove directory:D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/xsim.dir/ClockDivider_tb_behav
WARNING: [Vivado 12-4421] Failed to remove directory:D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
run 10 us
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
restart
Could not open the .mem file xsim.dir/ClockDivider_tb_behav/xsim.mem
Command failed: Simulator command interrupted.

Simulation engine not responding
ERROR: unknown error occurred
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter
ERROR: [VRFC 10-1472] type error near to_integer ; expected type std_logic_vector [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:52]
ERROR: [VRFC 10-2841] no feasible entry for subprogram to_integer found [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:52]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [VRFC 10-240] VHDL file D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top ClockDivider_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 24 14:32:56 2018...
