Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov  9 22:10:36 2023
| Host         : athanasi-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriver_timing_summary_routed.rpt -pb FourDigitLEDdriver_timing_summary_routed.pb -rpx FourDigitLEDdriver_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.353        0.000                      0                   71        0.181        0.000                      0                   71        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  clk_ssd  {0.000 100.000}      200.000         5.000           
  clkfb    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  clk_ssd         195.875        0.000                      0                   63        0.181        0.000                      0                   63       13.360        0.000                       0                    36  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_ssd            clk_ssd                195.353        0.000                      0                    8        1.106        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      195.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.875ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/relative_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.286%)  route 3.104ns (77.714%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           1.489    10.206    digit_driver_module_inst/E[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124    10.330 r  digit_driver_module_inst/relative_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    10.330    digit_driver_module_inst/relative_addr[1]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  digit_driver_module_inst/relative_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.600   205.987    digit_driver_module_inst/CLK
    SLICE_X1Y86          FDRE                                         r  digit_driver_module_inst/relative_addr_reg[1]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X1Y86          FDRE (Setup_fdre_C_D)        0.029   206.205    digit_driver_module_inst/relative_addr_reg[1]
  -------------------------------------------------------------------
                         required time                        206.205    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                195.875    

Slack (MET) :             196.231ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.766ns (22.505%)  route 2.638ns (77.495%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           1.023     9.740    digit_driver_module_inst/E[0]
    SLICE_X0Y86          FDPE                                         r  digit_driver_module_inst/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.600   205.987    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDPE                                         r  digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X0Y86          FDPE (Setup_fdpe_C_CE)      -0.205   205.971    digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.971    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                196.231    

Slack (MET) :             196.231ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.766ns (22.505%)  route 2.638ns (77.495%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           1.023     9.740    digit_driver_module_inst/E[0]
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.600   205.987    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X0Y86          FDCE (Setup_fdce_C_CE)      -0.205   205.971    digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.971    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                196.231    

Slack (MET) :             196.231ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.766ns (22.505%)  route 2.638ns (77.495%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           1.023     9.740    digit_driver_module_inst/E[0]
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.600   205.987    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X0Y86          FDCE (Setup_fdce_C_CE)      -0.205   205.971    digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.971    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                196.231    

Slack (MET) :             196.231ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.766ns (22.505%)  route 2.638ns (77.495%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           1.023     9.740    digit_driver_module_inst/E[0]
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.600   205.987    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X0Y86          FDCE (Setup_fdce_C_CE)      -0.205   205.971    digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.971    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                196.231    

Slack (MET) :             196.270ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/relative_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.890ns (24.730%)  route 2.709ns (75.270%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           1.094     9.812    digit_driver_module_inst/E[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.124     9.936 r  digit_driver_module_inst/relative_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     9.936    digit_driver_module_inst/relative_addr[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  digit_driver_module_inst/relative_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.601   205.988    digit_driver_module_inst/CLK
    SLICE_X1Y87          FDRE                                         r  digit_driver_module_inst/relative_addr_reg[0]/C
                         clock pessimism              0.327   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.029   206.206    digit_driver_module_inst/relative_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        206.206    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                196.270    

Slack (MET) :             197.323ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 1.966ns (74.747%)  route 0.664ns (25.253%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.713     6.332    clean_reset/clk_ssd_BUFG
    SLICE_X2Y80          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     6.850 f  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.664     7.514    clean_reset/counter_reg[1]
    SLICE_X2Y80          LUT1 (Prop_lut1_I0_O)        0.124     7.638 r  clean_reset/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.638    clean_reset/counter[0]_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.171 r  clean_reset/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.171    clean_reset/counter_reg[0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  clean_reset/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    clean_reset/counter_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  clean_reset/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.405    clean_reset/counter_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  clean_reset/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.522    clean_reset/counter_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  clean_reset/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    clean_reset/counter_reg[16]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.962 r  clean_reset/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.962    clean_reset/counter_reg[20]_i_1_n_6
    SLICE_X2Y85          FDSE                                         r  clean_reset/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.600   205.987    clean_reset/clk_ssd_BUFG
    SLICE_X2Y85          FDSE                                         r  clean_reset/counter_reg[21]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X2Y85          FDSE (Setup_fdse_C_D)        0.109   206.285    clean_reset/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        206.285    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                197.323    

Slack (MET) :             197.427ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 1.862ns (73.707%)  route 0.664ns (26.293%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.713     6.332    clean_reset/clk_ssd_BUFG
    SLICE_X2Y80          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     6.850 f  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.664     7.514    clean_reset/counter_reg[1]
    SLICE_X2Y80          LUT1 (Prop_lut1_I0_O)        0.124     7.638 r  clean_reset/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.638    clean_reset/counter[0]_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.171 r  clean_reset/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.171    clean_reset/counter_reg[0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  clean_reset/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    clean_reset/counter_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  clean_reset/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.405    clean_reset/counter_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  clean_reset/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.522    clean_reset/counter_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  clean_reset/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    clean_reset/counter_reg[16]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.858 r  clean_reset/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.858    clean_reset/counter_reg[20]_i_1_n_7
    SLICE_X2Y85          FDRE                                         r  clean_reset/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.600   205.987    clean_reset/clk_ssd_BUFG
    SLICE_X2Y85          FDRE                                         r  clean_reset/counter_reg[20]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.109   206.285    clean_reset/counter_reg[20]
  -------------------------------------------------------------------
                         required time                        206.285    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                197.427    

Slack (MET) :             197.439ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 1.849ns (73.571%)  route 0.664ns (26.429%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.713     6.332    clean_reset/clk_ssd_BUFG
    SLICE_X2Y80          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     6.850 f  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.664     7.514    clean_reset/counter_reg[1]
    SLICE_X2Y80          LUT1 (Prop_lut1_I0_O)        0.124     7.638 r  clean_reset/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.638    clean_reset/counter[0]_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.171 r  clean_reset/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.171    clean_reset/counter_reg[0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  clean_reset/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    clean_reset/counter_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  clean_reset/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.405    clean_reset/counter_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  clean_reset/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.522    clean_reset/counter_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.845 r  clean_reset/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.845    clean_reset/counter_reg[16]_i_1_n_6
    SLICE_X2Y84          FDSE                                         r  clean_reset/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.599   205.986    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDSE                                         r  clean_reset/counter_reg[17]/C
                         clock pessimism              0.327   206.313    
                         clock uncertainty           -0.138   206.175    
    SLICE_X2Y84          FDSE (Setup_fdse_C_D)        0.109   206.284    clean_reset/counter_reg[17]
  -------------------------------------------------------------------
                         required time                        206.284    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                197.439    

Slack (MET) :             197.447ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 1.841ns (73.487%)  route 0.664ns (26.513%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.713     6.332    clean_reset/clk_ssd_BUFG
    SLICE_X2Y80          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     6.850 f  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.664     7.514    clean_reset/counter_reg[1]
    SLICE_X2Y80          LUT1 (Prop_lut1_I0_O)        0.124     7.638 r  clean_reset/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.638    clean_reset/counter[0]_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.171 r  clean_reset/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.171    clean_reset/counter_reg[0]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  clean_reset/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    clean_reset/counter_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  clean_reset/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.405    clean_reset/counter_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  clean_reset/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.522    clean_reset/counter_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.837 r  clean_reset/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.837    clean_reset/counter_reg[16]_i_1_n_4
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.599   205.986    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
                         clock pessimism              0.327   206.313    
                         clock uncertainty           -0.138   206.175    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.109   206.284    clean_reset/counter_reg[19]
  -------------------------------------------------------------------
                         required time                        206.284    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                197.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/relative_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.218%)  route 0.099ns (34.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.864    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDPE                                         r  digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDPE (Prop_fdpe_C_Q)         0.141     2.005 r  digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=11, routed)          0.099     2.105    digit_driver_module_inst/counter_reg_n_0_[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.045     2.150 r  digit_driver_module_inst/relative_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.150    digit_driver_module_inst/relative_addr[1]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  digit_driver_module_inst/relative_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.415    digit_driver_module_inst/CLK
    SLICE_X1Y86          FDRE                                         r  digit_driver_module_inst/relative_addr_reg[1]/C
                         clock pessimism             -0.537     1.877    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.091     1.968    digit_driver_module_inst/relative_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/relative_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.254%)  route 0.163ns (46.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.864    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDPE                                         r  digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDPE (Prop_fdpe_C_Q)         0.141     2.005 r  digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=11, routed)          0.163     2.169    digit_driver_module_inst/counter_reg_n_0_[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I3_O)        0.045     2.214 r  digit_driver_module_inst/relative_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.214    digit_driver_module_inst/relative_addr[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  digit_driver_module_inst/relative_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.873     2.416    digit_driver_module_inst/CLK
    SLICE_X1Y87          FDRE                                         r  digit_driver_module_inst/relative_addr_reg[0]/C
                         clock pessimism             -0.535     1.880    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.091     1.971    digit_driver_module_inst/relative_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 clean_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/button_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.598     1.862    clean_reset/clk_ssd_BUFG
    SLICE_X3Y82          FDRE                                         r  clean_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     2.003 r  clean_reset/temp_reg/Q
                         net (fo=1, routed)           0.176     2.180    clean_reset/temp
    SLICE_X3Y82          FDRE                                         r  clean_reset/button_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.869     2.412    clean_reset/clk_ssd_BUFG
    SLICE_X3Y82          FDRE                                         r  clean_reset/button_sync_reg/C
                         clock pessimism             -0.549     1.862    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.070     1.932    clean_reset/button_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.598     1.862    clean_reset/clk_ssd_BUFG
    SLICE_X2Y82          FDRE                                         r  clean_reset/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     2.026 f  clean_reset/counter_reg[11]/Q
                         net (fo=2, routed)           0.148     2.175    clean_reset/counter_reg[11]
    SLICE_X2Y82          LUT1 (Prop_lut1_I0_O)        0.045     2.220 r  clean_reset/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     2.220    clean_reset/counter[8]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.284 r  clean_reset/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.284    clean_reset/counter_reg[8]_i_1_n_4
    SLICE_X2Y82          FDRE                                         r  clean_reset/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.869     2.412    clean_reset/clk_ssd_BUFG
    SLICE_X2Y82          FDRE                                         r  clean_reset/counter_reg[11]/C
                         clock pessimism             -0.549     1.862    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.996    clean_reset/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.863    clean_reset/clk_ssd_BUFG
    SLICE_X2Y83          FDRE                                         r  clean_reset/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     2.027 f  clean_reset/counter_reg[15]/Q
                         net (fo=2, routed)           0.148     2.176    clean_reset/counter_reg[15]
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     2.221 r  clean_reset/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     2.221    clean_reset/counter[12]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.285 r  clean_reset/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.285    clean_reset/counter_reg[12]_i_1_n_4
    SLICE_X2Y83          FDRE                                         r  clean_reset/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.413    clean_reset/clk_ssd_BUFG
    SLICE_X2Y83          FDRE                                         r  clean_reset/counter_reg[15]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.997    clean_reset/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.864    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     2.028 f  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.148     2.177    clean_reset/counter_reg[19]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.045     2.222 r  clean_reset/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     2.222    clean_reset/counter[16]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.286 r  clean_reset/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.286    clean_reset/counter_reg[16]_i_1_n_4
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.414    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.998    clean_reset/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.596     1.860    clean_reset/clk_ssd_BUFG
    SLICE_X2Y80          FDRE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     2.024 f  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.148     2.173    clean_reset/counter_reg[3]
    SLICE_X2Y80          LUT1 (Prop_lut1_I0_O)        0.045     2.218 r  clean_reset/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.218    clean_reset/counter[0]_i_3_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.282 r  clean_reset/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.282    clean_reset/counter_reg[0]_i_2_n_4
    SLICE_X2Y80          FDRE                                         r  clean_reset/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.867     2.410    clean_reset/clk_ssd_BUFG
    SLICE_X2Y80          FDRE                                         r  clean_reset/counter_reg[3]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.994    clean_reset/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.861    clean_reset/clk_ssd_BUFG
    SLICE_X2Y81          FDSE                                         r  clean_reset/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDSE (Prop_fdse_C_Q)         0.164     2.025 f  clean_reset/counter_reg[7]/Q
                         net (fo=2, routed)           0.149     2.175    clean_reset/counter_reg[7]
    SLICE_X2Y81          LUT1 (Prop_lut1_I0_O)        0.045     2.220 r  clean_reset/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.220    clean_reset/counter[4]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.284 r  clean_reset/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.284    clean_reset/counter_reg[4]_i_1_n_4
    SLICE_X2Y81          FDSE                                         r  clean_reset/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.868     2.411    clean_reset/clk_ssd_BUFG
    SLICE_X2Y81          FDSE                                         r  clean_reset/counter_reg[7]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X2Y81          FDSE (Hold_fdse_C_D)         0.134     1.995    clean_reset/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 digit_driver_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.652%)  route 0.196ns (51.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.864    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     2.005 r  digit_driver_module_inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.196     2.202    digit_driver_module_inst/counter_reg_n_0_[1]
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.045     2.247 r  digit_driver_module_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.247    digit_driver_module_inst/p_0_in[0]
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.415    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.092     1.956    digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.596     1.860    clean_reset/clk_ssd_BUFG
    SLICE_X2Y80          FDRE                                         r  clean_reset/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     2.024 f  clean_reset/counter_reg[0]/Q
                         net (fo=2, routed)           0.174     2.199    clean_reset/counter_reg[0]
    SLICE_X2Y80          LUT1 (Prop_lut1_I0_O)        0.045     2.244 r  clean_reset/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.244    clean_reset/counter[0]_i_6_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.314 r  clean_reset/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.314    clean_reset/counter_reg[0]_i_2_n_7
    SLICE_X2Y80          FDRE                                         r  clean_reset/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.867     2.410    clean_reset/clk_ssd_BUFG
    SLICE_X2Y80          FDRE                                         r  clean_reset/counter_reg[0]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.994    clean_reset/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ssd
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_ssd_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y82      clean_reset/button_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y80      clean_reset/counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X2Y82      clean_reset/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y82      clean_reset/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y83      clean_reset/counter_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X2Y83      clean_reset/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y83      clean_reset/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y83      clean_reset/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y82      clean_reset/button_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y80      clean_reset/counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y82      clean_reset/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y82      clean_reset/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y80      clean_reset/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      clean_reset/counter_reg[20]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      clean_reset/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y80      clean_reset/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y80      clean_reset/counter_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y82      clean_reset/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y80      clean_reset/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y83      clean_reset/counter_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y83      clean_reset/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y83      clean_reset/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y83      clean_reset/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y84      clean_reset/counter_reg[16]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y84      clean_reset/counter_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y84      clean_reset/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y84      clean_reset/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y80      clean_reset/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      195.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.353ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.890ns (21.808%)  route 3.191ns (78.192%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.995     9.712    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.124     9.836 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.582    10.418    digit_driver_module_inst/AS[0]
    SLICE_X0Y86          FDCE                                         f  digit_driver_module_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.600   205.987    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X0Y86          FDCE (Recov_fdce_C_CLR)     -0.405   205.771    digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.771    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                195.353    

Slack (MET) :             195.353ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.890ns (21.808%)  route 3.191ns (78.192%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.995     9.712    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.124     9.836 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.582    10.418    digit_driver_module_inst/AS[0]
    SLICE_X0Y86          FDCE                                         f  digit_driver_module_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.600   205.987    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X0Y86          FDCE (Recov_fdce_C_CLR)     -0.405   205.771    digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.771    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                195.353    

Slack (MET) :             195.353ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.890ns (21.808%)  route 3.191ns (78.192%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.995     9.712    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.124     9.836 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.582    10.418    digit_driver_module_inst/AS[0]
    SLICE_X0Y86          FDCE                                         f  digit_driver_module_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.600   205.987    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X0Y86          FDCE (Recov_fdce_C_CLR)     -0.405   205.771    digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.771    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                195.353    

Slack (MET) :             195.399ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.890ns (21.808%)  route 3.191ns (78.192%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.995     9.712    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.124     9.836 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.582    10.418    digit_driver_module_inst/AS[0]
    SLICE_X0Y86          FDPE                                         f  digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.600   205.987    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDPE                                         r  digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X0Y86          FDPE (Recov_fdpe_C_PRE)     -0.359   205.817    digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.817    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                195.399    

Slack (MET) :             195.448ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/anodes_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.890ns (22.069%)  route 3.143ns (77.931%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.995     9.712    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.124     9.836 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.534    10.370    digit_driver_module_inst/AS[0]
    SLICE_X0Y87          FDPE                                         f  digit_driver_module_inst/anodes_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.601   205.988    digit_driver_module_inst/CLK
    SLICE_X0Y87          FDPE                                         r  digit_driver_module_inst/anodes_reg[0]/C
                         clock pessimism              0.327   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X0Y87          FDPE (Recov_fdpe_C_PRE)     -0.359   205.818    digit_driver_module_inst/anodes_reg[0]
  -------------------------------------------------------------------
                         required time                        205.818    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                195.448    

Slack (MET) :             195.448ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/anodes_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.890ns (22.069%)  route 3.143ns (77.931%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.995     9.712    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.124     9.836 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.534    10.370    digit_driver_module_inst/AS[0]
    SLICE_X0Y87          FDPE                                         f  digit_driver_module_inst/anodes_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.601   205.988    digit_driver_module_inst/CLK
    SLICE_X0Y87          FDPE                                         r  digit_driver_module_inst/anodes_reg[1]/C
                         clock pessimism              0.327   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X0Y87          FDPE (Recov_fdpe_C_PRE)     -0.359   205.818    digit_driver_module_inst/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                        205.818    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                195.448    

Slack (MET) :             195.448ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/anodes_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.890ns (22.069%)  route 3.143ns (77.931%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.995     9.712    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.124     9.836 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.534    10.370    digit_driver_module_inst/AS[0]
    SLICE_X0Y87          FDPE                                         f  digit_driver_module_inst/anodes_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.601   205.988    digit_driver_module_inst/CLK
    SLICE_X0Y87          FDPE                                         r  digit_driver_module_inst/anodes_reg[2]/C
                         clock pessimism              0.327   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X0Y87          FDPE (Recov_fdpe_C_PRE)     -0.359   205.818    digit_driver_module_inst/anodes_reg[2]
  -------------------------------------------------------------------
                         required time                        205.818    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                195.448    

Slack (MET) :             195.448ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/anodes_reg[3]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.890ns (22.069%)  route 3.143ns (77.931%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.718     6.337    clean_reset/clk_ssd_BUFG
    SLICE_X2Y84          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.676     7.531    clean_reset/counter_reg[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.655 r  clean_reset/counter[3]_i_4/O
                         net (fo=1, routed)           0.938     8.593    clean_reset/counter[3]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.717 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.995     9.712    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.124     9.836 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.534    10.370    digit_driver_module_inst/AS[0]
    SLICE_X0Y87          FDPE                                         f  digit_driver_module_inst/anodes_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          1.601   205.988    digit_driver_module_inst/CLK
    SLICE_X0Y87          FDPE                                         r  digit_driver_module_inst/anodes_reg[3]/C
                         clock pessimism              0.327   206.315    
                         clock uncertainty           -0.138   206.177    
    SLICE_X0Y87          FDPE (Recov_fdpe_C_PRE)     -0.359   205.818    digit_driver_module_inst/anodes_reg[3]
  -------------------------------------------------------------------
                         required time                        205.818    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                195.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/anodes_reg[0]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.254ns (24.667%)  route 0.776ns (75.333%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.861    clean_reset/clk_ssd_BUFG
    SLICE_X2Y81          FDRE                                         r  clean_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  clean_reset/counter_reg[6]/Q
                         net (fo=2, routed)           0.118     2.144    clean_reset/counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.045     2.189 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.478     2.666    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.045     2.711 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.180     2.891    digit_driver_module_inst/AS[0]
    SLICE_X0Y87          FDPE                                         f  digit_driver_module_inst/anodes_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.873     2.416    digit_driver_module_inst/CLK
    SLICE_X0Y87          FDPE                                         r  digit_driver_module_inst/anodes_reg[0]/C
                         clock pessimism             -0.535     1.880    
    SLICE_X0Y87          FDPE (Remov_fdpe_C_PRE)     -0.095     1.785    digit_driver_module_inst/anodes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/anodes_reg[1]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.254ns (24.667%)  route 0.776ns (75.333%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.861    clean_reset/clk_ssd_BUFG
    SLICE_X2Y81          FDRE                                         r  clean_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  clean_reset/counter_reg[6]/Q
                         net (fo=2, routed)           0.118     2.144    clean_reset/counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.045     2.189 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.478     2.666    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.045     2.711 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.180     2.891    digit_driver_module_inst/AS[0]
    SLICE_X0Y87          FDPE                                         f  digit_driver_module_inst/anodes_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.873     2.416    digit_driver_module_inst/CLK
    SLICE_X0Y87          FDPE                                         r  digit_driver_module_inst/anodes_reg[1]/C
                         clock pessimism             -0.535     1.880    
    SLICE_X0Y87          FDPE (Remov_fdpe_C_PRE)     -0.095     1.785    digit_driver_module_inst/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/anodes_reg[2]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.254ns (24.667%)  route 0.776ns (75.333%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.861    clean_reset/clk_ssd_BUFG
    SLICE_X2Y81          FDRE                                         r  clean_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  clean_reset/counter_reg[6]/Q
                         net (fo=2, routed)           0.118     2.144    clean_reset/counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.045     2.189 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.478     2.666    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.045     2.711 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.180     2.891    digit_driver_module_inst/AS[0]
    SLICE_X0Y87          FDPE                                         f  digit_driver_module_inst/anodes_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.873     2.416    digit_driver_module_inst/CLK
    SLICE_X0Y87          FDPE                                         r  digit_driver_module_inst/anodes_reg[2]/C
                         clock pessimism             -0.535     1.880    
    SLICE_X0Y87          FDPE (Remov_fdpe_C_PRE)     -0.095     1.785    digit_driver_module_inst/anodes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/anodes_reg[3]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.254ns (24.667%)  route 0.776ns (75.333%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.861    clean_reset/clk_ssd_BUFG
    SLICE_X2Y81          FDRE                                         r  clean_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  clean_reset/counter_reg[6]/Q
                         net (fo=2, routed)           0.118     2.144    clean_reset/counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.045     2.189 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.478     2.666    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.045     2.711 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.180     2.891    digit_driver_module_inst/AS[0]
    SLICE_X0Y87          FDPE                                         f  digit_driver_module_inst/anodes_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.873     2.416    digit_driver_module_inst/CLK
    SLICE_X0Y87          FDPE                                         r  digit_driver_module_inst/anodes_reg[3]/C
                         clock pessimism             -0.535     1.880    
    SLICE_X0Y87          FDPE (Remov_fdpe_C_PRE)     -0.095     1.785    digit_driver_module_inst/anodes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.254ns (23.874%)  route 0.810ns (76.126%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.861    clean_reset/clk_ssd_BUFG
    SLICE_X2Y81          FDRE                                         r  clean_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  clean_reset/counter_reg[6]/Q
                         net (fo=2, routed)           0.118     2.144    clean_reset/counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.045     2.189 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.478     2.666    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.045     2.711 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.214     2.925    digit_driver_module_inst/AS[0]
    SLICE_X0Y86          FDCE                                         f  digit_driver_module_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.415    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism             -0.535     1.879    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.787    digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.254ns (23.874%)  route 0.810ns (76.126%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.861    clean_reset/clk_ssd_BUFG
    SLICE_X2Y81          FDRE                                         r  clean_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  clean_reset/counter_reg[6]/Q
                         net (fo=2, routed)           0.118     2.144    clean_reset/counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.045     2.189 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.478     2.666    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.045     2.711 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.214     2.925    digit_driver_module_inst/AS[0]
    SLICE_X0Y86          FDCE                                         f  digit_driver_module_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.415    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism             -0.535     1.879    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.787    digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.254ns (23.874%)  route 0.810ns (76.126%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.861    clean_reset/clk_ssd_BUFG
    SLICE_X2Y81          FDRE                                         r  clean_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  clean_reset/counter_reg[6]/Q
                         net (fo=2, routed)           0.118     2.144    clean_reset/counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.045     2.189 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.478     2.666    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.045     2.711 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.214     2.925    digit_driver_module_inst/AS[0]
    SLICE_X0Y86          FDCE                                         f  digit_driver_module_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.415    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDCE                                         r  digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism             -0.535     1.879    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.787    digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.254ns (23.874%)  route 0.810ns (76.126%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.597     1.861    clean_reset/clk_ssd_BUFG
    SLICE_X2Y81          FDRE                                         r  clean_reset/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  clean_reset/counter_reg[6]/Q
                         net (fo=2, routed)           0.118     2.144    clean_reset/counter_reg[6]
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.045     2.189 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.478     2.666    clean_reset/button_clean1
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.045     2.711 f  clean_reset/counter[3]_i_3/O
                         net (fo=8, routed)           0.214     2.925    digit_driver_module_inst/AS[0]
    SLICE_X0Y86          FDPE                                         f  digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.415    digit_driver_module_inst/CLK
    SLICE_X0Y86          FDPE                                         r  digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism             -0.535     1.879    
    SLICE_X0Y86          FDPE (Remov_fdpe_C_PRE)     -0.095     1.784    digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  1.141    





