// Seed: 3880365319
macromodule module_0 (
    output wire id_0,
    output wire id_1,
    input wand id_2,
    input tri0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri id_12,
    input tri0 id_13,
    input supply1 id_14
    , id_17,
    input tri0 id_15
);
  supply0 id_18;
  assign id_5 = 1;
  always id_17 <= 1;
  assign id_18 = 1;
endmodule
macromodule module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output wand id_2,
    output uwire id_3,
    output tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    output wor id_7,
    input wor id_8,
    input tri id_9,
    output wire id_10,
    input wor id_11,
    input wor id_12,
    input supply1 id_13,
    input wor id_14,
    output uwire id_15,
    output wor id_16,
    input supply1 id_17,
    output tri id_18,
    input tri id_19
    , id_22,
    output supply1 id_20
);
  initial $display;
  wire id_23;
  supply0 id_24;
  module_0(
      id_2,
      id_18,
      id_13,
      id_13,
      id_16,
      id_16,
      id_14,
      id_14,
      id_8,
      id_9,
      id_8,
      id_0,
      id_8,
      id_19,
      id_1,
      id_9
  ); id_25(
      id_14, 1'b0 | 1'b0 - id_24, 1, 1, id_12
  );
  wire id_26;
endmodule
