
*** Running vivado
    with args -log top_gen_var_clk_div_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_gen_var_clk_div_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_gen_var_clk_div_0_0.tcl -notrace
Command: synth_design -top top_gen_var_clk_div_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10933 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1299.535 ; gain = 87.000 ; free physical = 4342 ; free virtual = 10768
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_gen_var_clk_div_0_0' [/home/hernan/MyS_tf1D/MyS_tf1D.srcs/sources_1/bd/top_gen/ip/top_gen_var_clk_div_0_0/synth/top_gen_var_clk_div_0_0.vhd:64]
INFO: [Synth 8-3491] module 'var_clk_div' declared at '/home/hernan/MyS_tf1D/MyS_tf1D.srcs/sources_1/bd/top_gen/ipshared/0988/var_clk_div.srcs/sources_1/imports/Trabajo final/var_clk_div.vhd:5' bound to instance 'U0' of component 'var_clk_div' [/home/hernan/MyS_tf1D/MyS_tf1D.srcs/sources_1/bd/top_gen/ip/top_gen_var_clk_div_0_0/synth/top_gen_var_clk_div_0_0.vhd:79]
INFO: [Synth 8-638] synthesizing module 'var_clk_div' [/home/hernan/MyS_tf1D/MyS_tf1D.srcs/sources_1/bd/top_gen/ipshared/0988/var_clk_div.srcs/sources_1/imports/Trabajo final/var_clk_div.vhd:11]
WARNING: [Synth 8-614] signal 'div_i' is read in the process but is not in the sensitivity list [/home/hernan/MyS_tf1D/MyS_tf1D.srcs/sources_1/bd/top_gen/ipshared/0988/var_clk_div.srcs/sources_1/imports/Trabajo final/var_clk_div.vhd:15]
WARNING: [Synth 8-614] signal 'clk_div_s' is read in the process but is not in the sensitivity list [/home/hernan/MyS_tf1D/MyS_tf1D.srcs/sources_1/bd/top_gen/ipshared/0988/var_clk_div.srcs/sources_1/imports/Trabajo final/var_clk_div.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'var_clk_div' (1#1) [/home/hernan/MyS_tf1D/MyS_tf1D.srcs/sources_1/bd/top_gen/ipshared/0988/var_clk_div.srcs/sources_1/imports/Trabajo final/var_clk_div.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'top_gen_var_clk_div_0_0' (2#1) [/home/hernan/MyS_tf1D/MyS_tf1D.srcs/sources_1/bd/top_gen/ip/top_gen_var_clk_div_0_0/synth/top_gen_var_clk_div_0_0.vhd:64]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[31]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[30]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[29]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[28]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[27]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[26]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[25]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[24]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[23]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[22]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[21]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[20]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[19]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[18]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[17]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[16]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[15]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[14]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[13]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[12]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[11]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[10]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[9]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[8]
WARNING: [Synth 8-3331] design var_clk_div has unconnected port div_i[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1344.145 ; gain = 131.609 ; free physical = 4357 ; free virtual = 10783
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1344.145 ; gain = 131.609 ; free physical = 4357 ; free virtual = 10783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1344.145 ; gain = 131.609 ; free physical = 4357 ; free virtual = 10783
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1645.758 ; gain = 0.000 ; free physical = 4096 ; free virtual = 10546
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4179 ; free virtual = 10617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4179 ; free virtual = 10616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4180 ; free virtual = 10618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4179 ; free virtual = 10618
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module var_clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[31]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[30]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[29]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[28]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[27]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[26]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[25]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[24]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[23]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[22]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[21]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[20]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[19]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[18]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[17]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[16]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[15]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[14]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[13]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[12]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[11]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[10]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[9]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[8]
WARNING: [Synth 8-3331] design top_gen_var_clk_div_0_0 has unconnected port div_i[7]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4157 ; free virtual = 10599
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4024 ; free virtual = 10473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4024 ; free virtual = 10473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4023 ; free virtual = 10472
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4023 ; free virtual = 10472
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4023 ; free virtual = 10472
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4023 ; free virtual = 10472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4023 ; free virtual = 10472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4023 ; free virtual = 10472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4023 ; free virtual = 10472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     3|
|4     |LUT4 |     2|
|5     |LUT5 |     2|
|6     |LUT6 |     4|
|7     |FDRE |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    22|
|2     |  U0     |var_clk_div |    21|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:13 . Memory (MB): peak = 1645.758 ; gain = 433.223 ; free physical = 4023 ; free virtual = 10472
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1645.758 ; gain = 131.609 ; free physical = 4080 ; free virtual = 10529
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:14 . Memory (MB): peak = 1645.766 ; gain = 433.223 ; free physical = 4080 ; free virtual = 10529
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 1645.766 ; gain = 452.688 ; free physical = 4071 ; free virtual = 10521
INFO: [Common 17-1381] The checkpoint '/home/hernan/MyS_tf1D/MyS_tf1D.runs/top_gen_var_clk_div_0_0_synth_1/top_gen_var_clk_div_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/hernan/MyS_tf1D/MyS_tf1D.srcs/sources_1/bd/top_gen/ip/top_gen_var_clk_div_0_0/top_gen_var_clk_div_0_0.xci
INFO: [Common 17-1381] The checkpoint '/home/hernan/MyS_tf1D/MyS_tf1D.runs/top_gen_var_clk_div_0_0_synth_1/top_gen_var_clk_div_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_gen_var_clk_div_0_0_utilization_synth.rpt -pb top_gen_var_clk_div_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1669.770 ; gain = 0.000 ; free physical = 4070 ; free virtual = 10520
INFO: [Common 17-206] Exiting Vivado at Mon Oct 10 10:50:33 2022...
