# HParser
Automatic generate parsers and packers in Verilog
