C:/Users/desro/Documents/ELE344-PROJET3/Fichier/control.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/desro/Documents/ELE344-PROJET3/Fichier/control.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity control
-- Compiling architecture control of control

} {} {}} C:/Users/desro/Documents/ELE344-PROJET3/Fichier/dmem.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/desro/Documents/ELE344-PROJET3/Fichier/dmem.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package MATH_REAL
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity dmem
-- Compiling architecture dmem_arch of dmem

} {} {}} C:/Users/desro/Documents/ELE344-PROJET3/Fichier/regfile.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/desro/Documents/ELE344-PROJET3/Fichier/regfile.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RegFile
-- Compiling architecture RegFile_arch of RegFile

} {} {}} C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mips.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mips
-- Compiling architecture rtl of mips
-- Loading entity control
-- Loading entity datapath

} {} {}} C:/Users/desro/Documents/ELE344-PROJET3/Fichier/ual.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/desro/Documents/ELE344-PROJET3/Fichier/ual.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity UAL
-- Compiling architecture rtl of UAL

} {} {}} C:/Users/desro/Documents/ELE344-PROJET3/Fichier/pc.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/desro/Documents/ELE344-PROJET3/Fichier/pc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity PC
-- Compiling architecture rtl of PC

} {} {}} C:/Users/desro/Documents/ELE344-PROJET3/Fichier/pcplus4.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/desro/Documents/ELE344-PROJET3/Fichier/pcplus4.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity PC_Plus4
-- Compiling architecture rtl of PC_Plus4

} {} {}} C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/desro/Documents/ELE344-PROJET3/Fichier/top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity top
-- Compiling architecture rtl of top
-- Loading entity imem
-- Loading entity mips
-- Loading package MATH_REAL
-- Loading entity dmem

} {} {}} C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mux2.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mux2.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mux2
-- Compiling architecture rtl of mux2

} {} {}} C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mux3.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/desro/Documents/ELE344-PROJET3/Fichier/mux3.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mux3
-- Compiling architecture rtl of mux3

} {} {}}
