Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar  8 18:41:04 2020
| Host         : LAPTOP-HU0R68OD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.941        0.000                      0                  566        0.120        0.000                      0                  566        3.000        0.000                       0                   205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_video_clock  {0.000 6.737}      13.474          74.219          
  clk_out2_video_clock  {3.368 10.105}     13.474          74.219          
  clk_out3_video_clock  {0.000 5.053}      10.105          98.958          
  clkfbout_video_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_video_clock        8.939        0.000                      0                  495        0.120        0.000                      0                  495        5.757        0.000                       0                   162  
  clk_out2_video_clock                                                                                                                                                   11.318        0.000                       0                     2  
  clk_out3_video_clock        3.941        0.000                      0                   71        0.171        0.000                      0                   71        4.553        0.000                       0                    37  
  clkfbout_video_clock                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_clock
  To Clock:  clk_out1_video_clock

Setup :            0  Failing Endpoints,  Worst Slack        8.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.939ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_color_bar/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clock rise@13.474ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.523%)  route 3.207ns (79.477%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 12.094 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.874    -0.738    hdmi_color_bar/clk_out1
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  hdmi_color_bar/h_cnt_reg[11]/Q
                         net (fo=5, routed)           1.134     0.852    hdmi_color_bar/h_cnt_reg_n_0_[11]
    SLICE_X108Y11        LUT6 (Prop_lut6_I2_O)        0.124     0.976 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.627     1.603    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X110Y10        LUT2 (Prop_lut2_I0_O)        0.124     1.727 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.667     2.394    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X110Y10        LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.779     3.297    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.694    12.094    hdmi_color_bar/clk_out1
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/C
                         clock pessimism              0.642    12.736    
                         clock uncertainty           -0.071    12.665    
    SLICE_X111Y14        FDRE (Setup_fdre_C_R)       -0.429    12.236    hdmi_color_bar/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                  8.939    

Slack (MET) :             8.939ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_color_bar/h_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clock rise@13.474ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.523%)  route 3.207ns (79.477%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 12.094 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.874    -0.738    hdmi_color_bar/clk_out1
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  hdmi_color_bar/h_cnt_reg[11]/Q
                         net (fo=5, routed)           1.134     0.852    hdmi_color_bar/h_cnt_reg_n_0_[11]
    SLICE_X108Y11        LUT6 (Prop_lut6_I2_O)        0.124     0.976 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.627     1.603    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X110Y10        LUT2 (Prop_lut2_I0_O)        0.124     1.727 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.667     2.394    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X110Y10        LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.779     3.297    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.694    12.094    hdmi_color_bar/clk_out1
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
                         clock pessimism              0.642    12.736    
                         clock uncertainty           -0.071    12.665    
    SLICE_X111Y14        FDRE (Setup_fdre_C_R)       -0.429    12.236    hdmi_color_bar/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                  8.939    

Slack (MET) :             8.939ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_color_bar/h_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clock rise@13.474ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.523%)  route 3.207ns (79.477%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 12.094 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.874    -0.738    hdmi_color_bar/clk_out1
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  hdmi_color_bar/h_cnt_reg[11]/Q
                         net (fo=5, routed)           1.134     0.852    hdmi_color_bar/h_cnt_reg_n_0_[11]
    SLICE_X108Y11        LUT6 (Prop_lut6_I2_O)        0.124     0.976 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.627     1.603    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X110Y10        LUT2 (Prop_lut2_I0_O)        0.124     1.727 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.667     2.394    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X110Y10        LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.779     3.297    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.694    12.094    hdmi_color_bar/clk_out1
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[9]/C
                         clock pessimism              0.642    12.736    
                         clock uncertainty           -0.071    12.665    
    SLICE_X111Y14        FDRE (Setup_fdre_C_R)       -0.429    12.236    hdmi_color_bar/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                  8.939    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 miz_hdmi_0/inst/my_convert_444_422/pair_start_out_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            miz_hdmi_0/inst/my_colour_space_conversion/mult_r2/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clock rise@13.474ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.642ns (23.901%)  route 2.044ns (76.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 12.113 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.800    -0.812    miz_hdmi_0/inst/my_convert_444_422/vga_clk
    SLICE_X102Y6         FDRE                                         r  miz_hdmi_0/inst/my_convert_444_422/pair_start_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y6         FDRE (Prop_fdre_C_Q)         0.518    -0.294 f  miz_hdmi_0/inst/my_convert_444_422/pair_start_out_r_reg/Q
                         net (fo=14, routed)          0.533     0.240    miz_hdmi_0/inst/my_convert_444_422/B[1]
    SLICE_X102Y6         LUT1 (Prop_lut1_I0_O)        0.124     0.364 r  miz_hdmi_0/inst/my_convert_444_422/mult_r2_i_1/O
                         net (fo=11, routed)          1.511     1.875    miz_hdmi_0/inst/my_colour_space_conversion/B[0]
    DSP48_X4Y0           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_r2/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.713    12.113    miz_hdmi_0/inst/my_colour_space_conversion/vga_clk
    DSP48_X4Y0           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_r2/CLK
                         clock pessimism              0.615    12.728    
                         clock uncertainty           -0.071    12.657    
    DSP48_X4Y0           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -1.743    10.914    miz_hdmi_0/inst/my_colour_space_conversion/mult_r2
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_color_bar/h_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clock rise@13.474ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.828ns (21.271%)  route 3.065ns (78.729%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 12.094 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.874    -0.738    hdmi_color_bar/clk_out1
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  hdmi_color_bar/h_cnt_reg[11]/Q
                         net (fo=5, routed)           1.134     0.852    hdmi_color_bar/h_cnt_reg_n_0_[11]
    SLICE_X108Y11        LUT6 (Prop_lut6_I2_O)        0.124     0.976 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.627     1.603    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X110Y10        LUT2 (Prop_lut2_I0_O)        0.124     1.727 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.667     2.394    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X110Y10        LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.637     3.155    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X111Y13        FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.694    12.094    hdmi_color_bar/clk_out1
    SLICE_X111Y13        FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/C
                         clock pessimism              0.617    12.711    
                         clock uncertainty           -0.071    12.640    
    SLICE_X111Y13        FDRE (Setup_fdre_C_R)       -0.429    12.211    hdmi_color_bar/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_color_bar/h_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clock rise@13.474ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.828ns (21.271%)  route 3.065ns (78.729%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 12.094 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.874    -0.738    hdmi_color_bar/clk_out1
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  hdmi_color_bar/h_cnt_reg[11]/Q
                         net (fo=5, routed)           1.134     0.852    hdmi_color_bar/h_cnt_reg_n_0_[11]
    SLICE_X108Y11        LUT6 (Prop_lut6_I2_O)        0.124     0.976 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.627     1.603    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X110Y10        LUT2 (Prop_lut2_I0_O)        0.124     1.727 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.667     2.394    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X110Y10        LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.637     3.155    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X111Y13        FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.694    12.094    hdmi_color_bar/clk_out1
    SLICE_X111Y13        FDRE                                         r  hdmi_color_bar/h_cnt_reg[6]/C
                         clock pessimism              0.617    12.711    
                         clock uncertainty           -0.071    12.640    
    SLICE_X111Y13        FDRE (Setup_fdre_C_R)       -0.429    12.211    hdmi_color_bar/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_color_bar/h_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clock rise@13.474ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.828ns (21.271%)  route 3.065ns (78.729%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 12.094 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.874    -0.738    hdmi_color_bar/clk_out1
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  hdmi_color_bar/h_cnt_reg[11]/Q
                         net (fo=5, routed)           1.134     0.852    hdmi_color_bar/h_cnt_reg_n_0_[11]
    SLICE_X108Y11        LUT6 (Prop_lut6_I2_O)        0.124     0.976 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.627     1.603    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X110Y10        LUT2 (Prop_lut2_I0_O)        0.124     1.727 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.667     2.394    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X110Y10        LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.637     3.155    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X111Y13        FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.694    12.094    hdmi_color_bar/clk_out1
    SLICE_X111Y13        FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/C
                         clock pessimism              0.617    12.711    
                         clock uncertainty           -0.071    12.640    
    SLICE_X111Y13        FDRE (Setup_fdre_C_R)       -0.429    12.211    hdmi_color_bar/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_color_bar/h_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clock rise@13.474ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.828ns (21.271%)  route 3.065ns (78.729%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 12.094 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.874    -0.738    hdmi_color_bar/clk_out1
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  hdmi_color_bar/h_cnt_reg[11]/Q
                         net (fo=5, routed)           1.134     0.852    hdmi_color_bar/h_cnt_reg_n_0_[11]
    SLICE_X108Y11        LUT6 (Prop_lut6_I2_O)        0.124     0.976 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.627     1.603    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X110Y10        LUT2 (Prop_lut2_I0_O)        0.124     1.727 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.667     2.394    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X110Y10        LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.637     3.155    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X111Y13        FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.694    12.094    hdmi_color_bar/clk_out1
    SLICE_X111Y13        FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/C
                         clock pessimism              0.617    12.711    
                         clock uncertainty           -0.071    12.640    
    SLICE_X111Y13        FDRE (Setup_fdre_C_R)       -0.429    12.211    hdmi_color_bar/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.154ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_color_bar/h_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clock rise@13.474ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.828ns (21.815%)  route 2.968ns (78.185%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 12.095 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.874    -0.738    hdmi_color_bar/clk_out1
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  hdmi_color_bar/h_cnt_reg[11]/Q
                         net (fo=5, routed)           1.134     0.852    hdmi_color_bar/h_cnt_reg_n_0_[11]
    SLICE_X108Y11        LUT6 (Prop_lut6_I2_O)        0.124     0.976 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.627     1.603    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X110Y10        LUT2 (Prop_lut2_I0_O)        0.124     1.727 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.667     2.394    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X110Y10        LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.540     3.058    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X111Y12        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.695    12.095    hdmi_color_bar/clk_out1
    SLICE_X111Y12        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
                         clock pessimism              0.617    12.712    
                         clock uncertainty           -0.071    12.641    
    SLICE_X111Y12        FDRE (Setup_fdre_C_R)       -0.429    12.212    hdmi_color_bar/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  9.154    

Slack (MET) :             9.154ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_color_bar/h_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_clock rise@13.474ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.828ns (21.815%)  route 2.968ns (78.185%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 12.095 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.874    -0.738    hdmi_color_bar/clk_out1
    SLICE_X111Y14        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.456    -0.282 f  hdmi_color_bar/h_cnt_reg[11]/Q
                         net (fo=5, routed)           1.134     0.852    hdmi_color_bar/h_cnt_reg_n_0_[11]
    SLICE_X108Y11        LUT6 (Prop_lut6_I2_O)        0.124     0.976 f  hdmi_color_bar/v_cnt[11]_i_5/O
                         net (fo=5, routed)           0.627     1.603    hdmi_color_bar/v_cnt[11]_i_5_n_0
    SLICE_X110Y10        LUT2 (Prop_lut2_I0_O)        0.124     1.727 f  hdmi_color_bar/h_cnt[11]_i_3/O
                         net (fo=1, routed)           0.667     2.394    hdmi_color_bar/h_cnt[11]_i_3_n_0
    SLICE_X110Y10        LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=11, routed)          0.540     3.058    hdmi_color_bar/h_cnt[11]_i_1_n_0
    SLICE_X111Y12        FDRE                                         r  hdmi_color_bar/h_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         1.695    12.095    hdmi_color_bar/clk_out1
    SLICE_X111Y12        FDRE                                         r  hdmi_color_bar/h_cnt_reg[2]/C
                         clock pessimism              0.617    12.712    
                         clock uncertainty           -0.071    12.641    
    SLICE_X111Y12        FDRE (Setup_fdre_C_R)       -0.429    12.212    hdmi_color_bar/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  9.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_convert_444_422/v_a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            miz_hdmi_0/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.765%)  route 0.103ns (42.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.635    -0.544    miz_hdmi_0/inst/my_convert_444_422/vga_clk
    SLICE_X110Y16        FDRE                                         r  miz_hdmi_0/inst/my_convert_444_422/v_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y16        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  miz_hdmi_0/inst/my_convert_444_422/v_a_reg/Q
                         net (fo=1, routed)           0.103    -0.300    miz_hdmi_0/inst/my_colour_space_conversion/v_a_reg
    SLICE_X112Y15        SRL16E                                       r  miz_hdmi_0/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.905    -0.780    miz_hdmi_0/inst/my_colour_space_conversion/vga_clk
    SLICE_X112Y15        SRL16E                                       r  miz_hdmi_0/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
                         clock pessimism              0.251    -0.529    
    SLICE_X112Y15        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.420    miz_hdmi_0/inst/my_colour_space_conversion/vsync_out_r_reg_srl6
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_convert_444_422/b1_out_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            miz_hdmi_0/inst/my_colour_space_conversion/mult_b1/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.608    -0.571    miz_hdmi_0/inst/my_convert_444_422/vga_clk
    SLICE_X103Y14        FDRE                                         r  miz_hdmi_0/inst/my_convert_444_422/b1_out_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  miz_hdmi_0/inst/my_convert_444_422/b1_out_r_reg[2]/Q
                         net (fo=1, routed)           0.189    -0.241    miz_hdmi_0/inst/my_colour_space_conversion/b1_out_r_reg[8][1]
    DSP48_X4Y5           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_b1/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.967    -0.718    miz_hdmi_0/inst/my_colour_space_conversion/vga_clk
    DSP48_X4Y5           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_b1/CLK
                         clock pessimism              0.252    -0.466    
    DSP48_X4Y5           DSP48E1 (Hold_dsp48e1_CLK_A[17])
                                                      0.066    -0.400    miz_hdmi_0/inst/my_colour_space_conversion/mult_b1
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_convert_444_422/b1_out_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            miz_hdmi_0/inst/my_colour_space_conversion/mult_b1/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.896%)  route 0.188ns (57.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.610    -0.569    miz_hdmi_0/inst/my_convert_444_422/vga_clk
    SLICE_X103Y10        FDRE                                         r  miz_hdmi_0/inst/my_convert_444_422/b1_out_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y10        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  miz_hdmi_0/inst/my_convert_444_422/b1_out_r_reg[7]/Q
                         net (fo=1, routed)           0.188    -0.240    miz_hdmi_0/inst/my_colour_space_conversion/b1_out_r_reg[8][6]
    DSP48_X4Y5           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_b1/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.967    -0.718    miz_hdmi_0/inst/my_colour_space_conversion/vga_clk
    DSP48_X4Y5           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_b1/CLK
                         clock pessimism              0.252    -0.466    
    DSP48_X4Y5           DSP48E1 (Hold_dsp48e1_CLK_A[22])
                                                      0.066    -0.400    miz_hdmi_0/inst/my_colour_space_conversion/mult_b1
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 hdmi_color_bar/hs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_color_bar/hs_reg_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.637    -0.542    hdmi_color_bar/clk_out1
    SLICE_X110Y12        FDRE                                         r  hdmi_color_bar/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y12        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  hdmi_color_bar/hs_reg_reg/Q
                         net (fo=2, routed)           0.113    -0.288    hdmi_color_bar/hs_reg
    SLICE_X113Y13        FDRE                                         r  hdmi_color_bar/hs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.906    -0.779    hdmi_color_bar/clk_out1
    SLICE_X113Y13        FDRE                                         r  hdmi_color_bar/hs_reg_d0_reg/C
                         clock pessimism              0.251    -0.528    
    SLICE_X113Y13        FDRE (Hold_fdre_C_D)         0.070    -0.458    hdmi_color_bar/hs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 hdmi_color_bar/hs_reg_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            miz_hdmi_0/inst/my_convert_444_422/h_a_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.636    -0.543    hdmi_color_bar/clk_out1
    SLICE_X113Y13        FDRE                                         r  hdmi_color_bar/hs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  hdmi_color_bar/hs_reg_d0_reg/Q
                         net (fo=1, routed)           0.110    -0.292    miz_hdmi_0/inst/my_convert_444_422/hsync_in
    SLICE_X112Y13        FDRE                                         r  miz_hdmi_0/inst/my_convert_444_422/h_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.906    -0.779    miz_hdmi_0/inst/my_convert_444_422/vga_clk
    SLICE_X112Y13        FDRE                                         r  miz_hdmi_0/inst/my_convert_444_422/h_a_reg/C
                         clock pessimism              0.249    -0.530    
    SLICE_X112Y13        FDRE (Hold_fdre_C_D)         0.063    -0.467    miz_hdmi_0/inst/my_convert_444_422/h_a_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_convert_444_422/b2_out_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            miz_hdmi_0/inst/my_colour_space_conversion/mult_b2/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.731%)  route 0.187ns (53.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.611    -0.568    miz_hdmi_0/inst/my_convert_444_422/vga_clk
    SLICE_X102Y9         FDRE                                         r  miz_hdmi_0/inst/my_convert_444_422/b2_out_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  miz_hdmi_0/inst/my_convert_444_422/b2_out_r_reg[1]/Q
                         net (fo=1, routed)           0.187    -0.217    miz_hdmi_0/inst/my_colour_space_conversion/b2_out_r_reg[8][0]
    DSP48_X4Y2           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_b2/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.972    -0.713    miz_hdmi_0/inst/my_colour_space_conversion/vga_clk
    DSP48_X4Y2           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_b2/CLK
                         clock pessimism              0.252    -0.461    
    DSP48_X4Y2           DSP48E1 (Hold_dsp48e1_CLK_A[16])
                                                      0.066    -0.395    miz_hdmi_0/inst/my_colour_space_conversion/mult_b2
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_convert_444_422/b2_out_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            miz_hdmi_0/inst/my_colour_space_conversion/mult_b2/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.630%)  route 0.188ns (53.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.611    -0.568    miz_hdmi_0/inst/my_convert_444_422/vga_clk
    SLICE_X102Y9         FDRE                                         r  miz_hdmi_0/inst/my_convert_444_422/b2_out_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  miz_hdmi_0/inst/my_convert_444_422/b2_out_r_reg[4]/Q
                         net (fo=1, routed)           0.188    -0.216    miz_hdmi_0/inst/my_colour_space_conversion/b2_out_r_reg[8][3]
    DSP48_X4Y2           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_b2/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.972    -0.713    miz_hdmi_0/inst/my_colour_space_conversion/vga_clk
    DSP48_X4Y2           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_b2/CLK
                         clock pessimism              0.252    -0.461    
    DSP48_X4Y2           DSP48E1 (Hold_dsp48e1_CLK_A[19])
                                                      0.066    -0.395    miz_hdmi_0/inst/my_colour_space_conversion/mult_b2
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_convert_444_422/b2_out_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            miz_hdmi_0/inst/my_colour_space_conversion/mult_b2/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.498%)  route 0.189ns (53.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.611    -0.568    miz_hdmi_0/inst/my_convert_444_422/vga_clk
    SLICE_X102Y9         FDRE                                         r  miz_hdmi_0/inst/my_convert_444_422/b2_out_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  miz_hdmi_0/inst/my_convert_444_422/b2_out_r_reg[3]/Q
                         net (fo=1, routed)           0.189    -0.215    miz_hdmi_0/inst/my_colour_space_conversion/b2_out_r_reg[8][2]
    DSP48_X4Y2           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_b2/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.972    -0.713    miz_hdmi_0/inst/my_colour_space_conversion/vga_clk
    DSP48_X4Y2           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_b2/CLK
                         clock pessimism              0.252    -0.461    
    DSP48_X4Y2           DSP48E1 (Hold_dsp48e1_CLK_A[18])
                                                      0.066    -0.395    miz_hdmi_0/inst/my_colour_space_conversion/mult_b2
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 hdmi_color_bar/vs_reg_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            miz_hdmi_0/inst/my_convert_444_422/v_a_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.635    -0.544    hdmi_color_bar/clk_out1
    SLICE_X110Y16        FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y16        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  hdmi_color_bar/vs_reg_d0_reg/Q
                         net (fo=1, routed)           0.114    -0.289    miz_hdmi_0/inst/my_convert_444_422/vsync_in
    SLICE_X110Y16        FDRE                                         r  miz_hdmi_0/inst/my_convert_444_422/v_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.904    -0.781    miz_hdmi_0/inst/my_convert_444_422/vga_clk
    SLICE_X110Y16        FDRE                                         r  miz_hdmi_0/inst/my_convert_444_422/v_a_reg/C
                         clock pessimism              0.237    -0.544    
    SLICE_X110Y16        FDRE (Hold_fdre_C_D)         0.070    -0.474    miz_hdmi_0/inst/my_convert_444_422/v_a_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_convert_444_422/pair_start_out_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            miz_hdmi_0/inst/my_colour_space_conversion/mult_b2/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_video_clock  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clock rise@0.000ns - clk_out1_video_clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.751%)  route 0.220ns (57.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.612    -0.567    miz_hdmi_0/inst/my_convert_444_422/vga_clk
    SLICE_X102Y6         FDRE                                         r  miz_hdmi_0/inst/my_convert_444_422/pair_start_out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y6         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  miz_hdmi_0/inst/my_convert_444_422/pair_start_out_r_reg/Q
                         net (fo=14, routed)          0.220    -0.183    miz_hdmi_0/inst/my_colour_space_conversion/B[1]
    DSP48_X4Y2           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_b2/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out1_video_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout1_buf/O
                         net (fo=160, routed)         0.972    -0.713    miz_hdmi_0/inst/my_colour_space_conversion/vga_clk
    DSP48_X4Y2           DSP48E1                                      r  miz_hdmi_0/inst/my_colour_space_conversion/mult_b2/CLK
                         clock pessimism              0.252    -0.461    
    DSP48_X4Y2           DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.082    -0.379    miz_hdmi_0/inst/my_colour_space_conversion/mult_b2
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_clock
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { video_clock_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.474      11.318     BUFGCTRL_X0Y0    video_clock_m0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         13.474      11.320     DSP48_X4Y2       miz_hdmi_0/inst/my_colour_space_conversion/mult_b2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         13.474      11.320     DSP48_X4Y4       miz_hdmi_0/inst/my_colour_space_conversion/mult_g1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         13.474      11.320     DSP48_X4Y1       miz_hdmi_0/inst/my_colour_space_conversion/mult_g2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         13.474      11.320     DSP48_X4Y3       miz_hdmi_0/inst/my_colour_space_conversion/mult_r1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         13.474      11.320     DSP48_X4Y0       miz_hdmi_0/inst/my_colour_space_conversion/mult_r2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         13.474      11.320     DSP48_X4Y5       miz_hdmi_0/inst/my_colour_space_conversion/mult_b1/CLK
Min Period        n/a     FDRE/C              n/a            1.474         13.474      12.000     OLOGIC_X1Y17     miz_hdmi_0/inst/my_hdmi_ddr_output/hdmi_hsync_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         13.474      12.000     OLOGIC_X1Y24     miz_hdmi_0/inst/my_hdmi_ddr_output/hdmi_vsync_r_reg/C
Min Period        n/a     ODDR/C              n/a            1.474         13.474      12.000     OLOGIC_X1Y16     miz_hdmi_0/inst/my_hdmi_ddr_output/inst_generate[0].ODDR_hdmi_d/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X112Y15    miz_hdmi_0/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X112Y15    miz_hdmi_0/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X112Y15    miz_hdmi_0/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X112Y15    miz_hdmi_0/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X112Y15    miz_hdmi_0/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X112Y15    miz_hdmi_0/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X108Y14    miz_hdmi_0/inst/my_colour_space_conversion/y_out_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X112Y13    miz_hdmi_0/inst/my_colour_space_conversion/y_out_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X112Y13    miz_hdmi_0/inst/my_colour_space_conversion/y_out_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X112Y13    miz_hdmi_0/inst/my_colour_space_conversion/y_out_r_reg[6]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X112Y15    miz_hdmi_0/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X112Y15    miz_hdmi_0/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X112Y15    miz_hdmi_0/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X112Y15    miz_hdmi_0/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X112Y15    miz_hdmi_0/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X112Y15    miz_hdmi_0/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X112Y13    miz_hdmi_0/inst/my_colour_space_conversion/y_out_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X112Y13    miz_hdmi_0/inst/my_colour_space_conversion/y_out_r_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X112Y13    miz_hdmi_0/inst/my_colour_space_conversion/y_out_r_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X103Y14    miz_hdmi_0/inst/my_convert_444_422/b1_out_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_clock
  To Clock:  clk_out2_video_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_clock
Waveform(ns):       { 3.368 10.105 }
Period(ns):         13.474
Sources:            { video_clock_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.474      11.318     BUFGCTRL_X0Y1    video_clock_m0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.474      12.225     MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_video_clock
  To Clock:  clk_out3_video_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 miz_hdmi_0/sccb_data_reg_reg_i_10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_data_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out3_video_clock rise@10.105ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 3.213ns (52.718%)  route 2.882ns (47.282%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.727 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.842    -0.769    miz_hdmi_0/i2c_clk
    RAMB18_X5Y16         RAMB18E1                                     r  miz_hdmi_0/sccb_data_reg_reg_i_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.685 r  miz_hdmi_0/sccb_data_reg_reg_i_10/DOADO[9]
                         net (fo=1, routed)           1.386     3.071    miz_hdmi_0/inst/my_sccb/my_sccb_control/DOADO[9]
    SLICE_X107Y41        LUT6 (Prop_lut6_I1_O)        0.124     3.195 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_data_reg_i_13/O
                         net (fo=1, routed)           0.000     3.195    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_data_reg_i_13_n_0
    SLICE_X107Y41        MUXF7 (Prop_muxf7_I0_O)      0.212     3.407 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_data_reg_reg_i_8/O
                         net (fo=1, routed)           0.688     4.095    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_data_reg_reg_i_8_n_0
    SLICE_X107Y41        LUT5 (Prop_lut5_I2_O)        0.299     4.394 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_data_reg_i_3/O
                         net (fo=1, routed)           0.808     5.202    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_data_reg_i_3_n_0
    SLICE_X107Y40        LUT6 (Prop_lut6_I2_O)        0.124     5.326 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_data_reg_i_1/O
                         net (fo=1, routed)           0.000     5.326    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_data_reg_i_1_n_0
    SLICE_X107Y40        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_data_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.695     8.727    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X107Y40        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_data_reg_reg/C
                         clock pessimism              0.577     9.304    
                         clock uncertainty           -0.068     9.235    
    SLICE_X107Y40        FDRE (Setup_fdre_C_D)        0.031     9.266    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_data_reg_reg
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/sccb_data_reg_reg_i_10/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out3_video_clock rise@10.105ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.766ns (24.449%)  route 2.367ns (75.551%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.697 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.800    -0.812    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X102Y43        FDRE                                         r  miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.518    -0.294 r  miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[0]/Q
                         net (fo=7, routed)           0.837     0.544    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg__0[0]
    SLICE_X102Y43        LUT2 (Prop_lut2_I1_O)        0.124     0.668 r  miz_hdmi_0/inst/my_sccb/initial_INDEX[6]_i_3/O
                         net (fo=1, routed)           0.637     1.304    miz_hdmi_0/inst/my_sccb/initial_INDEX[6]_i_3_n_0
    SLICE_X102Y44        LUT6 (Prop_lut6_I3_O)        0.124     1.428 r  miz_hdmi_0/inst/my_sccb/initial_INDEX[6]_i_2/O
                         net (fo=2, routed)           0.893     2.321    miz_hdmi_0/inst_n_13
    RAMB18_X5Y16         RAMB18E1                                     r  miz_hdmi_0/sccb_data_reg_reg_i_10/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.666     8.697    miz_hdmi_0/i2c_clk
    RAMB18_X5Y16         RAMB18E1                                     r  miz_hdmi_0/sccb_data_reg_reg_i_10/CLKARDCLK
                         clock pessimism              0.577     9.274    
                         clock uncertainty           -0.068     9.206    
    RAMB18_X5Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.640    miz_hdmi_0/sccb_data_reg_reg_i_10
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out3_video_clock rise@10.105ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.704ns (20.611%)  route 2.712ns (79.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.728 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.875    -0.737    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X106Y38        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y38        FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/Q
                         net (fo=20, routed)          1.368     1.087    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg__1[1]
    SLICE_X106Y41        LUT3 (Prop_lut3_I2_O)        0.124     1.211 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_4/O
                         net (fo=1, routed)           0.817     2.029    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_4_n_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I2_O)        0.124     2.153 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_2/O
                         net (fo=6, routed)           0.526     2.679    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count
    SLICE_X106Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.696     8.728    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X106Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[0]/C
                         clock pessimism              0.618     9.346    
                         clock uncertainty           -0.068     9.277    
    SLICE_X106Y41        FDRE (Setup_fdre_C_CE)      -0.205     9.072    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out3_video_clock rise@10.105ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.704ns (20.611%)  route 2.712ns (79.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.728 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.875    -0.737    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X106Y38        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y38        FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/Q
                         net (fo=20, routed)          1.368     1.087    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg__1[1]
    SLICE_X106Y41        LUT3 (Prop_lut3_I2_O)        0.124     1.211 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_4/O
                         net (fo=1, routed)           0.817     2.029    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_4_n_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I2_O)        0.124     2.153 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_2/O
                         net (fo=6, routed)           0.526     2.679    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count
    SLICE_X106Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.696     8.728    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X106Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[3]/C
                         clock pessimism              0.618     9.346    
                         clock uncertainty           -0.068     9.277    
    SLICE_X106Y41        FDRE (Setup_fdre_C_CE)      -0.205     9.072    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out3_video_clock rise@10.105ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.842ns (27.758%)  route 2.191ns (72.242%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.728 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.878    -0.734    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X110Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[8]/Q
                         net (fo=3, routed)           0.831     0.516    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg__0[8]
    SLICE_X109Y41        LUT6 (Prop_lut6_I5_O)        0.299     0.815 r  miz_hdmi_0/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.805     1.620    miz_hdmi_0/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X109Y40        LUT2 (Prop_lut2_I0_O)        0.124     1.744 r  miz_hdmi_0/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.555     2.300    miz_hdmi_0/inst/my_sccb/clear
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.696     8.728    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[3]/C
                         clock pessimism              0.577     9.305    
                         clock uncertainty           -0.068     9.236    
    SLICE_X108Y41        FDRE (Setup_fdre_C_R)       -0.524     8.712    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out3_video_clock rise@10.105ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.842ns (27.758%)  route 2.191ns (72.242%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.728 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.878    -0.734    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X110Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[8]/Q
                         net (fo=3, routed)           0.831     0.516    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg__0[8]
    SLICE_X109Y41        LUT6 (Prop_lut6_I5_O)        0.299     0.815 r  miz_hdmi_0/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.805     1.620    miz_hdmi_0/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X109Y40        LUT2 (Prop_lut2_I0_O)        0.124     1.744 r  miz_hdmi_0/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.555     2.300    miz_hdmi_0/inst/my_sccb/clear
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.696     8.728    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[4]/C
                         clock pessimism              0.577     9.305    
                         clock uncertainty           -0.068     9.236    
    SLICE_X108Y41        FDRE (Setup_fdre_C_R)       -0.524     8.712    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out3_video_clock rise@10.105ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.842ns (27.758%)  route 2.191ns (72.242%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.728 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.878    -0.734    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X110Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[8]/Q
                         net (fo=3, routed)           0.831     0.516    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg__0[8]
    SLICE_X109Y41        LUT6 (Prop_lut6_I5_O)        0.299     0.815 r  miz_hdmi_0/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.805     1.620    miz_hdmi_0/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X109Y40        LUT2 (Prop_lut2_I0_O)        0.124     1.744 r  miz_hdmi_0/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.555     2.300    miz_hdmi_0/inst/my_sccb/clear
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.696     8.728    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[5]/C
                         clock pessimism              0.577     9.305    
                         clock uncertainty           -0.068     9.236    
    SLICE_X108Y41        FDRE (Setup_fdre_C_R)       -0.524     8.712    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out3_video_clock rise@10.105ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.842ns (27.758%)  route 2.191ns (72.242%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.728 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.878    -0.734    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X110Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[8]/Q
                         net (fo=3, routed)           0.831     0.516    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg__0[8]
    SLICE_X109Y41        LUT6 (Prop_lut6_I5_O)        0.299     0.815 r  miz_hdmi_0/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.805     1.620    miz_hdmi_0/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X109Y40        LUT2 (Prop_lut2_I0_O)        0.124     1.744 r  miz_hdmi_0/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.555     2.300    miz_hdmi_0/inst/my_sccb/clear
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.696     8.728    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[6]/C
                         clock pessimism              0.577     9.305    
                         clock uncertainty           -0.068     9.236    
    SLICE_X108Y41        FDRE (Setup_fdre_C_R)       -0.524     8.712    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -2.300    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out3_video_clock rise@10.105ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.704ns (20.819%)  route 2.678ns (79.181%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.726 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.875    -0.737    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X106Y38        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y38        FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/Q
                         net (fo=20, routed)          1.368     1.087    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg__1[1]
    SLICE_X106Y41        LUT3 (Prop_lut3_I2_O)        0.124     1.211 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_4/O
                         net (fo=1, routed)           0.817     2.029    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_4_n_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I2_O)        0.124     2.153 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_2/O
                         net (fo=6, routed)           0.492     2.645    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count
    SLICE_X106Y38        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.694     8.726    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X106Y38        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/C
                         clock pessimism              0.643     9.369    
                         clock uncertainty           -0.068     9.300    
    SLICE_X106Y38        FDRE (Setup_fdre_C_CE)      -0.205     9.095    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out3_video_clock rise@10.105ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.704ns (20.819%)  route 2.678ns (79.181%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.726 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.875    -0.737    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X106Y38        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y38        FDRE (Prop_fdre_C_Q)         0.456    -0.281 f  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/Q
                         net (fo=20, routed)          1.368     1.087    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg__1[1]
    SLICE_X106Y41        LUT3 (Prop_lut3_I2_O)        0.124     1.211 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_4/O
                         net (fo=1, routed)           0.817     2.029    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_4_n_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I2_O)        0.124     2.153 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_2/O
                         net (fo=6, routed)           0.492     2.645    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count
    SLICE_X106Y38        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          1.694     8.726    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X106Y38        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/C
                         clock pessimism              0.643     9.369    
                         clock uncertainty           -0.068     9.300    
    SLICE_X106Y38        FDRE (Setup_fdre_C_CE)      -0.205     9.095    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                  6.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_sccb/sclk_100k_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/i2c_en_r0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_video_clock rise@0.000ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.937%)  route 0.120ns (46.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.638    -0.541    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X109Y40        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sclk_100k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  miz_hdmi_0/inst/my_sccb/sclk_100k_reg/Q
                         net (fo=3, routed)           0.120    -0.279    miz_hdmi_0/inst/my_sccb/sclk_100k
    SLICE_X107Y39        FDRE                                         r  miz_hdmi_0/inst/my_sccb/i2c_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.908    -0.777    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X107Y39        FDRE                                         r  miz_hdmi_0/inst/my_sccb/i2c_en_r0_reg/C
                         clock pessimism              0.251    -0.526    
    SLICE_X107Y39        FDRE (Hold_fdre_C_D)         0.075    -0.451    miz_hdmi_0/inst/my_sccb/i2c_en_r0_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_video_clock rise@0.000ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.638    -0.541    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y41        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[6]/Q
                         net (fo=5, routed)           0.085    -0.291    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg__0[6]
    SLICE_X109Y41        LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  miz_hdmi_0/inst/my_sccb/sccb_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.246    miz_hdmi_0/inst/my_sccb/p_0_in__0[9]
    SLICE_X109Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.909    -0.776    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X109Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[9]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X109Y41        FDRE (Hold_fdre_C_D)         0.091    -0.437    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_sccb/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/my_sccb_control/wr_ack_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_video_clock rise@0.000ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.638    -0.541    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X107Y40        FDRE                                         r  miz_hdmi_0/inst/my_sccb/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  miz_hdmi_0/inst/my_sccb/i2c_en_r1_reg/Q
                         net (fo=12, routed)          0.143    -0.256    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_en_r1
    SLICE_X106Y40        LUT6 (Prop_lut6_I1_O)        0.045    -0.211 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/wr_ack_3_i_1/O
                         net (fo=1, routed)           0.000    -0.211    miz_hdmi_0/inst/my_sccb/my_sccb_control/wr_ack_3_i_1_n_0
    SLICE_X106Y40        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/wr_ack_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.909    -0.776    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X106Y40        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/wr_ack_3_reg/C
                         clock pessimism              0.248    -0.528    
    SLICE_X106Y40        FDRE (Hold_fdre_C_D)         0.091    -0.437    miz_hdmi_0/inst/my_sccb/my_sccb_control/wr_ack_3_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_sccb/i2c_en_r0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/my_sccb_control/wr_ack_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_video_clock rise@0.000ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.637    -0.542    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X107Y39        FDRE                                         r  miz_hdmi_0/inst/my_sccb/i2c_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y39        FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  miz_hdmi_0/inst/my_sccb/i2c_en_r0_reg/Q
                         net (fo=13, routed)          0.098    -0.316    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_en_r0
    SLICE_X107Y39        LUT6 (Prop_lut6_I4_O)        0.099    -0.217 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/wr_ack_2_i_1/O
                         net (fo=1, routed)           0.000    -0.217    miz_hdmi_0/inst/my_sccb/my_sccb_control/wr_ack_2_i_1_n_0
    SLICE_X107Y39        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/wr_ack_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.908    -0.777    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X107Y39        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/wr_ack_2_reg/C
                         clock pessimism              0.235    -0.542    
    SLICE_X107Y39        FDRE (Hold_fdre_C_D)         0.092    -0.450    miz_hdmi_0/inst/my_sccb/my_sccb_control/wr_ack_2_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/sclk_100k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_video_clock rise@0.000ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.638    -0.541    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X109Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y41        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[9]/Q
                         net (fo=3, routed)           0.156    -0.243    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg__0[9]
    SLICE_X109Y40        LUT3 (Prop_lut3_I1_O)        0.045    -0.198 r  miz_hdmi_0/inst/my_sccb/sclk_100k_i_1/O
                         net (fo=1, routed)           0.000    -0.198    miz_hdmi_0/inst/my_sccb/sclk_100k_i_1_n_0
    SLICE_X109Y40        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sclk_100k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.909    -0.776    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X109Y40        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sclk_100k_reg/C
                         clock pessimism              0.251    -0.525    
    SLICE_X109Y40        FDRE (Hold_fdre_C_D)         0.091    -0.434    miz_hdmi_0/inst/my_sccb/sclk_100k_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_video_clock rise@0.000ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.650%)  route 0.183ns (46.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.638    -0.541    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X108Y40        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y40        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[0]/Q
                         net (fo=9, routed)           0.183    -0.194    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg_n_0_[0]
    SLICE_X108Y41        LUT5 (Prop_lut5_I2_O)        0.048    -0.146 r  miz_hdmi_0/inst/my_sccb/sccb_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    miz_hdmi_0/inst/my_sccb/p_0_in__0[4]
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.909    -0.776    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[4]/C
                         clock pessimism              0.251    -0.525    
    SLICE_X108Y41        FDRE (Hold_fdre_C_D)         0.131    -0.394    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_video_clock rise@0.000ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.227ns (65.513%)  route 0.119ns (34.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.637    -0.542    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X106Y38        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y38        FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/Q
                         net (fo=21, routed)          0.119    -0.294    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg__1[2]
    SLICE_X106Y38        LUT6 (Prop_lut6_I2_O)        0.099    -0.195 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    miz_hdmi_0/inst/my_sccb/my_sccb_control/p_0_in[5]
    SLICE_X106Y38        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.908    -0.777    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X106Y38        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[5]/C
                         clock pessimism              0.235    -0.542    
    SLICE_X106Y38        FDRE (Hold_fdre_C_D)         0.092    -0.450    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_video_clock rise@0.000ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.295%)  route 0.183ns (46.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.638    -0.541    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X108Y40        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y40        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[0]/Q
                         net (fo=9, routed)           0.183    -0.194    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg_n_0_[0]
    SLICE_X108Y41        LUT4 (Prop_lut4_I2_O)        0.045    -0.149 r  miz_hdmi_0/inst/my_sccb/sccb_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    miz_hdmi_0/inst/my_sccb/p_0_in__0[3]
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.909    -0.776    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[3]/C
                         clock pessimism              0.251    -0.525    
    SLICE_X108Y41        FDRE (Hold_fdre_C_D)         0.121    -0.404    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_sclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_sclk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_video_clock rise@0.000ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.637    -0.542    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X107Y39        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_sclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_sclk_reg_reg/Q
                         net (fo=2, routed)           0.168    -0.232    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_sclk_reg_reg_n_0
    SLICE_X107Y39        LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_sclk_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.187    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_sclk_reg_i_1_n_0
    SLICE_X107Y39        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_sclk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.908    -0.777    miz_hdmi_0/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X107Y39        FDRE                                         r  miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_sclk_reg_reg/C
                         clock pessimism              0.235    -0.542    
    SLICE_X107Y39        FDRE (Hold_fdre_C_D)         0.091    -0.451    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_sclk_reg_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_video_clock  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out3_video_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_video_clock rise@0.000ns - clk_out3_video_clock rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.518%)  route 0.182ns (46.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.638    -0.541    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y41        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[5]/Q
                         net (fo=5, routed)           0.182    -0.195    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg__0[5]
    SLICE_X108Y41        LUT6 (Prop_lut6_I0_O)        0.045    -0.150 r  miz_hdmi_0/inst/my_sccb/sccb_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    miz_hdmi_0/inst/my_sccb/p_0_in__0[5]
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_video_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_clock_m0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  video_clock_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    video_clock_m0/inst/clk_in1_video_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    video_clock_m0/inst/clk_out3_video_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  video_clock_m0/inst/clkout3_buf/O
                         net (fo=35, routed)          0.909    -0.776    miz_hdmi_0/inst/my_sccb/i2c_clk
    SLICE_X108Y41        FDRE                                         r  miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[5]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X108Y41        FDRE (Hold_fdre_C_D)         0.121    -0.420    miz_hdmi_0/inst/my_sccb/sccb_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_video_clock
Waveform(ns):       { 0.000 5.053 }
Period(ns):         10.105
Sources:            { video_clock_m0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.105      7.529      RAMB18_X5Y16     miz_hdmi_0/sccb_data_reg_reg_i_10/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.105      7.950      BUFGCTRL_X0Y2    video_clock_m0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.105      8.856      MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X107Y39    miz_hdmi_0/inst/my_sccb/i2c_en_r0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X107Y40    miz_hdmi_0/inst/my_sccb/i2c_en_r1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X102Y43    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X102Y43    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X102Y43    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X102Y44    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X102Y44    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.105      203.255    MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X107Y39    miz_hdmi_0/inst/my_sccb/i2c_en_r0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X107Y40    miz_hdmi_0/inst/my_sccb/i2c_en_r1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y43    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y43    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y43    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y44    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y44    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y44    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y43    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X107Y40    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_data_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y43    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y43    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y43    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y44    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y44    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y44    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X102Y43    miz_hdmi_0/inst/my_sccb/initial_INDEX_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X106Y41    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X106Y41    miz_hdmi_0/inst/my_sccb/my_sccb_control/sccb_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X105Y39    miz_hdmi_0/inst/my_sccb/sccb_EN_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clock
  To Clock:  clkfbout_video_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_clock_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    video_clock_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  video_clock_m0/inst/mmcm_adv_inst/CLKFBOUT



