;buildInfoPackage: chisel3, version: 3.0.2, scalaVersion: 2.12.3, sbtVersion: 0.13.16, builtAtString: 2018-02-05 23:26:31.979, builtAtMillis: 1517873191979
circuit RF : 
  module RF : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip control : {wEnable : UInt<1>, rEnable : UInt<1>, wAddr : UInt<6>[1], rAddr : UInt<6>[1]}, flip in : UInt<8>[1], out : UInt<8>[1]}
    
    wire _T_89 : UInt<8>[64] @[RF.scala 21:29]
    _T_89[0] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[1] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[2] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[3] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[4] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[5] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[6] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[7] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[8] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[9] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[10] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[11] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[12] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[13] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[14] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[15] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[16] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[17] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[18] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[19] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[20] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[21] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[22] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[23] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[24] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[25] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[26] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[27] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[28] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[29] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[30] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[31] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[32] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[33] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[34] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[35] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[36] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[37] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[38] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[39] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[40] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[41] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[42] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[43] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[44] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[45] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[46] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[47] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[48] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[49] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[50] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[51] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[52] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[53] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[54] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[55] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[56] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[57] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[58] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[59] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[60] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[61] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[62] <= UInt<8>("h00") @[RF.scala 21:29]
    _T_89[63] <= UInt<8>("h00") @[RF.scala 21:29]
    reg regs : UInt<8>[64], clock with : (reset => (reset, _T_89)) @[RF.scala 21:21]
    when io.control.wEnable : @[RF.scala 23:29]
      regs[io.control.wAddr[0]] <= io.in[0] @[RF.scala 24:62]
      skip @[RF.scala 23:29]
    when io.control.rEnable : @[RF.scala 27:29]
      wire _T_492 : UInt<8>[1] @[RF.scala 28:22]
      _T_492[0] <= regs[io.control.rAddr[0]] @[RF.scala 28:22]
      io.out[0] <= _T_492[0] @[RF.scala 28:12]
      skip @[RF.scala 27:29]
    else : @[RF.scala 29:16]
      io.out[0] is invalid @[RF.scala 30:12]
      skip @[RF.scala 29:16]
    
