// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of iv_V
//        bit 31~0 - iv_V[31:0] (Read/Write)
// 0x14 : Data signal of iv_V
//        bit 31~0 - iv_V[63:32] (Read/Write)
// 0x18 : Data signal of iv_V
//        bit 31~0 - iv_V[95:64] (Read/Write)
// 0x1c : Data signal of iv_V
//        bit 31~0 - iv_V[127:96] (Read/Write)
// 0x20 : reserved
// 0x24 : Data signal of length_r
//        bit 31~0 - length_r[31:0] (Read/Write)
// 0x28 : Control signal of length_r
//        bit 0  - length_r_ap_vld (Read/Write/SC)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XFILESYSTEM_ENCRYPT_AXILITES_ADDR_IV_V_DATA     0x10
#define XFILESYSTEM_ENCRYPT_AXILITES_BITS_IV_V_DATA     128
#define XFILESYSTEM_ENCRYPT_AXILITES_ADDR_LENGTH_R_DATA 0x24
#define XFILESYSTEM_ENCRYPT_AXILITES_BITS_LENGTH_R_DATA 32
#define XFILESYSTEM_ENCRYPT_AXILITES_ADDR_LENGTH_R_CTRL 0x28

