zynq_top_processing_system7_0_1.v,verilog,xil_defaultlib,../../../bd/zynq_top/ip/zynq_top_processing_system7_0_1/sim/zynq_top_processing_system7_0_1.v,incdir="$ref_dir/../../../../pynq.gen/sources_1/bd/zynq_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq.gen/sources_1/bd/zynq_top/ipshared/ee60/hdl"incdir="../../../../pynq.gen/sources_1/bd/zynq_top/ipshared/ec67/hdl"incdir="../../../../pynq.gen/sources_1/bd/zynq_top/ipshared/ee60/hdl"
zynq_top.v,verilog,xil_defaultlib,../../../bd/zynq_top/sim/zynq_top.v,incdir="$ref_dir/../../../../pynq.gen/sources_1/bd/zynq_top/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq.gen/sources_1/bd/zynq_top/ipshared/ee60/hdl"incdir="../../../../pynq.gen/sources_1/bd/zynq_top/ipshared/ec67/hdl"incdir="../../../../pynq.gen/sources_1/bd/zynq_top/ipshared/ee60/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
