Log File: C:\Users\phdgc\AppData\Local\Temp\syuc.0
Markers File: C:\Users\phdgc\AppData\Local\Temp\syuc.1
Debug File: C:\Users\phdgc\AppData\Local\Temp\syuc.3
     Debug[0] := TRUE
Elapsed time since start = (00:00:01)

 **************************************************************
 *  End processing project file and command line  (00:00:01)  *
 **************************************************************

INFO(SPCODD-215): Merging part rows for PPT 'LED RED 0603_0'.
      INFO(SPCODD-215): Merging part rows for PPT 'DIODE'.
      INFO(SPCODD-215): Merging part rows for PPT 'R'.
      INFO(SPCODD-215): Merging part rows for PPT 'IND'.
      INFO(SPCODD-215): Merging part rows for PPT '24AA025E48T-I/SN'.
      INFO(SPCODD-215): Merging part rows for PPT '4-CHANNEL-I2C'.
      INFO(SPCODD-215): Merging part rows for PPT '4-SMD_CRYSTAL'.
      INFO(SPCODD-215): Merging part rows for PPT '7X2RECPT_SMD_2MM'.
      INFO(SPCODD-215): Merging part rows for PPT 'ADN2814ACPZ'.
      INFO(SPCODD-215): Merging part rows for PPT 'ATMGA128'.
      INFO(SPCODD-215): Merging part rows for PPT 'BSS138'.
      INFO(SPCODD-215): Merging part rows for PPT 'CAP_NP'.
      INFO(SPCODD-215): Merging part rows for PPT 'CAP_NP_0'.
      INFO(SPCODD-215): Merging part rows for PPT 'CAP_POL'.
      INFO(SPCODD-215): Merging part rows for PPT 'CON20P_SFP-1367073-1'.
      INFO(SPCODD-215): Merging part rows for PPT 'CONN30P'.
      INFO(SPCODD-215): Merging part rows for PPT 'HDR1X3'.
      INFO(SPCODD-215): Merging part rows for PPT 'HDT0001'.
      INFO(SPCODD-215): Merging part rows for PPT 'INV_1CH_OD'.
      INFO(SPCODD-215): Merging part rows for PPT 'LED GREEN 0603_0'.
      INFO(SPCODD-215): Merging part rows for PPT 'LM75A'.
      INFO(SPCODD-215): Merging part rows for PPT 'LP_515XXX'.
      INFO(SPCODD-215): Merging part rows for PPT 'LSHM-130-0XXX-L-DV-A-S'.
      INFO(SPCODD-215): Merging part rows for PPT 'LSHM-150-0XXX-L-DV-A-S'.
      INFO(SPCODD-215): Merging part rows for PPT 'LTC2945CUD'.
      INFO(SPCODD-215): Merging part rows for PPT 'MAX9152ESE_T'.
      INFO(SPCODD-215): Merging part rows for PPT 'MCH_CONNECTOR1'.
      INFO(SPCODD-215): Merging part rows for PPT 'MCH_CONNECTOR2_ALT2'.
      INFO(SPCODD-215): Merging part rows for PPT 'MT_HOLE'.
      INFO(SPCODD-215): Merging part rows for PPT 'NBSG53AMNG'.
      INFO(SPCODD-215): Merging part rows for PPT 'RECPT 5X2 100MIL'.
      INFO(SPCODD-215): Merging part rows for PPT 'SFP_CAGE-2227023-1'.
      INFO(SPCODD-215): Merging part rows for PPT 'SI53342-B-GM'.
      INFO(SPCODD-215): Merging part rows for PPT 'SI5395A-A-GM'.
      INFO(SPCODD-215): Merging part rows for PPT 'TE0712 CONNECTOR-JB1'.
      INFO(SPCODD-215): Merging part rows for PPT 'TE0712 CONNECTOR-JB2'.
      INFO(SPCODD-215): Merging part rows for PPT 'TE0712 CONNECTOR-JB3'.
      INFO(SPCODD-215): Merging part rows for PPT 'TPS74618P'.
      INFO(SPCODD-215): Merging part rows for PPT 'TPS7A8500RGRT'.
      INFO(SPCODD-215): Merging part rows for PPT 'TVS_2X'.
      INFO(SPCODD-215): Merging part rows for PPT 'UWS_SERIES'.
      INFO(SPCODD-215): Merging part rows for PPT 'TESTPOINT'.
      INFO(SPCODD-215): Merging part rows for PPT 'LED_0'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-2RKF4991X,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-M55342K11B10E0RS3,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-RC0402FR-078K66L,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-EMA-00003608,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-PMR18EZPFU5L00,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-EMA-00007500V42,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-NO_STUFF,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-2RKF1001X,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-6BWFR020V,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-EMA-00007509V42,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-2RKF2201X,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-311-24.9LRCT-ND,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-2RKF1000X,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-2RKF4990X,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-311-49.9LRCT-ND,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-2RKF3302X,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERA-2AEB303X,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-PA2F3300X,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-2RKF4701X,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-2RKF49R9X,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-2RKF1503X,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-2RKF33R0X,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-3EKF1600V,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-2RKF3903X,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-CRCW060310M0FKEAC,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-ERJ-6GEY0R00V,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'R-DNF,R' for PPT 'R'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-GRT155R61E105ME01D,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-445-7348-2-ND,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-GRM188R61A106KE69D,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-GRM188R60J226MEA0D,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-GRM319R61C226ME15D,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-445-8173-1-ND,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-GRM31CD80J107ME39K,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-GRM21BR60J476ME15K,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-C0402C103K3RACTU,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-587-5465-6-ND,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-GRM155R60J474KE19J,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-CC0402KRX7R9BB102,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-GRM152R60J105ME15D,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-PCC050CQTR-ND,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'CAP_NP-C0402C104K9RACTU,CAP_NP' for PPT 'CAP_NP'.
      INFO(SPCODD-216): Created merged part 'LED RED 0603_0-LNJ237W82RA,LED RED 0603_0' for PPT 'LED RED 0603_0'.
      INFO(SPCODD-216): Created merged part 'CAP_NP_0-445-7348-2-ND,CAP_NP_0' for PPT 'CAP_NP_0'.
      INFO(SPCODD-216): Created merged part 'HDR1X3-HDR1X3,HDR1X3' for PPT 'HDR1X3'.
      INFO(SPCODD-216): Created merged part 'TESTPOINT-EMA-00001481V22,TESTPOINT' for PPT 'TESTPOINT'.
      INFO(SPCODD-216): Created merged part 'TPS74618P-TPS74618PQWDRVRQ1,TPS74618P' for PPT 'TPS74618P'.
      INFO(SPCODD-216): Created merged part 'LED GREEN 0603_0-LNJ326W83RA,LED GREEN 0603_0' for PPT 'LED GREEN 0603_0'.
      INFO(SPCODD-216): Created merged part 'IND-CIGT201208EH1R0MNE,IND' for PPT 'IND'.
      INFO(SPCODD-216): Created merged part 'IND-BLM18AG121SN1D,IND' for PPT 'IND'.
      INFO(SPCODD-216): Created merged part 'IND-74438323100,IND' for PPT 'IND'.
      INFO(SPCODD-216): Created merged part 'SI5395A-A-GM-SI5395A-A-GM,SI5395A-A-GM' for PPT 'SI5395A-A-GM'.
      INFO(SPCODD-216): Created merged part 'CON20P_SFP-1367073-1-1367073-1,CON20P_SFP-1367073-1' for PPT 'CON20P_SFP-1367073-1'.
      INFO(SPCODD-216): Created merged part 'SFP_CAGE-2227023-1-2227023-1,SFP_CAGE-2227023-1' for PPT 'SFP_CAGE-2227023-1'.
      INFO(SPCODD-216): Created merged part 'TVS_2X-PGB1010603NR,TVS_2X' for PPT 'TVS_2X'.
      INFO(SPCODD-216): Created merged part 'MT_HOLE-MT_HOLE,MT_HOLE' for PPT 'MT_HOLE'.
      INFO(SPCODD-216): Created merged part '24AA025E48T-I/SN-24AA025E48T-I/SN,24AA025E48T-I/SN' for PPT '24AA025E48T-I/SN'.
      INFO(SPCODD-216): Created merged part 'CONN30P-FTSH-115-01-L-DV,CONN30P' for PPT 'CONN30P'.
      INFO(SPCODD-216): Created merged part 'CONN30P-FTSH-115-01-L-D-RA-KV,CONN30P' for PPT 'CONN30P'.
      INFO(SPCODD-216): Created merged part '7X2RECPT_SMD_2MM-878321420,7X2RECPT_SMD_2MM' for PPT '7X2RECPT_SMD_2MM'.
      INFO(SPCODD-216): Created merged part 'TE0712 CONNECTOR-JB2-LSHM-150-03.0-L-DV-A-S-K-TR,TE0712 CONNECTOR-JB2' for PPT 'TE0712 CONNECTOR-JB2'.
      INFO(SPCODD-216): Created merged part 'TE0712 CONNECTOR-JB3-LSHM-130-03.0-L-DV-A-S-K-TR,TE0712 CONNECTOR-JB3' for PPT 'TE0712 CONNECTOR-JB3'.
      INFO(SPCODD-216): Created merged part 'TE0712 CONNECTOR-JB1-LSHM-150-03.0-L-DV-A-S-K-TR,TE0712 CONNECTOR-JB1' for PPT 'TE0712 CONNECTOR-JB1'.
      INFO(SPCODD-215): Merging part rows for PPT 'WURTH_SMSW'.
      INFO(SPCODD-216): Created merged part 'LM75A-LM75AIMME/NOPB,LM75A' for PPT 'LM75A'.
      INFO(SPCODD-216): Created merged part 'INV_1CH_OD-SN74LVC1G06DBVTE4,INV_1CH_OD' for PPT 'INV_1CH_OD'.
      INFO(SPCODD-216): Created merged part 'HDT0001-HDT0001,HDT0001' for PPT 'HDT0001'.
      INFO(SPCODD-216): Created merged part 'ATMGA128-ATMEGA128A-MU,ATMGA128' for PPT 'ATMGA128'.
      INFO(SPCODD-216): Created merged part 'ATMGA128-ATMEGA128A-AU,ATMGA128' for PPT 'ATMGA128'.
      INFO(SPCODD-216): Created merged part '155124BS73200' for PPT 'WURTH_SMSW'.
      INFO(SPCODD-216): Created merged part '155060RS73200' for PPT 'WURTH_SMSW'.
      INFO(SPCODD-216): Created merged part 'MCH_CONNECTOR1-MCH1B-EDGE-170,MCH_CONNECTOR1' for PPT 'MCH_CONNECTOR1'.
      INFO(SPCODD-216): Created merged part 'LSHM-130-0XXX-L-DV-A-S-LSHM-130-03.0-L-DV-A-S-K-TR,LSHM-130-0XXX-L-DV-A-S' for PPT 'LSHM-130-0XXX-L-DV-A-S'.
      INFO(SPCODD-216): Created merged part 'LSHM-150-0XXX-L-DV-A-S-LSHM-150-03.0-L-DV-A-S-K-TR,LSHM-150-0XXX-L-DV-A-S' for PPT 'LSHM-150-0XXX-L-DV-A-S'.
      
 *************************
 *  Loading State Files  *
 *************************

Elapsed time since start = (00:00:06)

 *****************************************
 *  End loading State Files  (00:00:00)  *
 *****************************************


 ***************************
 *  Starting to feedback.  *
 ***************************

Board name: C:/Users/phdgc/Downloads/uob-hep-pc072/hardware/Cadence/top/mtca_interface_board_reocc/top_mib_v3/physical/mib_rev3b_v226.brd
Feedback time: Tue Feb 25 10:41:57 2025
Root Drawing name: TOP_MIB_V3
Header Properties: 
    A
    NET_NAME
    REFDES
    PIN_NUMBER
    FUNC_LOGICAL_PATH
    COMP_DEVICE_TYPE
    
    
    
    
    TERMINATION
    TERM_IDENT
    NET_SHORT
    XNET_PINS
    RKO_NUM_LAYERS
    RKO_SHORT_SIDE_OVERSIZE
    RKO_LONG_SIDE_OVERSIZE
Line Values: 
    S
    GND
    R60
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i145@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-5.6K,1%
    1
    
    F47
    A(0)
    
    
    
    
    
    
    
Using PhysPart: RSMD0603_1/10W-5.6K,1%
Creating feedback package: R60
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND    PhysName: GND
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I145@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I145@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I145@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_4_PTH08T210W_I137_VADJ
    R60
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i145@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-5.6K,1%
    1
    
    F47
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_VADJ    PhysName: UNNAMED_4_PTH08T210W_I137_VADJ
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I145@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_VADJ
Line Values: 
    S
    GND
    R6
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i195@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75K,1%
    1
    
    F46
    A(0)
    
    
    
    
    
    
    
Using PhysPart: RSMD0603_1/10W-75K,1%
Creating feedback package: R6
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I195@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I195@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I195@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_4_PTH08T210W_I137_VADJ
    R6
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i195@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75K,1%
    1
    
    F46
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I195@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_VADJ
Line Values: 
    S
    MP3V3
    DS1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i252@bris_cds_discrete.wurth_smsw(chips)
    155060RS73200
    
    
    F462
    A
    
    
    
    
    
    
    
Using PhysPart: 155060RS73200
Creating feedback package: DS1
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3    PhysName: MP3V3
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I252@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I252@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I252@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    UNNAMED_1_RSMD0603_I250_B
    DS1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i252@bris_cds_discrete.wurth_smsw(chips)
    155060RS73200
    
    
    F462
    \wurth smsw\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I250_B    PhysName: UNNAMED_1_RSMD0603_I250_B
Creating Pin Inst: WURTH SMSW
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I252@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS) WURTH SMSW    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I250_B
Line Values: 
    S
    MP3V3
    DS2
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i251@bris_cds_discrete.wurth_smsw(chips)
    155124BS73200
    
    
    F461
    A
    
    
    
    
    
    
    
Using PhysPart: 155124BS73200
Creating feedback package: DS2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I251@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I251@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I251@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    UNNAMED_1_RSMD0603_I249_B
    DS2
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i251@bris_cds_discrete.wurth_smsw(chips)
    155124BS73200
    
    
    F461
    \wurth smsw\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I249_B    PhysName: UNNAMED_1_RSMD0603_I249_B
Creating Pin Inst: WURTH SMSW
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I251@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS) WURTH SMSW    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I249_B
Line Values: 
    S
    BLUE_LED
    R4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i249@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-20,1%
    1
    
    F48
    A(0)
    
    
    
    
    
    
    
Using PhysPart: RSMD0603_1/10W-20,1%
Creating feedback package: R4
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):BLUE_LED    PhysName: BLUE_LED
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I249@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I249@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I249@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):BLUE_LED
Line Values: 
    S
    UNNAMED_1_RSMD0603_I249_B
    R4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i249@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-20,1%
    1
    
    F48
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I249@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I249_B
Line Values: 
    S
    RED_LED
    R7
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i250@cnpassive.rsmd0603(chips)
    RSMD0603_1/16W-270,1%
    1
    
    F43
    A(0)
    
    
    
    
    
    
    
Using PhysPart: RSMD0603_1/16W-270,1%
Creating feedback package: R7
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RED_LED    PhysName: RED_LED
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I250@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I250@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I250@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RED_LED
Line Values: 
    S
    UNNAMED_1_RSMD0603_I250_B
    R7
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i250@cnpassive.rsmd0603(chips)
    RSMD0603_1/16W-270,1%
    1
    
    F43
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I250@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I250_B
Line Values: 
    S
    MP3V3
    IC6
    16
    
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    
    
    
    
    
    
    
    
    
Using PhysPart: LTC2991CMS#PBF-VCC=MP3V3
Creating feedback package: IC6
Line Values: 
    S
    GND
    IC6
    9
    
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_ADR0
    IC6
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    ADR0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR0    PhysName: UNNAMED_1_LTC2991_I162_ADR0
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS)
Creating Pin Inst: ADR0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS) ADR0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR0
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_ADR1
    IC6
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    ADR1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR1    PhysName: UNNAMED_1_LTC2991_I162_ADR1
Creating Pin Inst: ADR1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS) ADR1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR1
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_ADR2
    IC6
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    ADR2
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR2    PhysName: UNNAMED_1_LTC2991_I162_ADR2
Creating Pin Inst: ADR2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS) ADR2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR2
Line Values: 
    S
    
    IC6
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    PWM
    
    
    
    
    
    
    
Creating Pin Inst: PWM
Line Values: 
    S
    SENSE_I2C_SCL
    IC6
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    SCL
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SCL    PhysName: SENSE_I2C_SCL
Creating Pin Inst: SCL
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS) SCL    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SCL
Line Values: 
    S
    SENSE_I2C_SDA
    IC6
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    SDA
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SDA    PhysName: SENSE_I2C_SDA
Creating Pin Inst: SDA
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS) SDA    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SDA
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_V1
    IC6
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    V1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V1    PhysName: UNNAMED_1_LTC2991_I162_V1
Creating Pin Inst: V1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS) V1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V1
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_V2
    IC6
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    V2
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V2    PhysName: UNNAMED_1_LTC2991_I162_V2
Creating Pin Inst: V2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS) V2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V2
Line Values: 
    S
    P2V5
    IC6
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    V3
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5    PhysName: P2V5
Creating Pin Inst: V3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS) V3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    1V8_POST_RSHUNT
    IC6
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    V4
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):1V8_POST_RSHUNT    PhysName: 1V8_POST_RSHUNT
Creating Pin Inst: V4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS) V4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):1V8_POST_RSHUNT
Line Values: 
    S
    VP1V8
    IC6
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    V5
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8    PhysName: VP1V8
Creating Pin Inst: V5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS) V5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
Line Values: 
    S
    
    IC6
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    V6
    
    
    
    
    
    
    
Creating Pin Inst: V6
Line Values: 
    S
    P2V5_MON_HIGH
    IC6
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    V7
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_HIGH    PhysName: P2V5_MON_HIGH
Creating Pin Inst: V7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS) V7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_HIGH
Line Values: 
    S
    P2V5_MON_LOW
    IC6
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    
    
    F231
    V8
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_LOW    PhysName: P2V5_MON_LOW
Creating Pin Inst: V8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS) V8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_LOW
Line Values: 
    S
    
    IC8
    16
    
    854S01AKILF-VDD=VCC3V3
    
    
    
    
    
    
    
    
    
    
    
Using PhysPart: 854S01AKILF-VDD=VCC3V3
Creating feedback package: IC8
Line Values: 
    S
    
    IC8
    7
    
    854S01AKILF-VDD=VCC3V3
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    VCC3V3
    IC8
    13
    
    854S01AKILF-VDD=VCC3V3
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    VCC3V3
    IC8
    8
    
    854S01AKILF-VDD=VCC3V3
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    IC8
    17
    
    854S01AKILF-VDD=VCC3V3
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    IC8
    15
    
    854S01AKILF-VDD=VCC3V3
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    IC8
    14
    
    854S01AKILF-VDD=VCC3V3
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    IC8
    12
    
    854S01AKILF-VDD=VCC3V3
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    IC8
    9
    
    854S01AKILF-VDD=VCC3V3
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    DIFF_CLK_SELECT
    IC8
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(1)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    2
    2
    F458
    CLK_SEL
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DIFF_CLK_SELECT    PhysName: DIFF_CLK_SELECT
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I802@CNINTERFACE.854S01I(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I802(1)@CNINTERFACE.854S01I(CHIPS)
Creating Pin Inst: CLK_SEL
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I802@CNINTERFACE.854S01I(CHIPS) CLK_SEL    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DIFF_CLK_SELECT
Line Values: 
    S
    DIFF_CLK_SELECT
    IC8
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(0)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    2
    2
    F457
    CLK_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    DCT_DAT2_N
    IC8
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(1)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    2
    2
    F458
    NPCLK(1)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_N    PhysName: DCT_DAT2_N
Creating Pin Inst: NPCLK<1>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I802@CNINTERFACE.854S01I(CHIPS) NPCLK<1>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_N
Line Values: 
    S
    SFPTD2_N
    IC8
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(1)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    2
    2
    F458
    NQ
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_N    PhysName: SFPTD2_N
Creating Pin Inst: NQ
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I802@CNINTERFACE.854S01I(CHIPS) NQ    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_N
Line Values: 
    S
    SFPTD2_N
    IC8
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(0)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    2
    2
    F457
    NQ
    
    
    
    
    
    
    
Line Values: 
    S
    DCT_DAT2_P
    IC8
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(1)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    2
    2
    F458
    PCLK(1)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_P    PhysName: DCT_DAT2_P
Creating Pin Inst: PCLK<1>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I802@CNINTERFACE.854S01I(CHIPS) PCLK<1>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_P
Line Values: 
    S
    SFPTD2_P
    IC8
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(1)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    2
    2
    F458
    Q
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_P    PhysName: SFPTD2_P
Creating Pin Inst: Q
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I802@CNINTERFACE.854S01I(CHIPS) Q    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_P
Line Values: 
    S
    SFPTD2_P
    IC8
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(0)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    2
    2
    F457
    Q
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC8
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(1)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    2
    2
    F458
    RESERVED
    
    
    
    
    
    
    
Creating Pin Inst: RESERVED
Line Values: 
    S
    
    IC8
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(0)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    2
    2
    F457
    RESERVED
    
    
    
    
    
    
    
Line Values: 
    S
    MXCK_N
    IC8
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(0)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    2
    2
    F457
    NPCLK(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_N    PhysName: MXCK_N
Creating Pin Inst: NPCLK<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I802@CNINTERFACE.854S01I(CHIPS) NPCLK<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_N
Line Values: 
    S
    MXCK_P
    IC8
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(0)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    2
    2
    F457
    PCLK(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_P    PhysName: MXCK_P
Creating Pin Inst: PCLK<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I802@CNINTERFACE.854S01I(CHIPS) PCLK<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_P
Line Values: 
    S
    N00497
    D12
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i240@oxflib.ss16fp(chips)
    SS16FP
    
    
    F32
    A
    
    
    
    
    
    
    
Using PhysPart: SS16FP
Creating feedback package: D12
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00497    PhysName: N00497
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I240@OXFLIB.SS16FP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I240@OXFLIB.SS16FP(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I240@OXFLIB.SS16FP(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00497
Line Values: 
    S
    AMC_N_PS<0>
    D12
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i240@oxflib.ss16fp(chips)
    SS16FP
    
    
    F32
    C
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(0)    PhysName: AMC_N_PS<0>
Creating Pin Inst: C
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I240@OXFLIB.SS16FP(CHIPS) C    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(0)
Line Values: 
    S
    UNNAMED_1_ATMGA128_I235_PE2
    R81
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i241@discrete.r(chips)
    R-DNF,R-DNF,R
    
    
    F201
    \1\
    
    
    
    
    
    
    
Using PhysPart: R-DNF,R-DNF,R
Creating feedback package: R81
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_ATMGA128_I235_PE2    PhysName: UNNAMED_1_ATMGA128_I235_PE2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I241@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I241@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I241@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_ATMGA128_I235_PE2
Line Values: 
    S
    AMC_N_PS<1>
    R81
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i241@discrete.r(chips)
    R-DNF,R-DNF,R
    
    
    F201
    \2\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(1)    PhysName: AMC_N_PS<1>
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I241@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(1)
Line Values: 
    S
    N00473
    R103
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i239@discrete.r(chips)
    R-DNF,R-DNF,R
    
    
    F200
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R103
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00473    PhysName: N00473
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I239@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I239@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I239@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00473
Line Values: 
    S
    AMC_N_PS<0>
    R103
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i239@discrete.r(chips)
    R-DNF,R-DNF,R
    
    
    F200
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I239@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(0)
Line Values: 
    S
    TCK_1
    J13
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i238@oxflib.\shf-105-01-l-d-sm\(chips)
    SHF-105-01-L-D-SM
    
    
    F36
    \1\
    
    
    
    
    
    
    
Using PhysPart: SHF-105-01-L-D-SM
Creating feedback package: J13
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TCK    PhysName: TCK_1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I238@OXFLIB.SHF-105-01-L-D-SM(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I238@OXFLIB.SHF-105-01-L-D-SM(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I238@OXFLIB.SHF-105-01-L-D-SM(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TCK
Line Values: 
    S
    GND
    J13
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i238@oxflib.\shf-105-01-l-d-sm\(chips)
    SHF-105-01-L-D-SM
    
    
    F36
    \10\
    
    
    
    
    
    
    
Creating Pin Inst: 10
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I238@OXFLIB.SHF-105-01-L-D-SM(CHIPS) 10    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J13
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i238@oxflib.\shf-105-01-l-d-sm\(chips)
    SHF-105-01-L-D-SM
    
    
    F36
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I238@OXFLIB.SHF-105-01-L-D-SM(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    TDO_1
    J13
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i238@oxflib.\shf-105-01-l-d-sm\(chips)
    SHF-105-01-L-D-SM
    
    
    F36
    \3\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDO    PhysName: TDO_1
Creating Pin Inst: 3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I238@OXFLIB.SHF-105-01-L-D-SM(CHIPS) 3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDO
Line Values: 
    S
    MP3V3
    J13
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i238@oxflib.\shf-105-01-l-d-sm\(chips)
    SHF-105-01-L-D-SM
    
    
    F36
    \4\
    
    
    
    
    
    
    
Creating Pin Inst: 4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I238@OXFLIB.SHF-105-01-L-D-SM(CHIPS) 4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    TMS_1
    J13
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i238@oxflib.\shf-105-01-l-d-sm\(chips)
    SHF-105-01-L-D-SM
    
    
    F36
    \5\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TMS    PhysName: TMS_1
Creating Pin Inst: 5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I238@OXFLIB.SHF-105-01-L-D-SM(CHIPS) 5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TMS
Line Values: 
    S
    UNNAMED_1_RSMD0603_I242_A
    J13
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i238@oxflib.\shf-105-01-l-d-sm\(chips)
    SHF-105-01-L-D-SM
    
    
    F36
    \6\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I242_A    PhysName: UNNAMED_1_RSMD0603_I242_A
Creating Pin Inst: 6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I238@OXFLIB.SHF-105-01-L-D-SM(CHIPS) 6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I242_A
Line Values: 
    S
    
    J13
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i238@oxflib.\shf-105-01-l-d-sm\(chips)
    SHF-105-01-L-D-SM
    
    
    F36
    \7\
    
    
    
    
    
    
    
Creating Pin Inst: 7
Line Values: 
    S
    
    J13
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i238@oxflib.\shf-105-01-l-d-sm\(chips)
    SHF-105-01-L-D-SM
    
    
    F36
    \8\
    
    
    
    
    
    
    
Creating Pin Inst: 8
Line Values: 
    S
    TDI_1
    J13
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i238@oxflib.\shf-105-01-l-d-sm\(chips)
    SHF-105-01-L-D-SM
    
    
    F36
    \9\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDI    PhysName: TDI_1
Creating Pin Inst: 9
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I238@OXFLIB.SHF-105-01-L-D-SM(CHIPS) 9    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDI
Line Values: 
    S
    MP3V3
    F2
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_i52@oxflib.\sf-0603fp015f-2\(chips)
    SF-0603FP015F-2
    
    
    F41
    \1\
    
    
    
    
    
    
    
Using PhysPart: SF-0603FP015F-2
Creating feedback package: F2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I52@OXFLIB.SF-0603FP015F-2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I52@OXFLIB.SF-0603FP015F-2(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I52@OXFLIB.SF-0603FP015F-2(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    MP3V3_IN
    F2
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_i52@oxflib.\sf-0603fp015f-2\(chips)
    SF-0603FP015F-2
    
    
    F41
    \2\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):MP3V3_IN    PhysName: MP3V3_IN
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I52@OXFLIB.SF-0603FP015F-2(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):MP3V3_IN
Line Values: 
    S
    UNNAMED_4_PTH08T210W_I137_SENSP
    R69
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i148@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-1,1%
    1
    
    F51
    A(0)
    
    
    
    
    
    
    
Using PhysPart: RSMD0603_1/10W-1,1%
Creating feedback package: R69
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_SENSP    PhysName: UNNAMED_4_PTH08T210W_I137_SENSP
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I148@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I148@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I148@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_SENSP
Line Values: 
    S
    P2V5
    R69
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i148@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-1,1%
    1
    
    F51
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I148@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    UNNAMED_1_RSMD0603_I144_B
    R84
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i148@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-1,1%
    1
    
    F50
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R84
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_RSMD0603_I144_B    PhysName: UNNAMED_1_RSMD0603_I144_B
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_RSMD0603_I144_B
Line Values: 
    S
    VCC3V3
    R84
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i148@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-1,1%
    1
    
    F50
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3    PhysName: VCC3V3
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    VP12
    F1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_i51@oxflib.\sf-0603s300-2\(chips)
    SF-0603S300-2
    
    
    F40
    \1\
    
    
    
    
    
    
    
Using PhysPart: SF-0603S300-2
Creating feedback package: F1
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12    PhysName: VP12
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I51@OXFLIB.SF-0603S300-2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I51@OXFLIB.SF-0603S300-2(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I51@OXFLIB.SF-0603S300-2(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    12V_IN
    F1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_i51@oxflib.\sf-0603s300-2\(chips)
    SF-0603S300-2
    
    
    F40
    \2\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN    PhysName: 12V_IN
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I51@OXFLIB.SF-0603S300-2(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
Line Values: 
    S
    VP12
    SK1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i203@oxflib.kkcon3(chips)
    KKCON3_STR-MOLEX
    1
    
    F239
    A1(0)
    
    
    
    
    
    
    
Using PhysPart: KKCON3_STR-MOLEX
Creating feedback package: SK1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I203@OXFLIB.KKCON3(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I203@OXFLIB.KKCON3(CHIPS)
Creating Pin Inst: A1<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I203@OXFLIB.KKCON3(CHIPS) A1<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    GND
    SK1
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i203@oxflib.kkcon3(chips)
    KKCON3_STR-MOLEX
    1
    
    F239
    A2(0)
    
    
    
    
    
    
    
Creating Pin Inst: A2<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I203@OXFLIB.KKCON3(CHIPS) A2<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    MP3V3
    SK1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i203@oxflib.kkcon3(chips)
    KKCON3_STR-MOLEX
    1
    
    F239
    B1(0)
    
    
    
    
    
    
    
Creating Pin Inst: B1<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I203@OXFLIB.KKCON3(CHIPS) B1<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    GND
    PL1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i236@oxflib.header2x1(chips)
    HEADER2X1_STR-HARWIN
    1
    
    F252
    A(0)
    
    
    
    
    
    
    
Using PhysPart: HEADER2X1_STR-HARWIN
Creating feedback package: PL1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I236@OXFLIB.HEADER2X1(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I236@OXFLIB.HEADER2X1(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I236@OXFLIB.HEADER2X1(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_1_INV1CHOD_171P_A
    PL1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i236@oxflib.header2x1(chips)
    HEADER2X1_STR-HARWIN
    1
    
    F252
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_A    PhysName: UNNAMED_1_INV1CHOD_171P_A
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I236@OXFLIB.HEADER2X1(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_A
Line Values: 
    S
    DATA_SELECT_P2V5
    IC7
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i803@cninterface.\74avc1t45\(chips)
    SN74AVC1T45DCK
    
    
    F33
    A
    
    
    
    
    
    
    
Using PhysPart: SN74AVC1T45DCK
Creating feedback package: IC7
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_SELECT_P2V5    PhysName: DATA_SELECT_P2V5
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I803@CNINTERFACE.74AVC1T45(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I803@CNINTERFACE.74AVC1T45(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I803@CNINTERFACE.74AVC1T45(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_SELECT_P2V5
Line Values: 
    S
    DIFF_CLK_SELECT
    IC7
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i803@cninterface.\74avc1t45\(chips)
    SN74AVC1T45DCK
    
    
    F33
    B
    
    
    
    
    
    
    
Creating Pin Inst: B
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I803@CNINTERFACE.74AVC1T45(CHIPS) B    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DIFF_CLK_SELECT
Line Values: 
    S
    P2V5
    IC7
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i803@cninterface.\74avc1t45\(chips)
    SN74AVC1T45DCK
    
    
    F33
    DIR
    
    
    
    
    
    
    
Creating Pin Inst: DIR
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I803@CNINTERFACE.74AVC1T45(CHIPS) DIR    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    IC7
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i803@cninterface.\74avc1t45\(chips)
    SN74AVC1T45DCK
    
    
    F33
    GND
    
    
    
    
    
    
    
Creating Pin Inst: GND
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I803@CNINTERFACE.74AVC1T45(CHIPS) GND    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    IC7
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i803@cninterface.\74avc1t45\(chips)
    SN74AVC1T45DCK
    
    
    F33
    VCCA
    
    
    
    
    
    
    
Creating Pin Inst: VCCA
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I803@CNINTERFACE.74AVC1T45(CHIPS) VCCA    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    VCC3V3
    IC7
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i803@cninterface.\74avc1t45\(chips)
    SN74AVC1T45DCK
    
    
    F33
    VCCB
    
    
    
    
    
    
    
Creating Pin Inst: VCCB
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I803@CNINTERFACE.74AVC1T45(CHIPS) VCCB    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    N00455
    U4
    62
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    AREF
    
    
    
    
    
    
    
Using PhysPart: ATMGA128_TQFP-ATMEGA128A-AU,ATB
Creating feedback package: U4
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00455    PhysName: N00455
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS)
Creating Pin Inst: AREF
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) AREF    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00455
Line Values: 
    S
    N00455
    U4
    64
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    AVCC
    
    
    
    
    
    
    
Creating Pin Inst: AVCC
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) AVCC    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00455
Line Values: 
    S
    GND
    U4
    22
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    GND1
    
    
    
    
    
    
    
Creating Pin Inst: GND1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) GND1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U4
    53
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    GND2
    
    
    
    
    
    
    
Creating Pin Inst: GND2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) GND2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U4
    63
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    GND3
    
    
    
    
    
    
    
Creating Pin Inst: GND3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) GND3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DCDC_3V3_PG
    U4
    51
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PA0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_3V3_PG    PhysName: DCDC_3V3_PG
Creating Pin Inst: PA0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PA0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_3V3_PG
Line Values: 
    S
    
    U4
    50
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PA1
    
    
    
    
    
    
    
Creating Pin Inst: PA1
Line Values: 
    S
    RTM_PS
    U4
    49
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PA2
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RTM_PS    PhysName: RTM_PS
Creating Pin Inst: PA2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PA2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RTM_PS
Line Values: 
    S
    
    U4
    48
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PA3
    
    
    
    
    
    
    
Creating Pin Inst: PA3
Line Values: 
    S
    
    U4
    47
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PA4
    
    
    
    
    
    
    
Creating Pin Inst: PA4
Line Values: 
    S
    
    U4
    46
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PA5
    
    
    
    
    
    
    
Creating Pin Inst: PA5
Line Values: 
    S
    
    U4
    45
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PA6
    
    
    
    
    
    
    
Creating Pin Inst: PA6
Line Values: 
    S
    
    U4
    44
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PA7
    
    
    
    
    
    
    
Creating Pin Inst: PA7
Line Values: 
    S
    N00481
    U4
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PB0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00481    PhysName: N00481
Creating Pin Inst: PB0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PB0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00481
Line Values: 
    S
    AMC_GA<0>
    U4
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PB1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(0)    PhysName: AMC_GA<0>
Creating Pin Inst: PB1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PB1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(0)
Line Values: 
    S
    AMC_GA<1>
    U4
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PB2
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(1)    PhysName: AMC_GA<1>
Creating Pin Inst: PB2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PB2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(1)
Line Values: 
    S
    AMC_GA<2>
    U4
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PB3
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(2)    PhysName: AMC_GA<2>
Creating Pin Inst: PB3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PB3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(2)
Line Values: 
    S
    
    U4
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PB4
    
    
    
    
    
    
    
Creating Pin Inst: PB4
Line Values: 
    S
    RED_LED
    U4
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PB5
    
    
    
    
    
    
    
Creating Pin Inst: PB5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PB5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RED_LED
Line Values: 
    S
    GREEN_LED
    U4
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PB6
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):GREEN_LED    PhysName: GREEN_LED
Creating Pin Inst: PB6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PB6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):GREEN_LED
Line Values: 
    S
    BLUE_LED
    U4
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PB7
    
    
    
    
    
    
    
Creating Pin Inst: PB7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PB7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):BLUE_LED
Line Values: 
    S
    
    U4
    35
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PC0
    
    
    
    
    
    
    
Creating Pin Inst: PC0
Line Values: 
    S
    
    U4
    36
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PC1
    
    
    
    
    
    
    
Creating Pin Inst: PC1
Line Values: 
    S
    
    U4
    37
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PC2
    
    
    
    
    
    
    
Creating Pin Inst: PC2
Line Values: 
    S
    
    U4
    38
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PC3
    
    
    
    
    
    
    
Creating Pin Inst: PC3
Line Values: 
    S
    
    U4
    39
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PC4
    
    
    
    
    
    
    
Creating Pin Inst: PC4
Line Values: 
    S
    
    U4
    40
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PC5
    
    
    
    
    
    
    
Creating Pin Inst: PC5
Line Values: 
    S
    
    U4
    41
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PC6
    
    
    
    
    
    
    
Creating Pin Inst: PC6
Line Values: 
    S
    DCDC_ENABLE
    U4
    42
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PC7
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_ENABLE    PhysName: DCDC_ENABLE
Creating Pin Inst: PC7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PC7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_ENABLE
Line Values: 
    S
    N00469
    U4
    25
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PD0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00469    PhysName: N00469
Creating Pin Inst: PD0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PD0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00469
Line Values: 
    S
    IMPB_SDA
    U4
    26
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PD1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SDA    PhysName: IMPB_SDA
Creating Pin Inst: PD1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PD1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SDA
Line Values: 
    S
    HANDLE_SW_CLOSE_N
    U4
    27
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PD2
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):HANDLE_SW_CLOSE_N    PhysName: HANDLE_SW_CLOSE_N
Creating Pin Inst: PD2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PD2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):HANDLE_SW_CLOSE_N
Line Values: 
    S
    
    U4
    28
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PD3
    
    
    
    
    
    
    
Creating Pin Inst: PD3
Line Values: 
    S
    N00471
    U4
    29
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PD4
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00471    PhysName: N00471
Creating Pin Inst: PD4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PD4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00471
Line Values: 
    S
    SENSE_I2C_SDA
    U4
    30
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PD5
    
    
    
    
    
    
    
Creating Pin Inst: PD5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PD5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SDA
Line Values: 
    S
    
    U4
    31
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PD6
    
    
    
    
    
    
    
Creating Pin Inst: PD6
Line Values: 
    S
    
    U4
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PD7
    
    
    
    
    
    
    
Creating Pin Inst: PD7
Line Values: 
    S
    NOVER_TEMP
    U4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PE0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):NOVER_TEMP    PhysName: NOVER_TEMP
Creating Pin Inst: PE0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PE0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):NOVER_TEMP
Line Values: 
    S
    
    U4
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PE1
    
    
    
    
    
    
    
Creating Pin Inst: PE1
Line Values: 
    S
    UNNAMED_1_ATMGA128_I235_PE2
    U4
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PE2
    
    
    
    
    
    
    
Creating Pin Inst: PE2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PE2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_ATMGA128_I235_PE2
Line Values: 
    S
    N00473
    U4
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PE3
    
    
    
    
    
    
    
Creating Pin Inst: PE3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PE3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00473
Line Values: 
    S
    FPGA_PG
    U4
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PE4
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):FPGA_PG    PhysName: FPGA_PG
Creating Pin Inst: PE4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PE4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):FPGA_PG
Line Values: 
    S
    LDO_1V8_PG
    U4
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PE5
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):LDO_1V8_PG    PhysName: LDO_1V8_PG
Creating Pin Inst: PE5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PE5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):LDO_1V8_PG
Line Values: 
    S
    
    U4
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PE6
    
    
    
    
    
    
    
Creating Pin Inst: PE6
Line Values: 
    S
    
    U4
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PE7
    
    
    
    
    
    
    
Creating Pin Inst: PE7
Line Values: 
    S
    
    U4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    \pen*\
    
    
    
    
    
    
    
Creating Pin Inst: PEN*
Line Values: 
    S
    PRESENCE_12V
    U4
    61
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PF0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PRESENCE_12V    PhysName: PRESENCE_12V
Creating Pin Inst: PF0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PF0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PRESENCE_12V
Line Values: 
    S
    DCDC_2V5_PG
    U4
    60
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PF1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_2V5_PG    PhysName: DCDC_2V5_PG
Creating Pin Inst: PF1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PF1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_2V5_PG
Line Values: 
    S
    
    U4
    59
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PF2
    
    
    
    
    
    
    
Creating Pin Inst: PF2
Line Values: 
    S
    
    U4
    58
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PF3
    
    
    
    
    
    
    
Creating Pin Inst: PF3
Line Values: 
    S
    TCK_1
    U4
    57
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PF4
    
    
    
    
    
    
    
Creating Pin Inst: PF4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PF4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TCK
Line Values: 
    S
    TMS_1
    U4
    56
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PF5
    
    
    
    
    
    
    
Creating Pin Inst: PF5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PF5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TMS
Line Values: 
    S
    TDO_1
    U4
    55
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PF6
    
    
    
    
    
    
    
Creating Pin Inst: PF6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PF6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDO
Line Values: 
    S
    TDI_1
    U4
    54
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PF7
    
    
    
    
    
    
    
Creating Pin Inst: PF7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PF7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDI
Line Values: 
    S
    TCK_2
    U4
    33
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PG0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TCK    PhysName: TCK_2
Creating Pin Inst: PG0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PG0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TCK
Line Values: 
    S
    TMS_2
    U4
    34
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PG1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TMS    PhysName: TMS_2
Creating Pin Inst: PG1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PG1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TMS
Line Values: 
    S
    TDO_2
    U4
    43
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PG2
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDO    PhysName: TDO_2
Creating Pin Inst: PG2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PG2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDO
Line Values: 
    S
    TDI_2
    U4
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PG3
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDI    PhysName: TDI_2
Creating Pin Inst: PG3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) PG3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDI
Line Values: 
    S
    
    U4
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    PG4
    
    
    
    
    
    
    
Creating Pin Inst: PG4
Line Values: 
    S
    RESET*
    U4
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    \reset*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RESET*    PhysName: RESET*
Creating Pin Inst: RESET*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) RESET*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RESET*
Line Values: 
    S
    MP3V3
    U4
    21
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    VCC1
    
    
    
    
    
    
    
Creating Pin Inst: VCC1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) VCC1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    MP3V3
    U4
    52
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    VCC2
    
    
    
    
    
    
    
Creating Pin Inst: VCC2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS) VCC2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    
    U4
    24
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    XTAL1
    
    
    
    
    
    
    
Creating Pin Inst: XTAL1
Line Values: 
    S
    
    U4
    23
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    
    
    F440
    XTAL2
    
    
    
    
    
    
    
Creating Pin Inst: XTAL2
Line Values: 
    S
    P2V5
    R87
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_i406@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-0.27,1%
    1
    
    F42
    A(0)
    
    
    
    
    
    
    
Using PhysPart: RSMD0805_125MW-0.27,1%
Creating feedback package: R87
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I406@CNPASSIVE.RSMD0805(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I406@CNPASSIVE.RSMD0805(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I406@CNPASSIVE.RSMD0805(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    1V8_POST_RSHUNT
    R87
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_i406@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-0.27,1%
    1
    
    F42
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I406@CNPASSIVE.RSMD0805(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):1V8_POST_RSHUNT
Line Values: 
    S
    VCC3V3_PRE_RSHUNT
    C17
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i198@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F28
    A(0)
    
    
    
    
    
    
    
Using PhysPart: TANTPOLY_SMD-220UF,6.3V
Creating feedback package: C17
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT    PhysName: VCC3V3_PRE_RSHUNT
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I198@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I198@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I198@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
Line Values: 
    S
    GND
    C17
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i198@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F28
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I198@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3_PRE_RSHUNT
    C44
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i199@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F27
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C44
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I199@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I199@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I199@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
Line Values: 
    S
    GND
    C44
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i199@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F27
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I199@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC2V5_PRE_RSHUNT
    C67
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i193@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F24
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C67
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT    PhysName: VCC2V5_PRE_RSHUNT
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I193@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I193@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I193@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
Line Values: 
    S
    GND
    C67
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i193@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F24
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I193@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC2V5_PRE_RSHUNT
    C70
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i192@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F23
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C70
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I192@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I192@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I192@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
Line Values: 
    S
    GND
    C70
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i192@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F23
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I192@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C73
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i190@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F22
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C73
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I190@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I190@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I190@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C73
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i190@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F22
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I190@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C74
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i189@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F21
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C74
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I189@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I189@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I189@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C74
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i189@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F21
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I189@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C61
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i201@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F26
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C61
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I201@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I201@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I201@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C61
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i201@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F26
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I201@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C63
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i197@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F25
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C63
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I197@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I197@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I197@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C63
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i197@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    1
    
    F25
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I197@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3_PRE_RSHUNT
    R62
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i200@cnpassive.res_sr(chips)
    RES_SR_LVK12-0.05,1%
    1
    
    F106
    C1(0)
    
    
    
    
    
    
    
Using PhysPart: RES_SR_LVK12-0.05,1%
Creating feedback package: R62
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I200@CNPASSIVE.RES_SR(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I200@CNPASSIVE.RES_SR(CHIPS)
Creating Pin Inst: C1<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I200@CNPASSIVE.RES_SR(CHIPS) C1<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
Line Values: 
    S
    VCC3V3
    R62
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i200@cnpassive.res_sr(chips)
    RES_SR_LVK12-0.05,1%
    1
    
    F106
    C2(0)
    
    
    
    
    
    
    
Creating Pin Inst: C2<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I200@CNPASSIVE.RES_SR(CHIPS) C2<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_V1
    R62
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i200@cnpassive.res_sr(chips)
    RES_SR_LVK12-0.05,1%
    1
    
    F106
    S1(0)
    
    
    
    
    
    
    
Creating Pin Inst: S1<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I200@CNPASSIVE.RES_SR(CHIPS) S1<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V1
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_V2
    R62
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i200@cnpassive.res_sr(chips)
    RES_SR_LVK12-0.05,1%
    1
    
    F106
    S2(0)
    
    
    
    
    
    
    
Creating Pin Inst: S2<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I200@CNPASSIVE.RES_SR(CHIPS) S2<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V2
Line Values: 
    S
    P2V5
    R90
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i188@cnpassive.res_sr(chips)
    RES_SR_LVK12-0.05,1%
    1
    
    F105
    C1(0)
    
    
    
    
    
    
    
Creating feedback package: R90
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I188@CNPASSIVE.RES_SR(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I188@CNPASSIVE.RES_SR(CHIPS)
Creating Pin Inst: C1<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I188@CNPASSIVE.RES_SR(CHIPS) C1<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    VCC2V5_PRE_RSHUNT
    R90
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i188@cnpassive.res_sr(chips)
    RES_SR_LVK12-0.05,1%
    1
    
    F105
    C2(0)
    
    
    
    
    
    
    
Creating Pin Inst: C2<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I188@CNPASSIVE.RES_SR(CHIPS) C2<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
Line Values: 
    S
    P2V5_MON_LOW
    R90
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i188@cnpassive.res_sr(chips)
    RES_SR_LVK12-0.05,1%
    1
    
    F105
    S1(0)
    
    
    
    
    
    
    
Creating Pin Inst: S1<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I188@CNPASSIVE.RES_SR(CHIPS) S1<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_LOW
Line Values: 
    S
    P2V5_MON_HIGH
    R90
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i188@cnpassive.res_sr(chips)
    RES_SR_LVK12-0.05,1%
    1
    
    F105
    S2(0)
    
    
    
    
    
    
    
Creating Pin Inst: S2<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I188@CNPASSIVE.RES_SR(CHIPS) S2<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_HIGH
Line Values: 
    S
    VP12
    C25
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i196@cnpassive.elcaptan(chips)
    ELCAPTAN_SMD-220UF,25V
    1
    
    F260
    A(0)
    
    
    
    
    
    
    
Using PhysPart: ELCAPTAN_SMD-220UF,25V
Creating feedback package: C25
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I196@CNPASSIVE.ELCAPTAN(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I196@CNPASSIVE.ELCAPTAN(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I196@CNPASSIVE.ELCAPTAN(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    GND
    C25
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i196@cnpassive.elcaptan(chips)
    ELCAPTAN_SMD-220UF,25V
    1
    
    F260
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I196@CNPASSIVE.ELCAPTAN(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VP12
    C51
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i194@cnpassive.elcaptan(chips)
    ELCAPTAN_SMD-220UF,25V
    1
    
    F259
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C51
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I194@CNPASSIVE.ELCAPTAN(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I194@CNPASSIVE.ELCAPTAN(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I194@CNPASSIVE.ELCAPTAN(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    GND
    C51
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i194@cnpassive.elcaptan(chips)
    ELCAPTAN_SMD-220UF,25V
    1
    
    F259
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I194@CNPASSIVE.ELCAPTAN(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VP12
    C52
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i185@cnpassive.elcaptan(chips)
    ELCAPTAN_SMD-220UF,25V
    1
    
    F258
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C52
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I185@CNPASSIVE.ELCAPTAN(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I185@CNPASSIVE.ELCAPTAN(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I185@CNPASSIVE.ELCAPTAN(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    GND
    C52
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i185@cnpassive.elcaptan(chips)
    ELCAPTAN_SMD-220UF,25V
    1
    
    F258
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I185@CNPASSIVE.ELCAPTAN(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VP12
    C58
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i184@cnpassive.elcaptan(chips)
    ELCAPTAN_SMD-220UF,25V
    1
    
    F257
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C58
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I184@CNPASSIVE.ELCAPTAN(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I184@CNPASSIVE.ELCAPTAN(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I184@CNPASSIVE.ELCAPTAN(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    GND
    C58
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i184@cnpassive.elcaptan(chips)
    ELCAPTAN_SMD-220UF,25V
    1
    
    F257
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I184@CNPASSIVE.ELCAPTAN(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DCDC_2V5_PG
    R88
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i183@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-6.2K,1%
    1
    
    F58
    A(0)
    
    
    
    
    
    
    
Using PhysPart: RSMD0402_1/16W-6.2K,1%
Creating feedback package: R88
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I183@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I183@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I183@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_2V5_PG
Line Values: 
    S
    P2V5
    R88
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i183@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-6.2K,1%
    1
    
    F58
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I183@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C23
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i418@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    1
    
    F344
    A(0)
    
    
    
    
    
    
    
Using PhysPart: CAPCERSMDCL2_0603-1UF,16V
Creating feedback package: C23
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I418@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I418@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I418@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I418_B
    C23
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i418@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    1
    
    F344
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B    PhysName: UNNAMED_2_CAPCERSMDCL2_I418_B
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I418@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B
Line Values: 
    S
    GND
    C41
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i417@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    1
    
    F343
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C41
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I417@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I417@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I417@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C41
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i417@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    1
    
    F343
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I417@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I418_B
    L12
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i416@cndiscrete.ferrite(chips)
    FERRITE_SMD-MPZ1608S101A,TDK
    1
    
    F255
    A(0)
    
    
    
    
    
    
    
Using PhysPart: FERRITE_SMD-MPZ1608S101A,TDK
Creating feedback package: L12
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I416@CNDISCRETE.FERRITE(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I416@CNDISCRETE.FERRITE(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I416@CNDISCRETE.FERRITE(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B
Line Values: 
    S
    VCC3V3
    L12
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i416@cndiscrete.ferrite(chips)
    FERRITE_SMD-MPZ1608S101A,TDK
    1
    
    F255
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I416@CNDISCRETE.FERRITE(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    PWR1
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    GND(0)
    
    
    
    
    
    
    
Using PhysPart: PTH08T210WAD
Creating feedback package: PWR1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS)
Creating Pin Inst: GND<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) GND<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    PWR1
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    GND(1)
    
    
    
    
    
    
    
Creating Pin Inst: GND<1>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) GND<1>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    PWR1
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    GND(2)
    
    
    
    
    
    
    
Creating Pin Inst: GND<2>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) GND<2>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    PWR1
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    GND(3)
    
    
    
    
    
    
    
Creating Pin Inst: GND<3>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) GND<3>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    PWR1
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    SENSM
    
    
    
    
    
    
    
Creating Pin Inst: SENSM
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) SENSM    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_4_PTH08T210W_I137_SENSP
    PWR1
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    SENSP
    
    
    
    
    
    
    
Creating Pin Inst: SENSP
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) SENSP    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_SENSP
Line Values: 
    S
    VP12
    PWR1
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    TRACK
    
    
    
    
    
    
    
Creating Pin Inst: TRACK
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) TRACK    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    UNNAMED_4_PTH08T210W_I137_TURBO
    PWR1
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    TURBOTRANS
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_TURBOTRANS    PhysName: UNNAMED_4_PTH08T210W_I137_TURBO
Creating Pin Inst: TURBOTRANS
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) TURBOTRANS    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_TURBOTRANS
Line Values: 
    S
    DC_DC_ENABLE
    PWR1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    UVLO
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):DC_DC_ENABLE    PhysName: DC_DC_ENABLE
Creating Pin Inst: UVLO
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) UVLO    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):DC_DC_ENABLE
Line Values: 
    S
    UNNAMED_4_PTH08T210W_I137_VADJ
    PWR1
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    VADJ
    
    
    
    
    
    
    
Creating Pin Inst: VADJ
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) VADJ    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_VADJ
Line Values: 
    S
    VP12
    PWR1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    VI(0)
    
    
    
    
    
    
    
Creating Pin Inst: VI<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) VI<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    VP12
    PWR1
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    VI(1)
    
    
    
    
    
    
    
Creating Pin Inst: VI<1>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) VI<1>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    VCC2V5_PRE_RSHUNT
    PWR1
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    VO(0)
    
    
    
    
    
    
    
Creating Pin Inst: VO<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) VO<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
Line Values: 
    S
    VCC2V5_PRE_RSHUNT
    PWR1
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F212
    VO(1)
    
    
    
    
    
    
    
Creating Pin Inst: VO<1>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS) VO<1>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
Line Values: 
    S
    GND
    POWER1
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    GND(0)
    
    
    
    
    
    
    
Creating feedback package: POWER1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS)
Creating Pin Inst: GND<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) GND<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    POWER1
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    GND(1)
    
    
    
    
    
    
    
Creating Pin Inst: GND<1>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) GND<1>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    POWER1
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    GND(2)
    
    
    
    
    
    
    
Creating Pin Inst: GND<2>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) GND<2>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    POWER1
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    GND(3)
    
    
    
    
    
    
    
Creating Pin Inst: GND<3>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) GND<3>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    POWER1
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    SENSM
    
    
    
    
    
    
    
Creating Pin Inst: SENSM
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) SENSM    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_1_RSMD0603_I144_B
    POWER1
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    SENSP
    
    
    
    
    
    
    
Creating Pin Inst: SENSP
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) SENSP    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_RSMD0603_I144_B
Line Values: 
    S
    VP12
    POWER1
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    TRACK
    
    
    
    
    
    
    
Creating Pin Inst: TRACK
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) TRACK    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    UNNAMED_1_PTH08T210W_I137_TURBO
    POWER1
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    TURBOTRANS
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_TURBOTRANS    PhysName: UNNAMED_1_PTH08T210W_I137_TURBO
Creating Pin Inst: TURBOTRANS
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) TURBOTRANS    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_TURBOTRANS
Line Values: 
    S
    DC_DC_ENABLE
    POWER1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    UVLO
    
    
    
    
    
    
    
Creating Pin Inst: UVLO
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) UVLO    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):DC_DC_ENABLE
Line Values: 
    S
    UNNAMED_1_PTH08T210W_I137_VADJ
    POWER1
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    VADJ
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_VADJ    PhysName: UNNAMED_1_PTH08T210W_I137_VADJ
Creating Pin Inst: VADJ
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) VADJ    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_VADJ
Line Values: 
    S
    VP12
    POWER1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    VI(0)
    
    
    
    
    
    
    
Creating Pin Inst: VI<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) VI<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    VP12
    POWER1
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    VI(1)
    
    
    
    
    
    
    
Creating Pin Inst: VI<1>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) VI<1>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    VCC3V3_PRE_RSHUNT
    POWER1
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    VO(0)
    
    
    
    
    
    
    
Creating Pin Inst: VO<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) VO<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
Line Values: 
    S
    VCC3V3_PRE_RSHUNT
    POWER1
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    
    
    F213
    VO(1)
    
    
    
    
    
    
    
Creating Pin Inst: VO<1>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS) VO<1>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
Line Values: 
    S
    UNNAMED_1_RSMD0603_I242_A
    R2
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i242@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    1
    
    F57
    A(0)
    
    
    
    
    
    
    
Using PhysPart: RSMD0603_-00,
Creating feedback package: R2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I242@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I242@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I242@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I242_A
Line Values: 
    S
    RESET*
    R2
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i242@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    1
    
    F57
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I242@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RESET*
Line Values: 
    S
    AMC_N_ENABLE
    R5
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i233@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    1
    
    F56
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R5
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_ENABLE    PhysName: AMC_N_ENABLE
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I233@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I233@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I233@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_ENABLE
Line Values: 
    S
    UNNAMED_1_INV1CHOD_171P_A
    R5
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i233@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    1
    
    F56
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I233@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_A
Line Values: 
    S
    UNNAMED_1_INV1CHOD_171P_Y
    R89
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i232@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    1
    
    F52
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R89
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_Y    PhysName: UNNAMED_1_INV1CHOD_171P_Y
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I232@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I232@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I232@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_Y
Line Values: 
    S
    RESET*
    R89
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i232@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    1
    
    F52
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I232@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RESET*
Line Values: 
    S
    GND
    R64
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i166@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    1
    
    F55
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R64
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I166@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I166@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I166@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_ADR1
    R64
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i166@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    1
    
    F55
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I166@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR1
Line Values: 
    S
    GND
    R66
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i167@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    1
    
    F54
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R66
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I167@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I167@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I167@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_ADR2
    R66
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i167@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    1
    
    F54
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I167@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR2
Line Values: 
    S
    MP3V3
    R82
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i165@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    1
    
    F53
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R82
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I165@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I165@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I165@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_ADR0
    R82
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i165@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    1
    
    F53
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I165@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR0
Line Values: 
    S
    GND
    R70
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i145@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-1.6K,1%
    1
    
    F49
    A(0)
    
    
    
    
    
    
    
Using PhysPart: RSMD0603_1/10W-1.6K,1%
Creating feedback package: R70
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_1_PTH08T210W_I137_VADJ
    R70
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i145@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-1.6K,1%
    1
    
    F49
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_VADJ
Line Values: 
    S
    UNNAMED_1_PTH08T210W_I137_TURBO
    R79
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i144@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    1
    
    F44
    A(0)
    
    
    
    
    
    
    
Using PhysPart: RSMD0603_1/10W-XX,1%
Creating feedback package: R79
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_TURBOTRANS
Line Values: 
    S
    UNNAMED_1_RSMD0603_I144_B
    R79
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i144@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    1
    
    F44
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_RSMD0603_I144_B
Line Values: 
    S
    UNNAMED_4_PTH08T210W_I137_TURBO
    R65
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i144@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    1
    
    F45
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R65
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I144@CNPASSIVE.RSMD0603(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I144@CNPASSIVE.RSMD0603(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I144@CNPASSIVE.RSMD0603(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_TURBOTRANS
Line Values: 
    S
    UNNAMED_4_PTH08T210W_I137_SENSP
    R65
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i144@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    1
    
    F45
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I144@CNPASSIVE.RSMD0603(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_SENSP
Line Values: 
    S
    UNNAMED_1_OPTOCOUPLERACEC_I139_
    IC5
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i139@cndiscrete.optocoupler_ac_ec(chips)
    TOSHIBA
    
    
    F10
    ANODE
    
    
    
    
    
    
    
Using PhysPart: TOSHIBA
Creating feedback package: IC5
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_ANODE    PhysName: UNNAMED_1_OPTOCOUPLERACEC_I139_
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I139@CNDISCRETE.OPTOCOUPLER_AC_EC(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I139@CNDISCRETE.OPTOCOUPLER_AC_EC(CHIPS)
Creating Pin Inst: ANODE
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I139@CNDISCRETE.OPTOCOUPLER_AC_EC(CHIPS) ANODE    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_ANODE
Line Values: 
    S
    GND
    IC5
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i139@cndiscrete.optocoupler_ac_ec(chips)
    TOSHIBA
    
    
    F10
    CATHODE
    
    
    
    
    
    
    
Creating Pin Inst: CATHODE
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I139@CNDISCRETE.OPTOCOUPLER_AC_EC(CHIPS) CATHODE    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_1_OPTOCOUPLERACEC_I13_1
    IC5
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i139@cndiscrete.optocoupler_ac_ec(chips)
    TOSHIBA
    
    
    F10
    COLLECTOR
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_COLLECTOR    PhysName: UNNAMED_1_OPTOCOUPLERACEC_I13_1
Creating Pin Inst: COLLECTOR
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I139@CNDISCRETE.OPTOCOUPLER_AC_EC(CHIPS) COLLECTOR    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_COLLECTOR
Line Values: 
    S
    GND
    IC5
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i139@cndiscrete.optocoupler_ac_ec(chips)
    TOSHIBA
    
    
    F10
    EMITTER
    
    
    
    
    
    
    
Creating Pin Inst: EMITTER
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I139@CNDISCRETE.OPTOCOUPLER_AC_EC(CHIPS) EMITTER    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    N00902
    T2
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_i398@cndiscrete.\trans mosfet\(chips)
    TRANS MOSFET_GSD-PJE8408,SOT523
    
    
    F4
    D
    
    
    
    
    
    
    
Using PhysPart: TRANS MOSFET_GSD-PJE8408,SOT523
Creating feedback package: T2
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00902    PhysName: N00902
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I398@CNDISCRETE.TRANS MOSFET(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I398@CNDISCRETE.TRANS MOSFET(CHIPS)
Creating Pin Inst: D
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I398@CNDISCRETE.TRANS MOSFET(CHIPS) D    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00902
Line Values: 
    S
    N00904
    T2
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_i398@cndiscrete.\trans mosfet\(chips)
    TRANS MOSFET_GSD-PJE8408,SOT523
    
    
    F4
    G
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00904    PhysName: N00904
Creating Pin Inst: G
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I398@CNDISCRETE.TRANS MOSFET(CHIPS) G    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00904
Line Values: 
    S
    GND
    T2
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_i398@cndiscrete.\trans mosfet\(chips)
    TRANS MOSFET_GSD-PJE8408,SOT523
    
    
    F4
    S
    
    
    
    
    
    
    
Creating Pin Inst: S
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I398@CNDISCRETE.TRANS MOSFET(CHIPS) S    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_DC_ENABLE
    T1
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i138@cndiscrete.\trans mosfet\(chips)
    TRANS MOSFET_GSD-PJE8408,SOT523
    
    
    F5
    D
    
    
    
    
    
    
    
Creating feedback package: T1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I138@CNDISCRETE.TRANS MOSFET(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I138@CNDISCRETE.TRANS MOSFET(CHIPS)
Creating Pin Inst: D
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I138@CNDISCRETE.TRANS MOSFET(CHIPS) D    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):DC_DC_ENABLE
Line Values: 
    S
    UNNAMED_1_OPTOCOUPLERACEC_I13_1
    T1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i138@cndiscrete.\trans mosfet\(chips)
    TRANS MOSFET_GSD-PJE8408,SOT523
    
    
    F5
    G
    
    
    
    
    
    
    
Creating Pin Inst: G
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I138@CNDISCRETE.TRANS MOSFET(CHIPS) G    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_COLLECTOR
Line Values: 
    S
    GND
    T1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i138@cndiscrete.\trans mosfet\(chips)
    TRANS MOSFET_GSD-PJE8408,SOT523
    
    
    F5
    S
    
    
    
    
    
    
    
Creating Pin Inst: S
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I138@CNDISCRETE.TRANS MOSFET(CHIPS) S    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    L9
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i255@cndiscrete.ferrite(chips)
    FERRITE_SMD-BLM21PG221SN1,MURAA
    1
    
    F256
    A(0)
    
    
    
    
    
    
    
Using PhysPart: FERRITE_SMD-BLM21PG221SN1,MURAA
Creating feedback package: L9
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I255@CNDISCRETE.FERRITE(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I255@CNDISCRETE.FERRITE(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I255@CNDISCRETE.FERRITE(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    VDD_CLK_BUFFER
    L9
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i255@cndiscrete.ferrite(chips)
    FERRITE_SMD-BLM21PG221SN1,MURAA
    1
    
    F256
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER    PhysName: VDD_CLK_BUFFER
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I255@CNDISCRETE.FERRITE(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    J16
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i414@cnconnector.con4p(chips)
    CON4P-53398-0471
    
    
    F262
    A(0)
    
    
    
    
    
    
    
Using PhysPart: CON4P-53398-0471
Creating feedback package: J16
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I414@CNCONNECTOR.CON4P(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I414@CNCONNECTOR.CON4P(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I414@CNCONNECTOR.CON4P(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UART_RX_TO_FPGA_3V3
    J16
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i414@cnconnector.con4p(chips)
    CON4P-53398-0471
    
    
    F262
    A(1)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_RX_TO_FPGA_3V3    PhysName: UART_RX_TO_FPGA_3V3
Creating Pin Inst: A<1>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I414@CNCONNECTOR.CON4P(CHIPS) A<1>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_RX_TO_FPGA_3V3
Line Values: 
    S
    VCC3V3
    J16
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i414@cnconnector.con4p(chips)
    CON4P-53398-0471
    
    
    F262
    A(2)
    
    
    
    
    
    
    
Creating Pin Inst: A<2>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I414@CNCONNECTOR.CON4P(CHIPS) A<2>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    UART_TX_FROM_FPGA_3V3
    J16
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i414@cnconnector.con4p(chips)
    CON4P-53398-0471
    
    
    F262
    A(3)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_TX_FROM_FPGA_3V3    PhysName: UART_TX_FROM_FPGA_3V3
Creating Pin Inst: A<3>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I414@CNCONNECTOR.CON4P(CHIPS) A<3>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_TX_FROM_FPGA_3V3
Line Values: 
    S
    P3V3_OUT0
    TP1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i411@cnpassive.tp(chips)
    TP_HOLE-1.0MM
    1
    
    F8
    A(0)
    
    
    
    
    
    
    
Using PhysPart: TP_HOLE-1.0MM
Creating feedback package: TP1
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT0    PhysName: P3V3_OUT0
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I411@CNPASSIVE.TP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I411@CNPASSIVE.TP(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I411@CNPASSIVE.TP(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT0
Line Values: 
    S
    P1V8_OUT
    TP2
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i412@cnpassive.tp(chips)
    TP_HOLE-1.0MM
    1
    
    F7
    A(0)
    
    
    
    
    
    
    
Creating feedback package: TP2
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V8_OUT    PhysName: P1V8_OUT
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I412@CNPASSIVE.TP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I412@CNPASSIVE.TP(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I412@CNPASSIVE.TP(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V8_OUT
Line Values: 
    S
    P1V5_OUT
    TP3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i413@cnpassive.tp(chips)
    TP_HOLE-1.0MM
    1
    
    F6
    A(0)
    
    
    
    
    
    
    
Creating feedback package: TP3
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V5_OUT    PhysName: P1V5_OUT
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I413@CNPASSIVE.TP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I413@CNPASSIVE.TP(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I413@CNPASSIVE.TP(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V5_OUT
Line Values: 
    S
    
    IC3
    9
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Using PhysPart: ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
Creating feedback package: IC3
Line Values: 
    S
    VDD_CLK_BUFFER
    IC3
    31
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    VDD_CLK_BUFFER
    IC3
    26
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    VDD_CLK_BUFFER
    IC3
    25
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    VDD_CLK_BUFFER
    IC3
    16
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    VDD_CLK_BUFFER
    IC3
    15
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    VDD_CLK_BUFFER
    IC3
    10
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    IC3
    33
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P0
    IC3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F456
    CLK0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P0    PhysName: RCLK_P0
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178(7)@CNINTERFACE.ADCLK948(CHIPS)
Creating Pin Inst: CLK0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) CLK0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P0
Line Values: 
    S
    RCLK_P0
    IC3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F455
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P0
    IC3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F454
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P0
    IC3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F453
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P0
    IC3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F452
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P0
    IC3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F451
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P0
    IC3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F450
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P0
    IC3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F449
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N0
    IC3
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F456
    \clk0*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N0    PhysName: RCLK_N0
Creating Pin Inst: CLK0*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) CLK0*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N0
Line Values: 
    S
    RCLK_N0
    IC3
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F455
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N0
    IC3
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F454
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N0
    IC3
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F453
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N0
    IC3
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F452
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N0
    IC3
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F451
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N0
    IC3
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F450
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N0
    IC3
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F449
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1_1
    IC3
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F456
    CLK1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1_1    PhysName: UNNAMED_3_ADCLK948_I178_CLK1_1
Creating Pin Inst: CLK1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) CLK1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1_1
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1_1
    IC3
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F455
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1_1
    IC3
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F454
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1_1
    IC3
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F453
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1_1
    IC3
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F452
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1_1
    IC3
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F451
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1_1
    IC3
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F450
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1_1
    IC3
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F449
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1
    IC3
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F456
    \clk1*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1    PhysName: UNNAMED_3_ADCLK948_I178_CLK1
Creating Pin Inst: CLK1*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) CLK1*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1
    IC3
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F455
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1
    IC3
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F454
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1
    IC3
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F453
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1
    IC3
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F452
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1
    IC3
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F451
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1
    IC3
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F450
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1
    IC3
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F449
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_INSEL
    IC3
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F456
    IN_SEL
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_INSEL    PhysName: UNNAMED_3_ADCLK948_I178_INSEL
Creating Pin Inst: IN_SEL
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) IN_SEL    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_INSEL
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_INSEL
    IC3
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F455
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_INSEL
    IC3
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F454
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_INSEL
    IC3
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F453
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_INSEL
    IC3
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F452
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_INSEL
    IC3
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F451
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_INSEL
    IC3
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F450
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_INSEL
    IC3
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F449
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_Q_3
    IC3
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F456
    \q*\(7)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_3    PhysName: UNNAMED_3_ADCLK948_I178_Q_3
Creating Pin Inst: Q*<7>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q*<7>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_3
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_Q_2
    IC3
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F456
    Q(7)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_2    PhysName: UNNAMED_3_ADCLK948_I178_Q_2
Creating Pin Inst: Q<7>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q<7>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_2
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F456
    VREF0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_VREF0    PhysName: UNNAMED_3_ADCLK948_I178_VREF0
Creating Pin Inst: VREF0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) VREF0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_VREF0
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F455
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F454
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F453
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F452
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F451
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F450
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F449
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F456
    VREF1
    
    
    
    
    
    
    
Creating Pin Inst: VREF1
Line Values: 
    S
    
    IC3
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F455
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F454
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F453
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F452
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F451
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F450
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F449
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F456
    VT0
    
    
    
    
    
    
    
Creating Pin Inst: VT0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) VT0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_VREF0
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F455
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F454
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F453
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F452
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F451
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F450
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    IC3
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F449
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F456
    VT1
    
    
    
    
    
    
    
Creating Pin Inst: VT1
Line Values: 
    S
    
    IC3
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F455
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F454
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F453
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F452
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F451
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F450
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC3
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F449
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_Q_1
    IC3
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F455
    \q*\(6)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_1    PhysName: UNNAMED_3_ADCLK948_I178_Q_1
Creating Pin Inst: Q*<6>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q*<6>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_1
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_Q
    IC3
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F455
    Q(6)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q    PhysName: UNNAMED_3_ADCLK948_I178_Q
Creating Pin Inst: Q<6>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q<6>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q
Line Values: 
    S
    DC_REF_CLK_N<5>
    IC3
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F454
    \q*\(5)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(5)    PhysName: DC_REF_CLK_N<5>
Creating Pin Inst: Q*<5>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q*<5>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(5)
Line Values: 
    S
    DC_REF_CLK_P<5>
    IC3
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F454
    Q(5)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(5)    PhysName: DC_REF_CLK_P<5>
Creating Pin Inst: Q<5>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q<5>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(5)
Line Values: 
    S
    DC_REF_CLK_N<4>
    IC3
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F453
    \q*\(4)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(4)    PhysName: DC_REF_CLK_N<4>
Creating Pin Inst: Q*<4>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q*<4>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(4)
Line Values: 
    S
    DC_REF_CLK_P<4>
    IC3
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F453
    Q(4)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(4)    PhysName: DC_REF_CLK_P<4>
Creating Pin Inst: Q<4>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q<4>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(4)
Line Values: 
    S
    DC_REF_CLK_N<3>
    IC3
    21
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F452
    \q*\(3)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(3)    PhysName: DC_REF_CLK_N<3>
Creating Pin Inst: Q*<3>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q*<3>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(3)
Line Values: 
    S
    DC_REF_CLK_P<3>
    IC3
    22
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F452
    Q(3)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(3)    PhysName: DC_REF_CLK_P<3>
Creating Pin Inst: Q<3>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q<3>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(3)
Line Values: 
    S
    DC_REF_CLK_N<2>
    IC3
    23
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F451
    \q*\(2)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(2)    PhysName: DC_REF_CLK_N<2>
Creating Pin Inst: Q*<2>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q*<2>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(2)
Line Values: 
    S
    DC_REF_CLK_P<2>
    IC3
    24
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F451
    Q(2)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(2)    PhysName: DC_REF_CLK_P<2>
Creating Pin Inst: Q<2>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q<2>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(2)
Line Values: 
    S
    DC_REF_CLK_N<1>
    IC3
    27
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F450
    \q*\(1)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(1)    PhysName: DC_REF_CLK_N<1>
Creating Pin Inst: Q*<1>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q*<1>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(1)
Line Values: 
    S
    DC_REF_CLK_P<1>
    IC3
    28
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F450
    Q(1)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(1)    PhysName: DC_REF_CLK_P<1>
Creating Pin Inst: Q<1>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q<1>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(1)
Line Values: 
    S
    DC_REF_CLK_N<0>
    IC3
    29
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F449
    \q*\(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(0)    PhysName: DC_REF_CLK_N<0>
Creating Pin Inst: Q*<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q*<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(0)
Line Values: 
    S
    DC_REF_CLK_P<0>
    IC3
    30
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F449
    Q(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(0)    PhysName: DC_REF_CLK_P<0>
Creating Pin Inst: Q<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS) Q<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(0)
Line Values: 
    S
    
    IC4
    9
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Creating feedback package: IC4
Line Values: 
    S
    VDD_CLK_BUFFER
    IC4
    31
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    VDD_CLK_BUFFER
    IC4
    26
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    VDD_CLK_BUFFER
    IC4
    25
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    VDD_CLK_BUFFER
    IC4
    16
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    VDD_CLK_BUFFER
    IC4
    15
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    VDD_CLK_BUFFER
    IC4
    10
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    IC4
    33
    
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P1
    IC4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F448
    CLK0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P1    PhysName: RCLK_P1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244(7)@CNINTERFACE.ADCLK948(CHIPS)
Creating Pin Inst: CLK0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) CLK0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P1
Line Values: 
    S
    RCLK_P1
    IC4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F447
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P1
    IC4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F446
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P1
    IC4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F445
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P1
    IC4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F444
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P1
    IC4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F443
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P1
    IC4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F442
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_P1
    IC4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F441
    CLK0
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N1
    IC4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F448
    \clk0*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N1    PhysName: RCLK_N1
Creating Pin Inst: CLK0*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) CLK0*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N1
Line Values: 
    S
    RCLK_N1
    IC4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F447
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N1
    IC4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F446
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N1
    IC4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F445
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N1
    IC4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F444
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N1
    IC4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F443
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N1
    IC4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F442
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    RCLK_N1
    IC4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F441
    \clk0*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1
    IC4
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F448
    CLK1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1    PhysName: UNNAMED_3_ADCLK948_I244_CLK1
Creating Pin Inst: CLK1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) CLK1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1
    IC4
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F447
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1
    IC4
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F446
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1
    IC4
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F445
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1
    IC4
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F444
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1
    IC4
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F443
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1
    IC4
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F442
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1
    IC4
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F441
    CLK1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1_1
    IC4
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F448
    \clk1*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1_1    PhysName: UNNAMED_3_ADCLK948_I244_CLK1_1
Creating Pin Inst: CLK1*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) CLK1*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1_1
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1_1
    IC4
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F447
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1_1
    IC4
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F446
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1_1
    IC4
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F445
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1_1
    IC4
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F444
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1_1
    IC4
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F443
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1_1
    IC4
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F442
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1_1
    IC4
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F441
    \clk1*\
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_INSEL
    IC4
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F448
    IN_SEL
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_INSEL    PhysName: UNNAMED_3_ADCLK948_I244_INSEL
Creating Pin Inst: IN_SEL
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) IN_SEL    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_INSEL
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_INSEL
    IC4
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F447
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_INSEL
    IC4
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F446
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_INSEL
    IC4
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F445
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_INSEL
    IC4
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F444
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_INSEL
    IC4
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F443
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_INSEL
    IC4
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F442
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_INSEL
    IC4
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F441
    IN_SEL
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_Q
    IC4
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F448
    \q*\(7)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q    PhysName: UNNAMED_3_ADCLK948_I244_Q
Creating Pin Inst: Q*<7>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q*<7>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_Q_1
    IC4
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F448
    Q(7)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_1    PhysName: UNNAMED_3_ADCLK948_I244_Q_1
Creating Pin Inst: Q<7>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q<7>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_1
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F448
    VREF0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_VREF0    PhysName: UNNAMED_3_ADCLK948_I244_VREF0
Creating Pin Inst: VREF0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) VREF0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_VREF0
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F447
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F446
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F445
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F444
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F443
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F442
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F441
    VREF0
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F448
    VREF1
    
    
    
    
    
    
    
Creating Pin Inst: VREF1
Line Values: 
    S
    
    IC4
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F447
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F446
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F445
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F444
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F443
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F442
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F441
    VREF1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F448
    VT0
    
    
    
    
    
    
    
Creating Pin Inst: VT0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) VT0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_VREF0
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F447
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F446
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F445
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F444
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F443
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F442
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    IC4
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F441
    VT0
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F448
    VT1
    
    
    
    
    
    
    
Creating Pin Inst: VT1
Line Values: 
    S
    
    IC4
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F447
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F446
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F445
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F444
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F443
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F442
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    
    IC4
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F441
    VT1
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_Q_2
    IC4
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F447
    \q*\(6)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_2    PhysName: UNNAMED_3_ADCLK948_I244_Q_2
Creating Pin Inst: Q*<6>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q*<6>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_2
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_Q_3
    IC4
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F447
    Q(6)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_3    PhysName: UNNAMED_3_ADCLK948_I244_Q_3
Creating Pin Inst: Q<6>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q<6>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_3
Line Values: 
    S
    DC_REF_CLK_N<11>
    IC4
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F446
    \q*\(5)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(11)    PhysName: DC_REF_CLK_N<11>
Creating Pin Inst: Q*<5>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q*<5>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(11)
Line Values: 
    S
    DC_REF_CLK_P<11>
    IC4
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F446
    Q(5)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(11)    PhysName: DC_REF_CLK_P<11>
Creating Pin Inst: Q<5>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q<5>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(11)
Line Values: 
    S
    DC_REF_CLK_N<10>
    IC4
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F445
    \q*\(4)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(10)    PhysName: DC_REF_CLK_N<10>
Creating Pin Inst: Q*<4>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q*<4>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(10)
Line Values: 
    S
    DC_REF_CLK_P<10>
    IC4
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F445
    Q(4)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(10)    PhysName: DC_REF_CLK_P<10>
Creating Pin Inst: Q<4>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q<4>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(10)
Line Values: 
    S
    DC_REF_CLK_N<9>
    IC4
    21
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F444
    \q*\(3)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(9)    PhysName: DC_REF_CLK_N<9>
Creating Pin Inst: Q*<3>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q*<3>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(9)
Line Values: 
    S
    DC_REF_CLK_P<9>
    IC4
    22
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F444
    Q(3)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(9)    PhysName: DC_REF_CLK_P<9>
Creating Pin Inst: Q<3>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q<3>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(9)
Line Values: 
    S
    DC_REF_CLK_N<8>
    IC4
    23
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F443
    \q*\(2)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(8)    PhysName: DC_REF_CLK_N<8>
Creating Pin Inst: Q*<2>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q*<2>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(8)
Line Values: 
    S
    DC_REF_CLK_P<8>
    IC4
    24
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F443
    Q(2)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(8)    PhysName: DC_REF_CLK_P<8>
Creating Pin Inst: Q<2>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q<2>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(8)
Line Values: 
    S
    DC_REF_CLK_N<7>
    IC4
    27
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F442
    \q*\(1)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(7)    PhysName: DC_REF_CLK_N<7>
Creating Pin Inst: Q*<1>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q*<1>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(7)
Line Values: 
    S
    DC_REF_CLK_P<7>
    IC4
    28
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F442
    Q(1)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(7)    PhysName: DC_REF_CLK_P<7>
Creating Pin Inst: Q<1>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q<1>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(7)
Line Values: 
    S
    DC_REF_CLK_N<6>
    IC4
    29
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F441
    \q*\(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(6)    PhysName: DC_REF_CLK_N<6>
Creating Pin Inst: Q*<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q*<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(6)
Line Values: 
    S
    DC_REF_CLK_P<6>
    IC4
    30
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    8
    8
    F441
    Q(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(6)    PhysName: DC_REF_CLK_P<6>
Creating Pin Inst: Q<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS) Q<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(6)
Line Values: 
    S
    GND
    R159
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i184@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F90
    A(0)
    
    
    
    
    
    
    
Using PhysPart: RSMD0402_1/16W-200,1%
Creating feedback package: R159
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I184@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I184@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I184@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_Q_3
    R159
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i184@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F90
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I184@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_3
Line Values: 
    S
    GND
    R160
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i242@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F89
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R160
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I242@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I242@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I242@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_Q
    R160
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i242@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F89
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I242@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q
Line Values: 
    S
    GND
    R161
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i185@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F88
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R161
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I185@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I185@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I185@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_Q_2
    R161
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i185@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F88
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I185@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_2
Line Values: 
    S
    GND
    R162
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i241@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F87
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R162
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I241@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I241@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I241@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_Q_1
    R162
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i241@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F87
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I241@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_1
Line Values: 
    S
    GND
    R163
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i199@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F86
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R163
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I199@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I199@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I199@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_Q_1
    R163
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i199@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F86
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I199@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_1
Line Values: 
    S
    GND
    R164
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i240@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F85
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R164
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I240@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I240@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I240@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_Q_2
    R164
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i240@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F85
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I240@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_2
Line Values: 
    S
    GND
    R165
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i198@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F84
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R165
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I198@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I198@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I198@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_Q
    R165
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i198@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F84
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I198@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q
Line Values: 
    S
    GND
    R166
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i239@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F83
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R166
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I239@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I239@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I239@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_Q_3
    R166
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i239@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F83
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I239@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_3
Line Values: 
    S
    GND
    R167
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i197@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F82
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R167
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I197@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I197@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I197@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_P<0>
    R167
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i197@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F82
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I197@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(0)
Line Values: 
    S
    GND
    R168
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i238@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F81
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R168
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I238@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I238@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I238@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_P<6>
    R168
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i238@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F81
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I238@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(6)
Line Values: 
    S
    GND
    R169
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i196@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F80
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R169
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I196@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I196@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I196@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_N<0>
    R169
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i196@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F80
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I196@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(0)
Line Values: 
    S
    GND
    R170
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i237@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F79
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R170
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I237@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I237@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I237@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_N<6>
    R170
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i237@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F79
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I237@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(6)
Line Values: 
    S
    GND
    R171
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i195@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F78
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R171
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I195@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I195@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I195@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_P<1>
    R171
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i195@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F78
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I195@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(1)
Line Values: 
    S
    GND
    R172
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i236@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F77
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R172
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I236@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I236@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I236@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_P<7>
    R172
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i236@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F77
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I236@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(7)
Line Values: 
    S
    GND
    R173
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i194@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F76
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R173
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I194@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I194@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I194@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_N<1>
    R173
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i194@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F76
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I194@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(1)
Line Values: 
    S
    GND
    R174
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i235@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F75
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R174
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I235@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I235@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I235@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_N<7>
    R174
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i235@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F75
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I235@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(7)
Line Values: 
    S
    GND
    R175
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i193@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F74
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R175
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I193@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I193@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I193@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_P<2>
    R175
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i193@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F74
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I193@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(2)
Line Values: 
    S
    GND
    R176
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i234@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F73
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R176
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I234@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I234@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I234@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_P<8>
    R176
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i234@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F73
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I234@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(8)
Line Values: 
    S
    GND
    R177
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i192@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F72
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R177
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I192@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I192@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I192@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_N<2>
    R177
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i192@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F72
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I192@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(2)
Line Values: 
    S
    GND
    R178
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i233@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F71
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R178
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I233@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I233@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I233@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_N<8>
    R178
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i233@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F71
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I233@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(8)
Line Values: 
    S
    GND
    R179
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i191@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F70
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R179
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I191@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I191@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I191@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_P<3>
    R179
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i191@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F70
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I191@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(3)
Line Values: 
    S
    GND
    R180
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i229@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F69
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R180
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I229@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I229@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I229@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_P<9>
    R180
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i229@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F69
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I229@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(9)
Line Values: 
    S
    GND
    R181
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i190@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F68
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R181
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I190@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I190@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I190@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_N<3>
    R181
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i190@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F68
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I190@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(3)
Line Values: 
    S
    GND
    R182
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i228@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F67
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R182
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I228@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I228@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I228@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_N<9>
    R182
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i228@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F67
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I228@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(9)
Line Values: 
    S
    GND
    R183
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i189@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F66
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R183
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I189@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I189@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I189@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_P<4>
    R183
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i189@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F66
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I189@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(4)
Line Values: 
    S
    GND
    R184
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i227@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F65
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R184
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I227@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I227@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I227@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_P<10>
    R184
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i227@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F65
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I227@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(10)
Line Values: 
    S
    GND
    R185
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i188@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F64
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R185
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I188@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I188@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I188@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_N<4>
    R185
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i188@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F64
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I188@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(4)
Line Values: 
    S
    GND
    R186
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i226@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F63
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R186
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I226@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I226@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I226@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_N<10>
    R186
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i226@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F63
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I226@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(10)
Line Values: 
    S
    GND
    R187
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i187@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F62
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R187
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I187@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I187@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I187@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_P<5>
    R187
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i187@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F62
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I187@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(5)
Line Values: 
    S
    GND
    R188
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i225@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F61
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R188
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I225@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I225@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I225@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_P<11>
    R188
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i225@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F61
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I225@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(11)
Line Values: 
    S
    GND
    R189
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i186@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F60
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R189
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I186@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I186@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I186@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_N<5>
    R189
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i186@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F60
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I186@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(5)
Line Values: 
    S
    GND
    R190
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i224@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F59
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R190
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I224@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I224@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I224@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DC_REF_CLK_N<11>
    R190
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i224@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    1
    
    F59
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I224@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(11)
Line Values: 
    S
    GND
    C139
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i246@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F434
    A(0)
    
    
    
    
    
    
    
Using PhysPart: CAPCERSMDCL2_0402-100NF,16V_GEA
Creating feedback package: C139
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I246@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I246@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I246@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    C139
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i246@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F434
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I246@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_VREF0
Line Values: 
    S
    DC_REF_CLK_P<6>
    C175
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i232@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F430
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C175
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I232@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I232@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I232@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(6)
Line Values: 
    S
    REF_CLK_P<6>
    C175
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i232@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F430
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(6)    PhysName: REF_CLK_P<6>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I232@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(6)
Line Values: 
    S
    DC_REF_CLK_N<6>
    C176
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i231@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F429
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C176
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I231@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I231@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I231@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(6)
Line Values: 
    S
    REF_CLK_N<6>
    C176
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i231@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F429
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(6)    PhysName: REF_CLK_N<6>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I231@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(6)
Line Values: 
    S
    DC_REF_CLK_P<7>
    C177
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i230@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F428
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C177
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I230@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I230@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I230@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(7)
Line Values: 
    S
    REF_CLK_P<7>
    C177
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i230@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F428
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(7)    PhysName: REF_CLK_P<7>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I230@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(7)
Line Values: 
    S
    DC_REF_CLK_N<7>
    C178
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i223@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F427
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C178
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I223@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I223@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I223@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(7)
Line Values: 
    S
    REF_CLK_N<7>
    C178
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i223@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F427
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(7)    PhysName: REF_CLK_N<7>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I223@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(7)
Line Values: 
    S
    DC_REF_CLK_P<8>
    C179
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i222@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F426
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C179
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I222@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I222@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I222@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(8)
Line Values: 
    S
    REF_CLK_P<8>
    C179
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i222@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F426
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(8)    PhysName: REF_CLK_P<8>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I222@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(8)
Line Values: 
    S
    DC_REF_CLK_N<8>
    C180
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i221@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F425
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C180
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I221@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I221@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I221@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(8)
Line Values: 
    S
    REF_CLK_N<8>
    C180
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i221@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F425
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(8)    PhysName: REF_CLK_N<8>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I221@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(8)
Line Values: 
    S
    DC_REF_CLK_P<9>
    C181
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i220@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F424
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C181
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I220@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I220@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I220@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(9)
Line Values: 
    S
    REF_CLK_P<9>
    C181
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i220@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F424
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(9)    PhysName: REF_CLK_P<9>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I220@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(9)
Line Values: 
    S
    DC_REF_CLK_N<9>
    C182
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i215@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F423
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C182
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I215@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I215@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I215@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(9)
Line Values: 
    S
    REF_CLK_N<9>
    C182
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i215@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F423
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(9)    PhysName: REF_CLK_N<9>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I215@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(9)
Line Values: 
    S
    DC_REF_CLK_P<10>
    C183
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i218@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F422
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C183
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I218@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I218@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I218@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(10)
Line Values: 
    S
    REF_CLK_P<10>
    C183
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i218@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F422
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(10)    PhysName: REF_CLK_P<10>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I218@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(10)
Line Values: 
    S
    DC_REF_CLK_N<10>
    C184
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i219@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F421
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C184
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I219@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I219@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I219@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(10)
Line Values: 
    S
    REF_CLK_N<10>
    C184
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i219@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F421
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(10)    PhysName: REF_CLK_N<10>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I219@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(10)
Line Values: 
    S
    DC_REF_CLK_P<11>
    C185
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i217@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F420
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C185
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I217@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I217@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I217@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(11)
Line Values: 
    S
    REF_CLK_P<11>
    C185
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i217@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F420
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(11)    PhysName: REF_CLK_P<11>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I217@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(11)
Line Values: 
    S
    DC_REF_CLK_N<11>
    C186
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i216@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F419
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C186
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I216@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I216@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I216@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(11)
Line Values: 
    S
    REF_CLK_N<11>
    C186
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i216@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F419
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(11)    PhysName: REF_CLK_N<11>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I216@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(11)
Line Values: 
    S
    GND
    C187
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i179@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F418
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C187
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I179@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I179@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I179@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    C187
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i179@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F418
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I179@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_VREF0
Line Values: 
    S
    DC_REF_CLK_P<0>
    C188
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i200@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F417
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C188
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I200@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I200@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I200@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(0)
Line Values: 
    S
    REF_CLK_P<0>
    C188
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i200@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F417
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(0)    PhysName: REF_CLK_P<0>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I200@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(0)
Line Values: 
    S
    DC_REF_CLK_N<0>
    C189
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i211@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F416
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C189
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I211@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I211@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I211@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(0)
Line Values: 
    S
    REF_CLK_N<0>
    C189
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i211@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F416
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(0)    PhysName: REF_CLK_N<0>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I211@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(0)
Line Values: 
    S
    DC_REF_CLK_P<1>
    C190
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i210@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F415
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C190
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I210@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I210@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I210@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(1)
Line Values: 
    S
    REF_CLK_P<1>
    C190
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i210@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F415
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(1)    PhysName: REF_CLK_P<1>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I210@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(1)
Line Values: 
    S
    DC_REF_CLK_N<1>
    C191
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i209@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F414
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C191
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I209@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I209@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I209@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(1)
Line Values: 
    S
    REF_CLK_N<1>
    C191
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i209@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F414
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(1)    PhysName: REF_CLK_N<1>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I209@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(1)
Line Values: 
    S
    DC_REF_CLK_P<2>
    C192
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i208@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F413
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C192
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I208@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I208@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I208@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(2)
Line Values: 
    S
    REF_CLK_P<2>
    C192
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i208@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F413
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(2)    PhysName: REF_CLK_P<2>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I208@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(2)
Line Values: 
    S
    DC_REF_CLK_N<2>
    C193
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i207@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F412
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C193
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I207@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I207@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I207@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(2)
Line Values: 
    S
    REF_CLK_N<2>
    C193
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i207@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F412
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(2)    PhysName: REF_CLK_N<2>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I207@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(2)
Line Values: 
    S
    DC_REF_CLK_P<3>
    C194
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i206@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F411
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C194
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I206@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I206@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I206@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(3)
Line Values: 
    S
    REF_CLK_P<3>
    C194
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i206@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F411
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(3)    PhysName: REF_CLK_P<3>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I206@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(3)
Line Values: 
    S
    DC_REF_CLK_N<3>
    C195
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i205@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F410
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C195
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I205@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I205@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I205@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(3)
Line Values: 
    S
    REF_CLK_N<3>
    C195
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i205@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F410
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(3)    PhysName: REF_CLK_N<3>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I205@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(3)
Line Values: 
    S
    DC_REF_CLK_P<4>
    C196
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i204@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F409
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C196
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I204@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I204@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I204@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(4)
Line Values: 
    S
    REF_CLK_P<4>
    C196
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i204@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F409
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(4)    PhysName: REF_CLK_P<4>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I204@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(4)
Line Values: 
    S
    DC_REF_CLK_N<4>
    C197
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i203@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F408
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C197
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I203@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I203@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I203@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(4)
Line Values: 
    S
    REF_CLK_N<4>
    C197
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i203@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F408
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(4)    PhysName: REF_CLK_N<4>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I203@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(4)
Line Values: 
    S
    DC_REF_CLK_P<5>
    C198
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i202@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F407
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C198
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I202@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I202@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I202@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(5)
Line Values: 
    S
    REF_CLK_P<5>
    C198
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i202@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F407
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(5)    PhysName: REF_CLK_P<5>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I202@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(5)
Line Values: 
    S
    DC_REF_CLK_N<5>
    C199
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i201@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F406
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C199
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I201@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I201@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I201@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(5)
Line Values: 
    S
    REF_CLK_N<5>
    C199
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i201@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F406
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(5)    PhysName: REF_CLK_N<5>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I201@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(5)
Line Values: 
    S
    GND
    C8
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_151p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F439
    A(0)
    
    
    
    1
    
    
    
Creating feedback package: C8
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_151P@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_151P@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_151P@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C8
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_151p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F439
    B(0)
    
    
    
    1
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_151P@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C19
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_154p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F438
    A(0)
    
    
    
    1
    
    
    
Creating feedback package: C19
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_154P@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_154P@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_154P@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C19
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_154p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F438
    B(0)
    
    
    
    1
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_154P@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C37
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_142p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F437
    A(0)
    
    
    
    1
    
    
    
Creating feedback package: C37
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_142P@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_142P@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_142P@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C37
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_142p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F437
    B(0)
    
    
    
    1
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_142P@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C135
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_152p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F436
    A(0)
    
    
    
    1
    
    
    
Creating feedback package: C135
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_152P@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_152P@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_152P@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C135
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_152p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F436
    B(0)
    
    
    
    1
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_152P@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C136
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_144p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F435
    A(0)
    
    
    
    1
    
    
    
Creating feedback package: C136
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_144P@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_144P@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_144P@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C136
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_144p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F435
    B(0)
    
    
    
    1
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_144P@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C148
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_148p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F433
    A(0)
    
    
    
    1
    
    
    
Creating feedback package: C148
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_148P@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_148P@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_148P@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C148
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_148p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F433
    B(0)
    
    
    
    1
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_148P@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C165
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_155p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F432
    A(0)
    
    
    
    1
    
    
    
Creating feedback package: C165
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_155P@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_155P@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_155P@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C165
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_155p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F432
    B(0)
    
    
    
    1
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_155P@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C166
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_136p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F431
    A(0)
    
    
    
    1
    
    
    
Creating feedback package: C166
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_136P@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_136P@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_136P@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C166
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_136p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    1
    
    F431
    B(0)
    
    
    
    1
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_136P@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C84
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i814@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F392
    A(0)
    
    
    
    
    
    
    
Using PhysPart: CAPCERSMDCL2_0402-100NF,16V_GEN
Creating feedback package: C84
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I814@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I814@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I814@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C84
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i814@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F392
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I814@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    MAX9831_P
    C77
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i806@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F396
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C77
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_P    PhysName: MAX9831_P
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I806@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I806@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I806@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_P
Line Values: 
    S
    MXCK_P
    C77
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i806@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F396
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I806@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_P
Line Values: 
    S
    MAX9831_N
    C78
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i807@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F395
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C78
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_N    PhysName: MAX9831_N
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I807@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I807@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I807@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_N
Line Values: 
    S
    MXCK_N
    C78
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i807@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F395
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I807@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_N
Line Values: 
    S
    DIRECT_US_DATA_2_P
    C79
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i808@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F394
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C79
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_P    PhysName: DIRECT_US_DATA_2_P
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I808@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I808@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I808@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_P
Line Values: 
    S
    DCT_DAT2_P
    C79
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i808@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F394
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I808@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_P
Line Values: 
    S
    DIRECT_US_DATA_2_N
    C80
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i809@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F393
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C80
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_N    PhysName: DIRECT_US_DATA_2_N
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I809@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I809@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I809@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_N
Line Values: 
    S
    DCT_DAT2_N
    C80
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i809@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F393
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I809@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_N
Line Values: 
    S
    GND
    C137
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i382@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F386
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C137
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I382@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I382@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I382@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDA_CLK
    C137
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i382@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F386
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK    PhysName: VDDA_CLK
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I382@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK
Line Values: 
    S
    GND
    C12
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i753@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F405
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C12
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I753@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I753@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I753@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C12
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i753@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F405
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I753@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C13
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i760@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F404
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C13
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I760@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I760@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I760@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C13
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i760@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F404
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I760@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C14
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i765@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F403
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C14
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I765@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I765@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I765@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C14
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i765@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F403
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I765@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    UPSTREAM_DATA_N_<2>
    C15
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i784@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F402
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C15
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(2)    PhysName: UPSTREAM_DATA_N_<2>
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I784@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I784@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I784@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(2)
Line Values: 
    S
    UDATA_IN_N<2>
    C15
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i784@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F402
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)    PhysName: UDATA_IN_N<2>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I784@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)
Line Values: 
    S
    DFF_REF_CLK_N<2>
    C24
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i787@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F401
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C24
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(2)    PhysName: DFF_REF_CLK_N<2>
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I787@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I787@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I787@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(2)
Line Values: 
    S
    DFF_CLK_N<2>
    C24
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i787@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F401
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)    PhysName: DFF_CLK_N<2>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I787@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)
Line Values: 
    S
    UPSTREAM_DATA_P<2>
    C27
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i785@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F400
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C27
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(2)    PhysName: UPSTREAM_DATA_P<2>
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I785@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I785@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I785@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(2)
Line Values: 
    S
    UDATA_IN_P<2>
    C27
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i785@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F400
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)    PhysName: UDATA_IN_P<2>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I785@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)
Line Values: 
    S
    DFF_REF_CLK_P<2>
    C29
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i786@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F399
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C29
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(2)    PhysName: DFF_REF_CLK_P<2>
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I786@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I786@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I786@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(2)
Line Values: 
    S
    DFF_CLK_P<2>
    C29
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i786@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F399
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)    PhysName: DFF_CLK_P<2>
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I786@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)
Line Values: 
    S
    GND
    C32
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i756@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F398
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C32
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I756@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I756@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I756@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_1_SY58608U_I557_VREF
    C32
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i756@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F398
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I557_VREF    PhysName: UNNAMED_1_SY58608U_I557_VREF
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I756@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I557_VREF
Line Values: 
    S
    GND
    C49
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i757@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F397
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C49
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I757@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I757@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I757@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_1_SY58608U_I564_VREF
    C49
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i757@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F397
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I564_VREF    PhysName: UNNAMED_1_SY58608U_I564_VREF
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I757@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I564_VREF
Line Values: 
    S
    GND
    C97
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i758@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F391
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C97
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I758@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I758@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I758@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_1_SY58608U_I571_VREF
    C97
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i758@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F391
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I571_VREF    PhysName: UNNAMED_1_SY58608U_I571_VREF
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I758@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I571_VREF
Line Values: 
    S
    P2V5
    C99
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i826@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F390
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C99
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I826@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I826@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I826@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C99
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i826@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F390
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I826@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C102
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i825@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F389
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C102
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I825@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I825@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I825@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C102
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i825@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F389
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I825@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    C122
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i780@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F388
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C122
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I780@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I780@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I780@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C122
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i780@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F388
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I780@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C133
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i359@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F387
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C133
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I359@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I359@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I359@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    AVDD
    C133
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i359@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F387
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD    PhysName: AVDD
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I359@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD
Line Values: 
    S
    GND
    C174
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i358@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F370
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C174
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I358@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I358@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I358@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK
    C174
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i358@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F370
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK    PhysName: VDD_CLK
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I358@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
Line Values: 
    S
    GND
    C138
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i357@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F385
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C138
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I357@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I357@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I357@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK
    C138
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i357@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F385
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I357@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
Line Values: 
    S
    GND
    C142
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i353@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F384
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C142
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I353@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I353@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I353@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK
    C142
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i353@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F384
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I353@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
Line Values: 
    S
    GND
    C146
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i370@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F383
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C146
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I370@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I370@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I370@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDO_CLK
    C146
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i370@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F383
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK    PhysName: VDDO_CLK
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I370@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    GND
    C149
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i379@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F382
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C149
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I379@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I379@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I379@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDO_CLK
    C149
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i379@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F382
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I379@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    GND
    C150
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i378@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F381
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C150
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I378@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I378@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I378@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDO_CLK
    C150
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i378@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F381
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I378@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    GND
    C151
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i377@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F380
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C151
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I377@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I377@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I377@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDO_CLK
    C151
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i377@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F380
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I377@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    GND
    C152
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i376@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F379
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C152
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I376@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I376@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I376@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDO_CLK
    C152
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i376@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F379
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I376@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    GND
    C153
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i375@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F378
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C153
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I375@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I375@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I375@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDO_CLK
    C153
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i375@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F378
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I375@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    GND
    C154
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i374@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F377
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C154
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I374@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I374@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I374@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDO_CLK
    C154
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i374@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F377
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I374@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    GND
    C157
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i373@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F376
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C157
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I373@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I373@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I373@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDO_CLK
    C157
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i373@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F376
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I373@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    GND
    C158
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i372@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F375
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C158
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I372@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I372@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I372@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDO_CLK
    C158
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i372@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F375
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I372@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    GND
    C159
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i371@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F374
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C159
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I371@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I371@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I371@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDO_CLK
    C159
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i371@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F374
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I371@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    CLK_TST_N
    C167
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i367@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F373
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C167
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_N    PhysName: CLK_TST_N
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I367@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I367@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I367@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_N
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I367_B
    C167
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i367@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F373
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I367_B    PhysName: UNNAMED_2_CAPCERSMDCL2_I367_B
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I367@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I367_B
Line Values: 
    S
    CLK_TST_P
    C169
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i366@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F372
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C169
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_P    PhysName: CLK_TST_P
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I366@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I366@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I366@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_P
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I366_B
    C169
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i366@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F372
    B(0)
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I366_B    PhysName: UNNAMED_2_CAPCERSMDCL2_I366_B
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I366@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I366_B
Line Values: 
    S
    GND
    C170
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i365@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F371
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C170
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I365@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I365@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I365@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C170
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i365@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    1
    
    F371
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I365@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C85
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i813@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    1
    
    F366
    A(0)
    
    
    
    
    
    
    
Using PhysPart: CAPCERSMDCL2_0402-1NF_X7R,50V
Creating feedback package: C85
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I813@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I813@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I813@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C85
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i813@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    1
    
    F366
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I813@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C18
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i755@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    1
    
    F369
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C18
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I755@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I755@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I755@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C18
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i755@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    1
    
    F369
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I755@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C21
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i759@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    1
    
    F368
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C21
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I759@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I759@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I759@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C21
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i759@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    1
    
    F368
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I759@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C22
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i764@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    1
    
    F367
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C22
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I764@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I764@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I764@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C22
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i764@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    1
    
    F367
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I764@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C125
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i779@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    1
    
    F365
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C125
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I779@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I779@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I779@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C125
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i779@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    1
    
    F365
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I779@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C83
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i815@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F361
    A(0)
    
    
    
    
    
    
    
Using PhysPart: CAPCERSMDCL2_0402-1UF,16V
Creating feedback package: C83
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I815@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I815@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I815@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C83
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i815@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F361
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I815@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C130
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i385@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F359
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C130
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I385@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I385@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I385@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDA_CLK
    C130
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i385@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F359
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I385@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK
Line Values: 
    S
    GND
    C5
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i754@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F364
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C5
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I754@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I754@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I754@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C5
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i754@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F364
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I754@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C6
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i762@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F363
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C6
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I762@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I762@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I762@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C6
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i762@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F363
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I762@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C7
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i767@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F362
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C7
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I767@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I767@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I767@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C7
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i767@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F362
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I767@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C118
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i782@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F360
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C118
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I782@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I782@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I782@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C118
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i782@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F360
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I782@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C173
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i354@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F353
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C173
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I354@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I354@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I354@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK
    C173
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i354@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F353
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I354@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
Line Values: 
    S
    GND
    C131
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i360@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F358
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C131
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I360@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I360@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I360@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    AVDD
    C131
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i360@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F358
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I360@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD
Line Values: 
    S
    GND
    C132
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i355@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F357
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C132
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I355@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I355@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I355@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK
    C132
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i355@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F357
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I355@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
Line Values: 
    S
    GND
    C134
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i356@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F356
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C134
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I356@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I356@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I356@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK
    C134
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i356@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F356
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I356@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
Line Values: 
    S
    GND
    C160
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i381@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F355
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C160
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I381@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I381@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I381@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDO_CLK
    C160
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i381@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F355
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I381@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    GND
    C168
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i364@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F354
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C168
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I364@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I364@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I364@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C168
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i364@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    1
    
    F354
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I364@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C126
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i389@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F352
    A(0)
    
    
    
    
    
    
    
Using PhysPart: CAPCERSMDCL2_0603-10UF,6.3V
Creating feedback package: C126
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I389@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I389@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I389@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C126
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i389@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F352
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I389@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C128
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i386@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F350
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C128
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I386@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I386@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I386@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDA_CLK
    C128
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i386@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F350
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I386@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK
Line Values: 
    S
    GND
    C171
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i368@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F346
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C171
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I368@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I368@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I368@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VP1V8
    C171
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i368@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F346
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I368@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
Line Values: 
    S
    GND
    C127
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i369@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F351
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C127
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I369@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I369@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I369@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C127
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i369@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F351
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I369@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C172
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i361@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F345
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C172
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I361@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I361@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I361@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK
    C172
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i361@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F345
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I361@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
Line Values: 
    S
    GND
    C129
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i363@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F349
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C129
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I363@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I363@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I363@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    AVDD
    C129
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i363@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F349
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I363@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD
Line Values: 
    S
    GND
    C162
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i380@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F348
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C162
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I380@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I380@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I380@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDDO_CLK
    C162
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i380@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F348
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I380@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    GND
    C163
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i362@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F347
    A(0)
    
    
    
    
    
    
    
Creating feedback package: C163
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I362@CNPASSIVE.CAPCERSMDCL2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I362@CNPASSIVE.CAPCERSMDCL2(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I362@CNPASSIVE.CAPCERSMDCL2(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C163
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i362@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    1
    
    F347
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I362@CNPASSIVE.CAPCERSMDCL2(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    DFF_CLK_P<2>
    U2
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i649@bris_cds_logic.max9381esa(chips)
    MAX9381ESA_SMD-MAX9381ESA
    
    
    F230
    CLK
    
    
    
    
    
    
    
Using PhysPart: MAX9381ESA_SMD-MAX9381ESA
Creating feedback package: U2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I649@BRIS_CDS_LOGIC.MAX9381ESA(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I649@BRIS_CDS_LOGIC.MAX9381ESA(CHIPS)
Creating Pin Inst: CLK
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I649@BRIS_CDS_LOGIC.MAX9381ESA(CHIPS) CLK    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)
Line Values: 
    S
    DFF_CLK_N<2>
    U2
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i649@bris_cds_logic.max9381esa(chips)
    MAX9381ESA_SMD-MAX9381ESA
    
    
    F230
    \clk*\
    
    
    
    
    
    
    
Creating Pin Inst: CLK*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I649@BRIS_CDS_LOGIC.MAX9381ESA(CHIPS) CLK*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)
Line Values: 
    S
    UDATA_IN_P<2>
    U2
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i649@bris_cds_logic.max9381esa(chips)
    MAX9381ESA_SMD-MAX9381ESA
    
    
    F230
    D
    
    
    
    
    
    
    
Creating Pin Inst: D
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I649@BRIS_CDS_LOGIC.MAX9381ESA(CHIPS) D    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)
Line Values: 
    S
    UDATA_IN_N<2>
    U2
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i649@bris_cds_logic.max9381esa(chips)
    MAX9381ESA_SMD-MAX9381ESA
    
    
    F230
    \d*\
    
    
    
    
    
    
    
Creating Pin Inst: D*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I649@BRIS_CDS_LOGIC.MAX9381ESA(CHIPS) D*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)
Line Values: 
    S
    MAX9831_P
    U2
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i649@bris_cds_logic.max9381esa(chips)
    MAX9381ESA_SMD-MAX9381ESA
    
    
    F230
    Q
    
    
    
    
    
    
    
Creating Pin Inst: Q
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I649@BRIS_CDS_LOGIC.MAX9381ESA(CHIPS) Q    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_P
Line Values: 
    S
    MAX9831_N
    U2
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i649@bris_cds_logic.max9381esa(chips)
    MAX9381ESA_SMD-MAX9381ESA
    
    
    F230
    \q*\
    
    
    
    
    
    
    
Creating Pin Inst: Q*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I649@BRIS_CDS_LOGIC.MAX9381ESA(CHIPS) Q*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_N
Line Values: 
    S
    P2V5
    U2
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i649@bris_cds_logic.max9381esa(chips)
    MAX9381ESA_SMD-MAX9381ESA
    
    
    F230
    VCC
    
    
    
    
    
    
    
Creating Pin Inst: VCC
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I649@BRIS_CDS_LOGIC.MAX9381ESA(CHIPS) VCC    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    U2
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i649@bris_cds_logic.max9381esa(chips)
    MAX9381ESA_SMD-MAX9381ESA
    
    
    F230
    VEE
    
    
    
    
    
    
    
Creating Pin Inst: VEE
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I649@BRIS_CDS_LOGIC.MAX9381ESA(CHIPS) VEE    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J17
    3
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
    
    
    
    
    
Using PhysPart: PCOAX-U.FL-R-SMT-1(10)
Creating feedback package: J17
Line Values: 
    S
    GND
    J17
    2
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    AUX_GBE_RX_N
    J17
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i422@cnconnector.pcoax(chips)
    PCOAX-U.FL-R-SMT-1(10)
    
    
    F217
    A
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_N    PhysName: AUX_GBE_RX_N
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I422@CNCONNECTOR.PCOAX(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I422@CNCONNECTOR.PCOAX(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I422@CNCONNECTOR.PCOAX(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_N
Line Values: 
    S
    GND
    J18
    3
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
    
    
    
    
    
Creating feedback package: J18
Line Values: 
    S
    GND
    J18
    2
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    AUX_GBE_TX_N
    J18
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i423@cnconnector.pcoax(chips)
    PCOAX-U.FL-R-SMT-1(10)
    
    
    F216
    A
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_N    PhysName: AUX_GBE_TX_N
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I423@CNCONNECTOR.PCOAX(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I423@CNCONNECTOR.PCOAX(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I423@CNCONNECTOR.PCOAX(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_N
Line Values: 
    S
    GND
    J19
    3
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
    
    
    
    
    
Creating feedback package: J19
Line Values: 
    S
    GND
    J19
    2
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    AUX_GBE_TX_P
    J19
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i424@cnconnector.pcoax(chips)
    PCOAX-U.FL-R-SMT-1(10)
    
    
    F215
    A
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_P    PhysName: AUX_GBE_TX_P
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I424@CNCONNECTOR.PCOAX(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I424@CNCONNECTOR.PCOAX(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I424@CNCONNECTOR.PCOAX(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_P
Line Values: 
    S
    GND
    TE1
    3
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
    
    
    
    
    
Creating feedback package: TE1
Line Values: 
    S
    GND
    TE1
    2
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    AUX_GBE_RX_P
    TE1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i421@cnconnector.pcoax(chips)
    PCOAX-U.FL-R-SMT-1(10)
    
    
    F214
    A
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_P    PhysName: AUX_GBE_RX_P
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I421@CNCONNECTOR.PCOAX(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I421@CNCONNECTOR.PCOAX(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I421@CNCONNECTOR.PCOAX(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_P
Line Values: 
    S
    GND
    J14
    3
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
    
    
    
    
    
Creating feedback package: J14
Line Values: 
    S
    GND
    J14
    2
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    SCOPE_P
    J14
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i332@cnconnector.pcoax(chips)
    PCOAX-U.FL-R-SMT-1(10)
    
    
    F219
    A
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_P    PhysName: SCOPE_P
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I332@CNCONNECTOR.PCOAX(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I332@CNCONNECTOR.PCOAX(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I332@CNCONNECTOR.PCOAX(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_P
Line Values: 
    S
    GND
    J15
    3
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
    
    
    
    
    
Creating feedback package: J15
Line Values: 
    S
    GND
    J15
    2
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    SCOPE_N
    J15
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i333@cnconnector.pcoax(chips)
    PCOAX-U.FL-R-SMT-1(10)
    
    
    F218
    A
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_N    PhysName: SCOPE_N
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I333@CNCONNECTOR.PCOAX(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I333@CNCONNECTOR.PCOAX(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I333@CNCONNECTOR.PCOAX(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_N
Line Values: 
    S
    GND
    R11
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i182@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F104
    A(0)
    
    
    
    
    
    
    
Using PhysPart: RSMD0402_1/16W-1K,1%
Creating feedback package: R11
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I182@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I182@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I182@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_INSEL
    R11
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i182@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F104
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I182@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_INSEL
Line Values: 
    S
    GND
    R24
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i252@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F103
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R24
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I252@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I252@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I252@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_INSEL
    R24
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i252@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F103
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I252@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_INSEL
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1_1
    R155
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i181@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F98
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R155
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I181@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I181@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I181@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1_1
Line Values: 
    S
    VDD_CLK_BUFFER
    R155
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i181@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F98
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I181@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1
    R156
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i253@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F97
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R156
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I253@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I253@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I253@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1
Line Values: 
    S
    VDD_CLK_BUFFER
    R156
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i253@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F97
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I253@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    P2V5
    R37
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i726@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F102
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R37
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I726@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I726@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I726@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    DFF_CLK_N<2>
    R37
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i726@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F102
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I726@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)
Line Values: 
    S
    P2V5
    R38
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i732@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F101
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R38
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I732@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I732@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I732@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    UDATA_IN_N<2>
    R38
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i732@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F101
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I732@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)
Line Values: 
    S
    P2V5
    R40
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i731@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F100
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R40
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I731@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I731@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I731@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    DFF_CLK_P<2>
    R40
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i731@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F100
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I731@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)
Line Values: 
    S
    P2V5
    R42
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i733@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F99
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R42
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I733@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I733@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I733@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    UDATA_IN_P<2>
    R42
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i733@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    1
    
    F99
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I733@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)
Line Values: 
    S
    GND
    R157
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i183@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    1
    
    F92
    A(0)
    
    
    
    
    
    
    
Using PhysPart: RSMD0402_1/16W-2.2K,1%
Creating feedback package: R157
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I183@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I183@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I183@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1
    R157
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i183@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    1
    
    F92
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I183@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1
Line Values: 
    S
    GND
    R158
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i245@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    1
    
    F91
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R158
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I245@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I245@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I245@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1_1
    R158
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i245@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    1
    
    F91
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I245@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1_1
Line Values: 
    S
    DFF_CLK_N<2>
    R43
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i727@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    1
    
    F96
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R43
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I727@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I727@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I727@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)
Line Values: 
    S
    GND
    R43
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i727@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    1
    
    F96
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I727@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UDATA_IN_N<2>
    R46
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i729@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    1
    
    F95
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R46
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I729@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I729@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I729@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)
Line Values: 
    S
    GND
    R46
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i729@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    1
    
    F95
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I729@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DFF_CLK_P<2>
    R49
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i728@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    1
    
    F94
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R49
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I728@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I728@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I728@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)
Line Values: 
    S
    GND
    R49
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i728@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    1
    
    F94
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I728@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UDATA_IN_P<2>
    R100
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i730@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    1
    
    F93
    A(0)
    
    
    
    
    
    
    
Creating feedback package: R100
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I730@CNPASSIVE.RSMD0402(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I730@CNPASSIVE.RSMD0402(CHIPS)
Creating Pin Inst: A<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I730@CNPASSIVE.RSMD0402(CHIPS) A<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)
Line Values: 
    S
    GND
    R100
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i730@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    1
    
    F93
    B(0)
    
    
    
    
    
    
    
Creating Pin Inst: B<0>
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I730@CNPASSIVE.RSMD0402(CHIPS) B<0>    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    
    QZ1
    2
    
    SIT5021AI-2DE-25E-50.000000-VDA
    
    
    
    
    
    
    
    
    
    
    
Using PhysPart: SIT5021AI-2DE-25E-50.000000-VDA
Creating feedback package: QZ1
Line Values: 
    S
    AVDD
    QZ1
    6
    
    SIT5021AI-2DE-25E-50.000000-VDA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    QZ1
    3
    
    SIT5021AI-2DE-25E-50.000000-VDA
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    AVDD
    QZ1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i341@cndiscrete.osc_6p_endis_outp_outn(chips)
    SIT5021AI-2DE-25E-50.000000-VDA
    
    
    F34
    ENDIS
    
    
    
    
    
    
    
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I341@CNDISCRETE.OSC_6P_ENDIS_OUTP_OUTN(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I341@CNDISCRETE.OSC_6P_ENDIS_OUTP_OUTN(CHIPS)
Creating Pin Inst: ENDIS
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I341@CNDISCRETE.OSC_6P_ENDIS_OUTP_OUTN(CHIPS) ENDIS    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD
Line Values: 
    S
    XB
    QZ1
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i341@cndiscrete.osc_6p_endis_outp_outn(chips)
    SIT5021AI-2DE-25E-50.000000-VDA
    
    
    F34
    OUTN
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XB    PhysName: XB
Creating Pin Inst: OUTN
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I341@CNDISCRETE.OSC_6P_ENDIS_OUTP_OUTN(CHIPS) OUTN    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XB
Line Values: 
    S
    XA
    QZ1
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i341@cndiscrete.osc_6p_endis_outp_outn(chips)
    SIT5021AI-2DE-25E-50.000000-VDA
    
    
    F34
    OUTP
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XA    PhysName: XA
Creating Pin Inst: OUTP
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I341@CNDISCRETE.OSC_6P_ENDIS_OUTP_OUTN(CHIPS) OUTP    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XA
Line Values: 
    S
    GND
    IC1
    17
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Using PhysPart: SY58608UMG-VCC=P2V5
Creating feedback package: IC1
Line Values: 
    S
    GND
    IC1
    15
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    IC1
    14
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    IC1
    7
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    IC1
    6
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    P2V5
    IC1
    16
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    P2V5
    IC1
    13
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    P2V5
    IC1
    8
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    P2V5
    IC1
    5
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_1_R_I568_2
    IC1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i564@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F31
    \in\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I568_2    PhysName: UNNAMED_1_R_I568_2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I564@CNINTERFACE.SY58608U(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I564@CNINTERFACE.SY58608U(CHIPS)
Creating Pin Inst: IN
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I564@CNINTERFACE.SY58608U(CHIPS) IN    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I568_2
Line Values: 
    S
    UNNAMED_1_R_I567_2
    IC1
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i564@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F31
    \in*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I567_2    PhysName: UNNAMED_1_R_I567_2
Creating Pin Inst: IN*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I564@CNINTERFACE.SY58608U(CHIPS) IN*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I567_2
Line Values: 
    S
    SFP1_CLKGEN_P
    IC1
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i564@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F31
    Q0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_P    PhysName: SFP1_CLKGEN_P
Creating Pin Inst: Q0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I564@CNINTERFACE.SY58608U(CHIPS) Q0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_P
Line Values: 
    S
    SFP1_CLKGEN_N
    IC1
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i564@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F31
    \q0*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_N    PhysName: SFP1_CLKGEN_N
Creating Pin Inst: Q0*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I564@CNINTERFACE.SY58608U(CHIPS) Q0*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_N
Line Values: 
    S
    SFP_DATA_OUT_P<1>
    IC1
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i564@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F31
    Q1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(1)    PhysName: SFP_DATA_OUT_P<1>
Creating Pin Inst: Q1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I564@CNINTERFACE.SY58608U(CHIPS) Q1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(1)
Line Values: 
    S
    SFP_DATA_OUT_N<1>
    IC1
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i564@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F31
    \q1*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(1)    PhysName: SFP_DATA_OUT_N<1>
Creating Pin Inst: Q1*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I564@CNINTERFACE.SY58608U(CHIPS) Q1*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(1)
Line Values: 
    S
    UNNAMED_1_SY58608U_I564_VREF
    IC1
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i564@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F31
    \vref-ac\
    
    
    
    
    
    
    
Creating Pin Inst: VREF-AC
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I564@CNINTERFACE.SY58608U(CHIPS) VREF-AC    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I564_VREF
Line Values: 
    S
    UNNAMED_1_SY58608U_I564_VREF
    IC1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i564@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F31
    VT
    
    
    
    
    
    
    
Creating Pin Inst: VT
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I564@CNINTERFACE.SY58608U(CHIPS) VT    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I564_VREF
Line Values: 
    S
    GND
    IC2
    17
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Creating feedback package: IC2
Line Values: 
    S
    GND
    IC2
    15
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    IC2
    14
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    IC2
    7
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    IC2
    6
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    P2V5
    IC2
    16
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    P2V5
    IC2
    13
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    P2V5
    IC2
    8
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    P2V5
    IC2
    5
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_1_R_I575_2
    IC2
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i571@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F30
    \in\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I575_2    PhysName: UNNAMED_1_R_I575_2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I571@CNINTERFACE.SY58608U(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I571@CNINTERFACE.SY58608U(CHIPS)
Creating Pin Inst: IN
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I571@CNINTERFACE.SY58608U(CHIPS) IN    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I575_2
Line Values: 
    S
    UNNAMED_1_R_I574_2
    IC2
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i571@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F30
    \in*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I574_2    PhysName: UNNAMED_1_R_I574_2
Creating Pin Inst: IN*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I571@CNINTERFACE.SY58608U(CHIPS) IN*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I574_2
Line Values: 
    S
    SFP2_CLKGEN_P
    IC2
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i571@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F30
    Q0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_P    PhysName: SFP2_CLKGEN_P
Creating Pin Inst: Q0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I571@CNINTERFACE.SY58608U(CHIPS) Q0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_P
Line Values: 
    S
    SFP2_CLKGEN_N
    IC2
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i571@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F30
    \q0*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_N    PhysName: SFP2_CLKGEN_N
Creating Pin Inst: Q0*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I571@CNINTERFACE.SY58608U(CHIPS) Q0*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_N
Line Values: 
    S
    SFP_DATA_OUT_P<2>
    IC2
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i571@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F30
    Q1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(2)    PhysName: SFP_DATA_OUT_P<2>
Creating Pin Inst: Q1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I571@CNINTERFACE.SY58608U(CHIPS) Q1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(2)
Line Values: 
    S
    SFP_DATA_OUT_N<2>
    IC2
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i571@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F30
    \q1*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(2)    PhysName: SFP_DATA_OUT_N<2>
Creating Pin Inst: Q1*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I571@CNINTERFACE.SY58608U(CHIPS) Q1*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(2)
Line Values: 
    S
    UNNAMED_1_SY58608U_I571_VREF
    IC2
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i571@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F30
    \vref-ac\
    
    
    
    
    
    
    
Creating Pin Inst: VREF-AC
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I571@CNINTERFACE.SY58608U(CHIPS) VREF-AC    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I571_VREF
Line Values: 
    S
    UNNAMED_1_SY58608U_I571_VREF
    IC2
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i571@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F30
    VT
    
    
    
    
    
    
    
Creating Pin Inst: VT
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I571@CNINTERFACE.SY58608U(CHIPS) VT    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I571_VREF
Line Values: 
    S
    GND
    TIMING1
    17
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Creating feedback package: TIMING1
Line Values: 
    S
    GND
    TIMING1
    15
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    TIMING1
    14
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    TIMING1
    7
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    GND
    TIMING1
    6
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    P2V5
    TIMING1
    16
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    P2V5
    TIMING1
    13
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    P2V5
    TIMING1
    8
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    P2V5
    TIMING1
    5
    
    SY58608UMG-VCC=P2V5
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    UNNAMED_1_R_I559_2
    TIMING1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i557@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F29
    \in\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I559_2    PhysName: UNNAMED_1_R_I559_2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I557@CNINTERFACE.SY58608U(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I557@CNINTERFACE.SY58608U(CHIPS)
Creating Pin Inst: IN
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I557@CNINTERFACE.SY58608U(CHIPS) IN    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I559_2
Line Values: 
    S
    UNNAMED_1_R_I558_2
    TIMING1
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i557@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F29
    \in*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I558_2    PhysName: UNNAMED_1_R_I558_2
Creating Pin Inst: IN*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I557@CNINTERFACE.SY58608U(CHIPS) IN*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I558_2
Line Values: 
    S
    SFP0_CLKGEN_P
    TIMING1
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i557@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F29
    Q0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_P    PhysName: SFP0_CLKGEN_P
Creating Pin Inst: Q0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I557@CNINTERFACE.SY58608U(CHIPS) Q0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_P
Line Values: 
    S
    SFP0_CLKGEN_N
    TIMING1
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i557@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F29
    \q0*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_N    PhysName: SFP0_CLKGEN_N
Creating Pin Inst: Q0*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I557@CNINTERFACE.SY58608U(CHIPS) Q0*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_N
Line Values: 
    S
    SFP_DATA_OUT_P<0>
    TIMING1
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i557@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F29
    Q1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(0)    PhysName: SFP_DATA_OUT_P<0>
Creating Pin Inst: Q1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I557@CNINTERFACE.SY58608U(CHIPS) Q1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(0)
Line Values: 
    S
    SFP_DATA_OUT_N<0>
    TIMING1
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i557@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F29
    \q1*\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(0)    PhysName: SFP_DATA_OUT_N<0>
Creating Pin Inst: Q1*
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I557@CNINTERFACE.SY58608U(CHIPS) Q1*    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(0)
Line Values: 
    S
    UNNAMED_1_SY58608U_I557_VREF
    TIMING1
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i557@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F29
    \vref-ac\
    
    
    
    
    
    
    
Creating Pin Inst: VREF-AC
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I557@CNINTERFACE.SY58608U(CHIPS) VREF-AC    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I557_VREF
Line Values: 
    S
    UNNAMED_1_SY58608U_I557_VREF
    TIMING1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i557@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    
    
    F29
    VT
    
    
    
    
    
    
    
Creating Pin Inst: VT
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I557@CNINTERFACE.SY58608U(CHIPS) VT    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I557_VREF
Line Values: 
    S
    A0
    U18
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_316p@ocad_parts_lib.\24aa025e48t-i/sn\(chips)
    24AA025E48T-I/SN-24AA025E48T-IB
    
    
    F460
    A0
    
    
    
    
    
    
    
Using PhysPart: 24AA025E48T-I/SN-24AA025E48T-IB
Creating feedback package: U18
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A0    PhysName: A0
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_316P@OCAD_PARTS_LIB.24AA025E48T-I/SN(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_316P@OCAD_PARTS_LIB.24AA025E48T-I/SN(CHIPS)
Creating Pin Inst: A0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_316P@OCAD_PARTS_LIB.24AA025E48T-I/SN(CHIPS) A0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A0
Line Values: 
    S
    A1
    U18
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_316p@ocad_parts_lib.\24aa025e48t-i/sn\(chips)
    24AA025E48T-I/SN-24AA025E48T-IB
    
    
    F460
    A1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A1    PhysName: A1
Creating Pin Inst: A1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_316P@OCAD_PARTS_LIB.24AA025E48T-I/SN(CHIPS) A1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A1
Line Values: 
    S
    A2
    U18
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_316p@ocad_parts_lib.\24aa025e48t-i/sn\(chips)
    24AA025E48T-I/SN-24AA025E48T-IB
    
    
    F460
    A2
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A2    PhysName: A2
Creating Pin Inst: A2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_316P@OCAD_PARTS_LIB.24AA025E48T-I/SN(CHIPS) A2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A2
Line Values: 
    S
    
    U18
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_316p@ocad_parts_lib.\24aa025e48t-i/sn\(chips)
    24AA025E48T-I/SN-24AA025E48T-IB
    
    
    F460
    NC
    
    
    
    
    
    
    
Creating Pin Inst: NC
Line Values: 
    S
    CLK_SCL
    U18
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_316p@ocad_parts_lib.\24aa025e48t-i/sn\(chips)
    24AA025E48T-I/SN-24AA025E48T-IB
    
    
    F460
    SCL
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SCL    PhysName: CLK_SCL
Creating Pin Inst: SCL
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_316P@OCAD_PARTS_LIB.24AA025E48T-I/SN(CHIPS) SCL    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SCL
Line Values: 
    S
    CLK_SDA
    U18
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_316p@ocad_parts_lib.\24aa025e48t-i/sn\(chips)
    24AA025E48T-I/SN-24AA025E48T-IB
    
    
    F460
    SDA
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SDA    PhysName: CLK_SDA
Creating Pin Inst: SDA
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_316P@OCAD_PARTS_LIB.24AA025E48T-I/SN(CHIPS) SDA    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SDA
Line Values: 
    S
    VCC3V3
    U18
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_316p@ocad_parts_lib.\24aa025e48t-i/sn\(chips)
    24AA025E48T-I/SN-24AA025E48T-IB
    
    
    F460
    VCC
    
    
    
    
    
    
    
Creating Pin Inst: VCC
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_316P@OCAD_PARTS_LIB.24AA025E48T-I/SN(CHIPS) VCC    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    U18
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_316p@ocad_parts_lib.\24aa025e48t-i/sn\(chips)
    24AA025E48T-I/SN-24AA025E48T-IB
    
    
    F460
    VSS
    
    
    
    
    
    
    
Creating Pin Inst: VSS
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_316P@OCAD_PARTS_LIB.24AA025E48T-I/SN(CHIPS) VSS    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J10
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \1\
    
    
    
    
    
    
    
Using PhysPart: 7X2RECPT_SMD_2MM-878321420,7X2B
Creating feedback package: J10
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    TDI
    J10
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \10\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDI    PhysName: TDI
Creating Pin Inst: 10
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS) 10    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDI
Line Values: 
    S
    GND
    J10
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \11\
    
    
    
    
    
    
    
Creating Pin Inst: 11
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS) 11    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    
    J10
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \12\
    
    
    
    
    
    
    
Creating Pin Inst: 12
Line Values: 
    S
    
    J10
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \13\
    
    
    
    
    
    
    
Creating Pin Inst: 13
Line Values: 
    S
    
    J10
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \14\
    
    
    
    
    
    
    
Creating Pin Inst: 14
Line Values: 
    S
    VREF_JTAG
    J10
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \2\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VREF_JTAG    PhysName: VREF_JTAG
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VREF_JTAG
Line Values: 
    S
    GND
    J10
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \3\
    
    
    
    
    
    
    
Creating Pin Inst: 3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS) 3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    TMS
    J10
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \4\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TMS    PhysName: TMS
Creating Pin Inst: 4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS) 4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TMS
Line Values: 
    S
    GND
    J10
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \5\
    
    
    
    
    
    
    
Creating Pin Inst: 5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS) 5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    TCK
    J10
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \6\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TCK    PhysName: TCK
Creating Pin Inst: 6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS) 6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TCK
Line Values: 
    S
    GND
    J10
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \7\
    
    
    
    
    
    
    
Creating Pin Inst: 7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS) 7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    TDO
    J10
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \8\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDO    PhysName: TDO
Creating Pin Inst: 8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS) 8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDO
Line Values: 
    S
    GND
    J10
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    
    
    F459
    \9\
    
    
    
    
    
    
    
Creating Pin Inst: 9
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS) 9    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C62
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i171@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F341
    \1\
    
    
    
    
    
    
    
Using PhysPart: CAP_NP-445-7348-2-ND,CAP_NP-44A
Creating feedback package: C62
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I171@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I171@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I171@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C62
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i171@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F341
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I171@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C69
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i191@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F338
    \1\
    
    
    
    
    
    
    
Creating feedback package: C69
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I191@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I191@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I191@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C69
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i191@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F338
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I191@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VP1V8
    C57
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_194p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F342
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C57
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_194P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_194P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_194P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
Line Values: 
    S
    GND
    C57
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_194p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F342
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_194P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C64
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_149p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F340
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C64
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_149P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_149P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_149P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C64
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_149p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F340
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_149P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C66
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_323p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F339
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C66
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_323P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_323P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_323P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C66
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_323p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F339
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_323P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C86
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_55p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F337
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C86
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C86
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_55p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F337
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCR_3V3_1
    C90
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_59p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F336
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C90
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3    PhysName: VCCR_3V3_1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    GND
    C90
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_59p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F336
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCT_3V3_1
    C94
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_48p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F335
    \1\
    
    
    
    
    
    
    
Creating feedback package: C94
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3    PhysName: VCCT_3V3_1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
Line Values: 
    S
    GND
    C94
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_48p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F335
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VREF_JTAG
    C103
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_321p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F334
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C103
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_321P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_321P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_321P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VREF_JTAG
Line Values: 
    S
    GND
    C103
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_321p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F334
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_321P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C107
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_55p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F333
    \1\
    
    
    
    
    
    
    
Creating feedback package: C107
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C107
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_55p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F333
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCR_3V3
    C111
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_59p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F332
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C111
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3    PhysName: VCCR_3V3
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    GND
    C111
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_59p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F332
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCT_3V3
    C115
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_48p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F331
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C115
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3    PhysName: VCCT_3V3
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
Line Values: 
    S
    GND
    C115
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_48p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F331
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C140
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_55p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F330
    \1\
    
    
    
    
    
    
    
Creating feedback package: C140
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C140
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_55p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F330
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCR_3V3_2
    C145
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_59p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F329
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C145
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3    PhysName: VCCR_3V3_2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    GND
    C145
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_59p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F329
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCT_3V3_2
    C156
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_48p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F328
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C156
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3    PhysName: VCCT_3V3_2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
Line Values: 
    S
    GND
    C156
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_48p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    
    
    F328
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_1_RSMD0603_I144_B
    C75
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i209@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    
    
    F324
    \1\
    
    
    
    
    
    
    
Using PhysPart: CAP_NP-445-8173-1-ND,CAP_NP-44A
Creating feedback package: C75
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I209@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I209@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I209@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_RSMD0603_I144_B
Line Values: 
    S
    VCC3V3_PRE_RSHUNT
    C75
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i209@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    
    
    F324
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I209@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
Line Values: 
    S
    UNNAMED_4_PTH08T210W_I137_SENSP
    C76
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i194@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    
    
    F323
    \1\
    
    
    
    
    
    
    
Creating feedback package: C76
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I194@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I194@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I194@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_SENSP
Line Values: 
    S
    VCC2V5_PRE_RSHUNT
    C76
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i194@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    
    
    F323
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I194@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
Line Values: 
    S
    VP12
    C42
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i175@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    
    
    F327
    \1\
    
    
    
    
    
    
    
Creating feedback package: C42
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    GND
    C42
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i175@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    
    
    F327
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VP12
    C47
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i167@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    
    
    F326
    \1\
    
    
    
    
    
    
    
Creating feedback package: C47
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I167@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I167@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I167@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    GND
    C47
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i167@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    
    
    F326
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I167@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC2V5_PRE_RSHUNT
    C48
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i168@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    
    
    F325
    \1\
    
    
    
    
    
    
    
Creating feedback package: C48
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I168@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I168@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I168@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
Line Values: 
    S
    GND
    C48
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i168@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    
    
    F325
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I168@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3_PRE_RSHUNT
    C92
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_118p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    
    
    F322
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C92
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_118P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_118P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_118P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
Line Values: 
    S
    GND
    C92
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_118p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    
    
    F322
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_118P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    MP3V3
    C53
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_198p@ocad_parts_lib.cap_np(chips)
    CAP_NP-C0402C104K9RACTU,CAP_NPA
    
    
    F321
    \1\
    
    
    
    1
    
    
    
Using PhysPart: CAP_NP-C0402C104K9RACTU,CAP_NPA
Creating feedback package: C53
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_198P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_198P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_198P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    GND
    C53
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_198p@ocad_parts_lib.cap_np(chips)
    CAP_NP-C0402C104K9RACTU,CAP_NPA
    
    
    F321
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_198P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    MP3V3
    C93
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_200p@ocad_parts_lib.cap_np(chips)
    CAP_NP-C0402C104K9RACTU,CAP_NPA
    
    
    F320
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C93
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_200P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_200P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_200P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    GND
    C93
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_200p@ocad_parts_lib.cap_np(chips)
    CAP_NP-C0402C104K9RACTU,CAP_NPA
    
    
    F320
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_200P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    N00455
    C104
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_166p@ocad_parts_lib.cap_np(chips)
    CAP_NP-C0402C104K9RACTU,CAP_NPA
    
    
    F319
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C104
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_166P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_166P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_166P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00455
Line Values: 
    S
    GND
    C104
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_166p@ocad_parts_lib.cap_np(chips)
    CAP_NP-C0402C104K9RACTU,CAP_NPA
    
    
    F319
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_166P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C9
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_141p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM152R60J105ME15D,CAP_B
    
    
    F318
    \1\
    
    
    
    1
    
    
    
Using PhysPart: CAP_NP-GRM152R60J105ME15D,CAP_B
Creating feedback package: C9
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_141P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_141P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_141P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C9
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_141p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM152R60J105ME15D,CAP_B
    
    
    F318
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_141P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C20
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_135p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM152R60J105ME15D,CAP_B
    
    
    F317
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C20
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_135P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_135P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_135P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C20
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_135p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM152R60J105ME15D,CAP_B
    
    
    F317
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_135P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C38
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_147p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM152R60J105ME15D,CAP_B
    
    
    F316
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C38
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_147P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_147P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_147P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C38
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_147p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM152R60J105ME15D,CAP_B
    
    
    F316
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_147P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C147
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_153p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM152R60J105ME15D,CAP_B
    
    
    F315
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C147
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_153P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_153P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_153P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C147
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_153p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM152R60J105ME15D,CAP_B
    
    
    F315
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_153P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    MP3V3
    C46
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_179p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM155R60J474KE19J,CAP_B
    
    
    F314
    \1\
    
    
    
    1
    
    
    
Using PhysPart: CAP_NP-GRM155R60J474KE19J,CAP_B
Creating feedback package: C46
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_179P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_179P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_179P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    GND
    C46
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_179p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM155R60J474KE19J,CAP_B
    
    
    F314
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_179P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCR_3V3_1
    C88
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_61p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    
    
    F313
    \1\
    
    
    
    1
    
    
    
Using PhysPart: CAP_NP-GRM188R60J226MEA0D,CAP_B
Creating feedback package: C88
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    GND
    C88
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_61p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    
    
    F313
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCT_3V3_1
    C96
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_53p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    
    
    F312
    \1\
    
    
    
    
    
    
    
Creating feedback package: C96
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
Line Values: 
    S
    GND
    C96
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_53p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    
    
    F312
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCR_3V3
    C109
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_61p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    
    
    F311
    \1\
    
    
    
    
    
    
    
Creating feedback package: C109
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    GND
    C109
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_61p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    
    
    F311
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCT_3V3
    C117
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_53p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    
    
    F310
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C117
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
Line Values: 
    S
    GND
    C117
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_53p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    
    
    F310
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCR_3V3_2
    C143
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_61p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    
    
    F309
    \1\
    
    
    
    
    
    
    
Creating feedback package: C143
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    GND
    C143
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_61p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    
    
    F309
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCT_3V3_2
    C161
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_53p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    
    
    F308
    \1\
    
    
    
    
    
    
    
Creating feedback package: C161
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
Line Values: 
    S
    GND
    C161
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_53p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    
    
    F308
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C87
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_49p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    
    
    F307
    \1\
    
    
    
    1
    
    
    
Using PhysPart: CAP_NP-GRM188R61A106KE69D,CAP_B
Creating feedback package: C87
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C87
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_49p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    
    
    F307
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C108
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_49p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    
    
    F306
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C108
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C108
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_49p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    
    
    F306
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C112
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_157p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    
    
    F305
    \1\
    
    
    
    
    
    
    
Creating feedback package: C112
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_157P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_157P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_157P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C112
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_157p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    
    
    F305
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_157P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C121
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_138p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    
    
    F304
    \1\
    
    
    
    
    
    
    
Creating feedback package: C121
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_138P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_138P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_138P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C121
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_138p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    
    
    F304
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_138P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C141
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_49p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    
    
    F303
    \1\
    
    
    
    
    
    
    
Creating feedback package: C141
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C141
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_49p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    
    
    F303
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VDD_CLK_BUFFER
    C155
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_143p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    
    
    F302
    \1\
    
    
    
    
    
    
    
Creating feedback package: C155
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_143P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_143P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_143P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
Line Values: 
    S
    GND
    C155
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_143p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    
    
    F302
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_143P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C50
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i192@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F301
    \1\
    
    
    
    
    
    
    
Using PhysPart: CAP_NP-GRM21BR60J476ME15K,CAP_B
Creating feedback package: C50
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I192@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I192@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I192@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C50
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i192@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F301
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I192@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VP1V8
    C54
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_i403@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F300
    \1\
    
    
    
    
    
    
    
Creating feedback package: C54
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I403@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I403@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I403@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
Line Values: 
    S
    GND
    C54
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_i403@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F300
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I403@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C59
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i170@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F297
    \1\
    
    
    
    
    
    
    
Creating feedback package: C59
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I170@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I170@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I170@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C59
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i170@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F297
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I170@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C65
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i172@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F295
    \1\
    
    
    
    
    
    
    
Creating feedback package: C65
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I172@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I172@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I172@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C65
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i172@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F295
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I172@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C68
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i173@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F294
    \1\
    
    
    
    
    
    
    
Creating feedback package: C68
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I173@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I173@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I173@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C68
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i173@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F294
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I173@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C71
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i189@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F293
    \1\
    
    
    
    
    
    
    
Creating feedback package: C71
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I189@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I189@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I189@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C71
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i189@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F293
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I189@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C72
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i175@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F292
    \1\
    
    
    
    
    
    
    
Creating feedback package: C72
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C72
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i175@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F292
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C81
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i188@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F291
    \1\
    
    
    
    
    
    
    
Creating feedback package: C81
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I188@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I188@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I188@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C81
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i188@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F291
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I188@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    C82
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i186@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F290
    \1\
    
    
    
    
    
    
    
Creating feedback package: C82
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I186@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I186@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I186@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    C82
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i186@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F290
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I186@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    P2V5
    C56
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_i399@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F298
    \1\
    
    
    
    
    
    
    
Creating feedback package: C56
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I399@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I399@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I399@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    GND
    C56
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_i399@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F298
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I399@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VP1V8
    C60
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_180p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F296
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C60
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_180P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_180P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_180P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
Line Values: 
    S
    GND
    C60
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_180p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F296
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_180P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VP1V8
    C55
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_144p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F299
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C55
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_144P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_144P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_144P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
Line Values: 
    S
    GND
    C55
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_144p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    
    
    F299
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_144P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC2V5_PRE_RSHUNT
    C16
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_119p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM31CD80J107ME39K,CAP_B
    
    
    F289
    \1\
    
    
    
    
    
    
    
Using PhysPart: CAP_NP-GRM31CD80J107ME39K,CAP_B
Creating feedback package: C16
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
Line Values: 
    S
    GND
    C16
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_119p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM31CD80J107ME39K,CAP_B
    
    
    F289
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3_PRE_RSHUNT
    C95
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_119p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM31CD80J107ME39K,CAP_B
    
    
    F288
    \1\
    
    
    
    
    
    
    
Creating feedback package: C95
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
Line Values: 
    S
    GND
    C95
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_119p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM31CD80J107ME39K,CAP_B
    
    
    F288
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCR_3V3_1
    C89
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_47p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRT155R61E105ME01D,CAP_B
    
    
    F287
    \1\
    
    
    
    1
    
    
    
Using PhysPart: CAP_NP-GRT155R61E105ME01D,CAP_B
Creating feedback package: C89
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    GND
    C89
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_47p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRT155R61E105ME01D,CAP_B
    
    
    F287
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCR_3V3
    C110
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_47p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRT155R61E105ME01D,CAP_B
    
    
    F286
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C110
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    GND
    C110
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_47p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRT155R61E105ME01D,CAP_B
    
    
    F286
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCCR_3V3_2
    C144
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_47p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRT155R61E105ME01D,CAP_B
    
    
    F285
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C144
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    GND
    C144
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_47p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRT155R61E105ME01D,CAP_B
    
    
    F285
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    SFP2_CLKGEN_P
    C3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i320@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F282
    \1\
    
    
    
    
    
    
    
Using PhysPart: CAP_NP_0-445-7348-2-ND,CAP_NP_A
Creating feedback package: C3
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I320@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I320@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I320@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_P
Line Values: 
    S
    CLKIN2_P
    C3
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i320@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F282
    \2\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_P    PhysName: CLKIN2_P
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I320@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_P
Line Values: 
    S
    SFP2_CLKGEN_N
    C4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i321@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F281
    \1\
    
    
    
    
    
    
    
Creating feedback package: C4
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I321@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I321@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I321@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_N
Line Values: 
    S
    CLKIN2_N
    C4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i321@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F281
    \2\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_N    PhysName: CLKIN2_N
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I321@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_N
Line Values: 
    S
    SFP_DATA_OUT_N<1>
    C1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i405@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F284
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I405@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I405@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I405@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(1)
Line Values: 
    S
    DATA_FROM_UPSTREAM_N<1>
    C1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i405@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F284
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(1)    PhysName: DATA_FROM_UPSTREAM_N<1>
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I405@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(1)
Line Values: 
    S
    SFP_DATA_OUT_P<1>
    C2
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i406@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F283
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I406@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I406@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I406@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(1)
Line Values: 
    S
    DATA_FROM_UPSTREAM_P<1>
    C2
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i406@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F283
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(1)    PhysName: DATA_FROM_UPSTREAM_P<1>
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I406@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(1)
Line Values: 
    S
    REFCLK_OUT0_P
    C10
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_160p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F280
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C10
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_P    PhysName: REFCLK_OUT0_P
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_160P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_160P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_160P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_P
Line Values: 
    S
    RCLK_P0
    C10
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_160p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F280
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_160P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P0
Line Values: 
    S
    REFCLK_OUT0_N
    C11
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_145p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F279
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C11
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_N    PhysName: REFCLK_OUT0_N
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_145P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_145P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_145P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_N
Line Values: 
    S
    RCLK_N0
    C11
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_145p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F279
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_145P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N0
Line Values: 
    S
    REFCLK_OUT1_P
    C26
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_137p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F278
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C26
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_P    PhysName: REFCLK_OUT1_P
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_137P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_137P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_137P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_P
Line Values: 
    S
    RCLK_P1
    C26
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_137p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F278
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_137P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P1
Line Values: 
    S
    SFP1_CLKGEN_N
    C28
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_290p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F277
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C28
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_290P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_290P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_290P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_N
Line Values: 
    S
    CLKIN1_N
    C28
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_290p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F277
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_N    PhysName: CLKIN1_N
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_290P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_N
Line Values: 
    S
    REFCLK_OUT1_N
    C30
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_146p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F276
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C30
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_N    PhysName: REFCLK_OUT1_N
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_146P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_146P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_146P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_N
Line Values: 
    S
    RCLK_N1
    C30
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_146p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F276
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_146P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N1
Line Values: 
    S
    SFP1_CLKGEN_P
    C31
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_259p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F275
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C31
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_259P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_259P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_259P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_P
Line Values: 
    S
    CLKIN1_P
    C31
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_259p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F275
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_P    PhysName: CLKIN1_P
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_259P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_P
Line Values: 
    S
    FBCLK_N
    C33
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_276p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F274
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C33
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_N    PhysName: FBCLK_N
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_276P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_276P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_276P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_N
Line Values: 
    S
    CLKIN3_N
    C33
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_276p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F274
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_N    PhysName: CLKIN3_N
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_276P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_N
Line Values: 
    S
    FBCLK_P
    C34
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_305p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F273
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C34
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_P    PhysName: FBCLK_P
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_305P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_305P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_305P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_P
Line Values: 
    S
    CLKIN3_P
    C34
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_305p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F273
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_P    PhysName: CLKIN3_P
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_305P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_P
Line Values: 
    S
    SFP0_CLKGEN_P
    C35
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_266p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F272
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C35
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_266P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_266P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_266P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_P
Line Values: 
    S
    CLKIN0_P
    C35
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_266p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F272
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_P    PhysName: CLKIN0_P
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_266P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_P
Line Values: 
    S
    SFP0_CLKGEN_N
    C36
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_286p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F271
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C36
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_286P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_286P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_286P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_N
Line Values: 
    S
    CLKIN0_N
    C36
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_286p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F271
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_N    PhysName: CLKIN0_N
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_286P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_N
Line Values: 
    S
    SFP_DATA_OUT_P<2>
    C39
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_313p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F270
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C39
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_313P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_313P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_313P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(2)
Line Values: 
    S
    DATA_FROM_UPSTREAM_P<2>
    C39
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_313p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F270
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(2)    PhysName: DATA_FROM_UPSTREAM_P<2>
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_313P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(2)
Line Values: 
    S
    SFP_DATA_OUT_N<2>
    C40
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_329p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F269
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C40
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_329P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_329P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_329P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(2)
Line Values: 
    S
    DATA_FROM_UPSTREAM_N<2>
    C40
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_329p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F269
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(2)    PhysName: DATA_FROM_UPSTREAM_N<2>
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_329P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(2)
Line Values: 
    S
    DATA_FROM_UPSTREAM_N<0>
    C43
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_339p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F268
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C43
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(0)    PhysName: DATA_FROM_UPSTREAM_N<0>
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_339P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_339P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_339P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(0)
Line Values: 
    S
    SFP_DATA_OUT_N<0>
    C43
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_339p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F268
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_339P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(0)
Line Values: 
    S
    DATA_FROM_UPSTREAM_P<0>
    C45
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_327p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F267
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C45
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(0)    PhysName: DATA_FROM_UPSTREAM_P<0>
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_327P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_327P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_327P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(0)
Line Values: 
    S
    SFP_DATA_OUT_P<0>
    C45
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_327p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F267
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_327P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(0)
Line Values: 
    S
    GND
    C91
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_126p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F266
    \1\
    
    
    
    1
    
    
    
Creating feedback package: C91
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_126P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_126P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_126P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    MP3V3
    C91
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_126p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    
    
    F266
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_126P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    SFP_LOS<2>
    J3
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    LOS
    
    
    
    
    
    
    
Using PhysPart: CON20P_SFP-1367073-1-1367073-1B
Creating feedback package: J3
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(2)    PhysName: SFP_LOS<2>
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS)
Creating Pin Inst: LOS
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) LOS    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(2)
Line Values: 
    S
    N00183_2
    J3
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    MOD_DEF0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183    PhysName: N00183_2
Creating Pin Inst: MOD_DEF0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) MOD_DEF0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
Line Values: 
    S
    SFP_SCL<2>
    J3
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    MOD_DEF1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(2)    PhysName: SFP_SCL<2>
Creating Pin Inst: MOD_DEF1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) MOD_DEF1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(2)
Line Values: 
    S
    SFP_SDA<2>
    J3
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    MOD_DEF2
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(2)    PhysName: SFP_SDA<2>
Creating Pin Inst: MOD_DEF2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) MOD_DEF2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(2)
Line Values: 
    S
    SFP_RATE_SELECT<2>
    J3
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    RATE_SELECT
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(2)    PhysName: SFP_RATE_SELECT<2>
Creating Pin Inst: RATE_SELECT
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) RATE_SELECT    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(2)
Line Values: 
    S
    SFP_RD_P<2>
    J3
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    \rd+\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(2)    PhysName: SFP_RD_P<2>
Creating Pin Inst: RD+
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) RD+    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(2)
Line Values: 
    S
    SFP_RD_N<2>
    J3
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    \rd-\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(2)    PhysName: SFP_RD_N<2>
Creating Pin Inst: RD-
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) RD-    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(2)
Line Values: 
    S
    SFP_TD_P<2>
    J3
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    \td+\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(2)    PhysName: SFP_TD_P<2>
Creating Pin Inst: TD+
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) TD+    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(2)
Line Values: 
    S
    SFP_TD_N<2>
    J3
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    \td-\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(2)    PhysName: SFP_TD_N<2>
Creating Pin Inst: TD-
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) TD-    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(2)
Line Values: 
    S
    SFP_TX_DISABLE<2>
    J3
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    TX_DISABLE
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(2)    PhysName: SFP_TX_DISABLE<2>
Creating Pin Inst: TX_DISABLE
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) TX_DISABLE    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(2)
Line Values: 
    S
    SFP_TX_FAULT<2>
    J3
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    TX_FAULT
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(2)    PhysName: SFP_TX_FAULT<2>
Creating Pin Inst: TX_FAULT
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) TX_FAULT    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(2)
Line Values: 
    S
    VCCR_3V3_2
    J3
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    VCCR
    
    
    
    
    
    
    
Creating Pin Inst: VCCR
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VCCR    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    VCCT_3V3_2
    J3
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    VCCT
    
    
    
    
    
    
    
Creating Pin Inst: VCCT
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VCCT    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
Line Values: 
    S
    GND
    J3
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    VEER0
    
    
    
    
    
    
    
Creating Pin Inst: VEER0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEER0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J3
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    VEER1
    
    
    
    
    
    
    
Creating Pin Inst: VEER1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEER1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J3
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    VEER2
    
    
    
    
    
    
    
Creating Pin Inst: VEER2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEER2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J3
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    VEER3
    
    
    
    
    
    
    
Creating Pin Inst: VEER3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEER3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    VEET0
    
    
    
    
    
    
    
Creating Pin Inst: VEET0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEET0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J3
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    VEET1
    
    
    
    
    
    
    
Creating Pin Inst: VEET1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEET1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J3
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F265
    VEET2
    
    
    
    
    
    
    
Creating Pin Inst: VEET2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEET2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    SFP_LOS<1>
    J6
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    LOS
    
    
    
    
    
    
    
Creating feedback package: J6
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(1)    PhysName: SFP_LOS<1>
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS)
Creating Pin Inst: LOS
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) LOS    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(1)
Line Values: 
    S
    N00183
    J6
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    MOD_DEF0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183    PhysName: N00183
Creating Pin Inst: MOD_DEF0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) MOD_DEF0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
Line Values: 
    S
    SFP_SCL<1>
    J6
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    MOD_DEF1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(1)    PhysName: SFP_SCL<1>
Creating Pin Inst: MOD_DEF1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) MOD_DEF1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(1)
Line Values: 
    S
    SFP_SDA<1>
    J6
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    MOD_DEF2
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(1)    PhysName: SFP_SDA<1>
Creating Pin Inst: MOD_DEF2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) MOD_DEF2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(1)
Line Values: 
    S
    SFP_RATE_SELECT<1>
    J6
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    RATE_SELECT
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(1)    PhysName: SFP_RATE_SELECT<1>
Creating Pin Inst: RATE_SELECT
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) RATE_SELECT    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(1)
Line Values: 
    S
    SFP_RD_P<1>
    J6
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    \rd+\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(1)    PhysName: SFP_RD_P<1>
Creating Pin Inst: RD+
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) RD+    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(1)
Line Values: 
    S
    SFP_RD_N<1>
    J6
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    \rd-\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(1)    PhysName: SFP_RD_N<1>
Creating Pin Inst: RD-
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) RD-    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(1)
Line Values: 
    S
    SFP_TD_P<1>
    J6
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    \td+\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(1)    PhysName: SFP_TD_P<1>
Creating Pin Inst: TD+
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) TD+    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(1)
Line Values: 
    S
    SFP_TD_N<1>
    J6
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    \td-\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(1)    PhysName: SFP_TD_N<1>
Creating Pin Inst: TD-
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) TD-    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(1)
Line Values: 
    S
    SFP_TX_DISABLE<1>
    J6
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    TX_DISABLE
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(1)    PhysName: SFP_TX_DISABLE<1>
Creating Pin Inst: TX_DISABLE
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) TX_DISABLE    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(1)
Line Values: 
    S
    SFP_TX_FAULT<1>
    J6
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    TX_FAULT
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(1)    PhysName: SFP_TX_FAULT<1>
Creating Pin Inst: TX_FAULT
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) TX_FAULT    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(1)
Line Values: 
    S
    VCCR_3V3
    J6
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    VCCR
    
    
    
    
    
    
    
Creating Pin Inst: VCCR
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VCCR    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    VCCT_3V3
    J6
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    VCCT
    
    
    
    
    
    
    
Creating Pin Inst: VCCT
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VCCT    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
Line Values: 
    S
    GND
    J6
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    VEER0
    
    
    
    
    
    
    
Creating Pin Inst: VEER0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEER0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J6
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    VEER1
    
    
    
    
    
    
    
Creating Pin Inst: VEER1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEER1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J6
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    VEER2
    
    
    
    
    
    
    
Creating Pin Inst: VEER2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEER2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J6
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    VEER3
    
    
    
    
    
    
    
Creating Pin Inst: VEER3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEER3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J6
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    VEET0
    
    
    
    
    
    
    
Creating Pin Inst: VEET0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEET0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J6
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    VEET1
    
    
    
    
    
    
    
Creating Pin Inst: VEET1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEET1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J6
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F264
    VEET2
    
    
    
    
    
    
    
Creating Pin Inst: VEET2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEET2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    SFP_LOS<0>
    J11
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    LOS
    
    
    
    
    
    
    
Creating feedback package: J11
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(0)    PhysName: SFP_LOS<0>
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS)
Creating Pin Inst: LOS
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) LOS    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(0)
Line Values: 
    S
    N00183_1
    J11
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    MOD_DEF0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183    PhysName: N00183_1
Creating Pin Inst: MOD_DEF0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) MOD_DEF0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
Line Values: 
    S
    SFP_SCL<0>
    J11
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    MOD_DEF1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(0)    PhysName: SFP_SCL<0>
Creating Pin Inst: MOD_DEF1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) MOD_DEF1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(0)
Line Values: 
    S
    SFP_SDA<0>
    J11
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    MOD_DEF2
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(0)    PhysName: SFP_SDA<0>
Creating Pin Inst: MOD_DEF2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) MOD_DEF2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(0)
Line Values: 
    S
    SFP_RATE_SELECT<0>
    J11
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    RATE_SELECT
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(0)    PhysName: SFP_RATE_SELECT<0>
Creating Pin Inst: RATE_SELECT
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) RATE_SELECT    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(0)
Line Values: 
    S
    SFP_RD_P<0>
    J11
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    \rd+\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(0)    PhysName: SFP_RD_P<0>
Creating Pin Inst: RD+
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) RD+    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(0)
Line Values: 
    S
    SFP_RD_N<0>
    J11
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    \rd-\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(0)    PhysName: SFP_RD_N<0>
Creating Pin Inst: RD-
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) RD-    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(0)
Line Values: 
    S
    SFP_TD_P<0>
    J11
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    \td+\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(0)    PhysName: SFP_TD_P<0>
Creating Pin Inst: TD+
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) TD+    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(0)
Line Values: 
    S
    SFP_TD_N<0>
    J11
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    \td-\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(0)    PhysName: SFP_TD_N<0>
Creating Pin Inst: TD-
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) TD-    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(0)
Line Values: 
    S
    SFP_TX_DISABLE<0>
    J11
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    TX_DISABLE
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(0)    PhysName: SFP_TX_DISABLE<0>
Creating Pin Inst: TX_DISABLE
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) TX_DISABLE    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(0)
Line Values: 
    S
    SFP_TX_FAULT<0>
    J11
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    TX_FAULT
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(0)    PhysName: SFP_TX_FAULT<0>
Creating Pin Inst: TX_FAULT
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) TX_FAULT    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(0)
Line Values: 
    S
    VCCR_3V3_1
    J11
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    VCCR
    
    
    
    
    
    
    
Creating Pin Inst: VCCR
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VCCR    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    VCCT_3V3_1
    J11
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    VCCT
    
    
    
    
    
    
    
Creating Pin Inst: VCCT
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VCCT    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
Line Values: 
    S
    GND
    J11
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    VEER0
    
    
    
    
    
    
    
Creating Pin Inst: VEER0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEER0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J11
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    VEER1
    
    
    
    
    
    
    
Creating Pin Inst: VEER1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEER1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J11
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    VEER2
    
    
    
    
    
    
    
Creating Pin Inst: VEER2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEER2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J11
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    VEER3
    
    
    
    
    
    
    
Creating Pin Inst: VEER3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEER3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J11
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    VEET0
    
    
    
    
    
    
    
Creating Pin Inst: VEET0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEET0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J11
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    VEET1
    
    
    
    
    
    
    
Creating Pin Inst: VEET1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEET1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J11
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    
    
    F263
    VEET2
    
    
    
    
    
    
    
Creating Pin Inst: VEET2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS) VEET2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    J4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \1\
    
    
    
    
    
    
    
Using PhysPart: CONN30P-FTSH-115-01-L-DV,CONN3B
Creating feedback package: J4
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    AUXIO_P2
    J4
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \10\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P2    PhysName: AUXIO_P2
Creating Pin Inst: 10
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 10    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P2
Line Values: 
    S
    GND
    J4
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \11\
    
    
    
    
    
    
    
Creating Pin Inst: 11
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 11    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J4
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \12\
    
    
    
    
    
    
    
Creating Pin Inst: 12
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 12    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    AUXIO_N3
    J4
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \13\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N3    PhysName: AUXIO_N3
Creating Pin Inst: 13
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 13    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N3
Line Values: 
    S
    AUXIO_P3
    J4
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \14\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P3    PhysName: AUXIO_P3
Creating Pin Inst: 14
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 14    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P3
Line Values: 
    S
    GND
    J4
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \15\
    
    
    
    
    
    
    
Creating Pin Inst: 15
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 15    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J4
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \16\
    
    
    
    
    
    
    
Creating Pin Inst: 16
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 16    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    AUXIO_N4
    J4
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \17\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N4    PhysName: AUXIO_N4
Creating Pin Inst: 17
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 17    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N4
Line Values: 
    S
    AUXIO_P4
    J4
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \18\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P4    PhysName: AUXIO_P4
Creating Pin Inst: 18
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 18    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P4
Line Values: 
    S
    GND
    J4
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \19\
    
    
    
    
    
    
    
Creating Pin Inst: 19
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 19    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J4
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \20\
    
    
    
    
    
    
    
Creating Pin Inst: 20
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 20    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    AUXIO_N5
    J4
    21
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \21\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N5    PhysName: AUXIO_N5
Creating Pin Inst: 21
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 21    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N5
Line Values: 
    S
    AUXIO_P5
    J4
    22
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \22\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P5    PhysName: AUXIO_P5
Creating Pin Inst: 22
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 22    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P5
Line Values: 
    S
    GND
    J4
    23
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \23\
    
    
    
    
    
    
    
Creating Pin Inst: 23
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 23    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J4
    24
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \24\
    
    
    
    
    
    
    
Creating Pin Inst: 24
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 24    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    AUXIO_N6
    J4
    25
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \25\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N6    PhysName: AUXIO_N6
Creating Pin Inst: 25
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 25    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N6
Line Values: 
    S
    AUXIO_P6
    J4
    26
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \26\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P6    PhysName: AUXIO_P6
Creating Pin Inst: 26
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 26    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P6
Line Values: 
    S
    GND
    J4
    27
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \27\
    
    
    
    
    
    
    
Creating Pin Inst: 27
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 27    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J4
    28
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \28\
    
    
    
    
    
    
    
Creating Pin Inst: 28
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 28    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    AUXIO_N7
    J4
    29
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \29\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N7    PhysName: AUXIO_N7
Creating Pin Inst: 29
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 29    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N7
Line Values: 
    S
    VCC3V3
    J4
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \3\
    
    
    
    
    
    
    
Creating Pin Inst: 3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    AUXIO_P7
    J4
    30
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \30\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P7    PhysName: AUXIO_P7
Creating Pin Inst: 30
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 30    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P7
Line Values: 
    S
    GND
    J4
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \4\
    
    
    
    
    
    
    
Creating Pin Inst: 4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    J4
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \5\
    
    
    
    
    
    
    
Creating Pin Inst: 5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    AUXIO_P1
    J4
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \6\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P1    PhysName: AUXIO_P1
Creating Pin Inst: 6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P1
Line Values: 
    S
    GND
    J4
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \7\
    
    
    
    
    
    
    
Creating Pin Inst: 7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J4
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \8\
    
    
    
    
    
    
    
Creating Pin Inst: 8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    AUXIO_N2
    J4
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    
    
    F261
    \9\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N2    PhysName: AUXIO_N2
Creating Pin Inst: 9
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS) 9    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N2
Line Values: 
    S
    MP3V3
    J12
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_127p@ocad_parts_lib.hdr1x3(chips)
    HDR1X3-HDR1X3,HDR1X3-HDR1X3,HDA
    
    
    F254
    P1
    
    
    
    
    
    
    
Using PhysPart: HDR1X3-HDR1X3,HDR1X3-HDR1X3,HDA
Creating feedback package: J12
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_127P@OCAD_PARTS_LIB.HDR1X3(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_127P@OCAD_PARTS_LIB.HDR1X3(CHIPS)
Creating Pin Inst: P1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_127P@OCAD_PARTS_LIB.HDR1X3(CHIPS) P1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    VP12_EN
    J12
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_127p@ocad_parts_lib.hdr1x3(chips)
    HDR1X3-HDR1X3,HDR1X3-HDR1X3,HDA
    
    
    F254
    P2
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VP12_EN    PhysName: VP12_EN
Creating Pin Inst: P2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_127P@OCAD_PARTS_LIB.HDR1X3(CHIPS) P2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VP12_EN
Line Values: 
    S
    DCDC_ENABLE
    J12
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_127p@ocad_parts_lib.hdr1x3(chips)
    HDR1X3-HDR1X3,HDR1X3-HDR1X3,HDA
    
    
    F254
    P3
    
    
    
    
    
    
    
Creating Pin Inst: P3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_127P@OCAD_PARTS_LIB.HDR1X3(CHIPS) P3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_ENABLE
Line Values: 
    S
    GND
    SW1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_176p@ocad_parts_lib.hdt0001(chips)
    HDT0001-HDT0001,HDT0001-HDT000A
    
    
    F253
    A
    
    
    
    
    
    
    
Using PhysPart: HDT0001-HDT0001,HDT0001-HDT000A
Creating feedback package: SW1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_176P@OCAD_PARTS_LIB.HDT0001(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_176P@OCAD_PARTS_LIB.HDT0001(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_176P@OCAD_PARTS_LIB.HDT0001(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    HANDLE_SW_CLOSE_N
    SW1
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_176p@ocad_parts_lib.hdt0001(chips)
    HDT0001-HDT0001,HDT0001-HDT000A
    
    
    F253
    B
    
    
    
    
    
    
    
Creating Pin Inst: B
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_176P@OCAD_PARTS_LIB.HDT0001(CHIPS) B    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):HANDLE_SW_CLOSE_N
Line Values: 
    S
    GND
    SW1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_176p@ocad_parts_lib.hdt0001(chips)
    HDT0001-HDT0001,HDT0001-HDT000A
    
    
    F253
    C
    
    
    
    
    
    
    
Creating Pin Inst: C
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_176P@OCAD_PARTS_LIB.HDT0001(CHIPS) C    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    HANDLE_SW_CLOSE_N
    SW1
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_176p@ocad_parts_lib.hdt0001(chips)
    HDT0001-HDT0001,HDT0001-HDT000A
    
    
    F253
    D
    
    
    
    
    
    
    
Creating Pin Inst: D
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_176P@OCAD_PARTS_LIB.HDT0001(CHIPS) D    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):HANDLE_SW_CLOSE_N
Line Values: 
    S
    N00455
    L4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_194p@ind.ind(chips)
    IND-74438323100,IND-7443832310A
    
    
    F251
    \1\
    
    
    
    
    
    
    
Using PhysPart: IND-74438323100,IND-7443832310A
Creating feedback package: L4
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_194P@IND.IND(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_194P@IND.IND(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_194P@IND.IND(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00455
Line Values: 
    S
    MP3V3
    L4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_194p@ind.ind(chips)
    IND-74438323100,IND-7443832310A
    
    
    F251
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_194P@IND.IND(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    VCC3V3
    L3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i387@ind.ind(chips)
    IND-BLM18AG121SN1D,IND-BLM18AGA
    
    
    F248
    \1\
    
    
    
    
    
    
    
Using PhysPart: IND-BLM18AG121SN1D,IND-BLM18AGA
Creating feedback package: L3
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I387@IND.IND(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I387@IND.IND(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I387@IND.IND(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    VDDA_CLK
    L3
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i387@ind.ind(chips)
    IND-BLM18AG121SN1D,IND-BLM18AGA
    
    
    F248
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I387@IND.IND(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK
Line Values: 
    S
    VDDO_CLK
    L1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i327@ind.ind(chips)
    IND-BLM18AG121SN1D,IND-BLM18AGA
    
    
    F250
    \1\
    
    
    
    
    
    
    
Creating feedback package: L1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I327@IND.IND(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I327@IND.IND(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I327@IND.IND(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    P2V5
    L1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i327@ind.ind(chips)
    IND-BLM18AG121SN1D,IND-BLM18AGA
    
    
    F250
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I327@IND.IND(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    P2V5
    L2
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i346@ind.ind(chips)
    IND-BLM18AG121SN1D,IND-BLM18AGA
    
    
    F249
    \1\
    
    
    
    
    
    
    
Creating feedback package: L2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I346@IND.IND(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I346@IND.IND(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I346@IND.IND(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    AVDD
    L2
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i346@ind.ind(chips)
    IND-BLM18AG121SN1D,IND-BLM18AGA
    
    
    F249
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I346@IND.IND(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD
Line Values: 
    S
    VP1V8
    L10
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_268p@ind.ind(chips)
    IND-BLM18AG121SN1D,IND-BLM18AGA
    
    
    F247
    \1\
    
    
    
    
    
    
    
Creating feedback package: L10
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_268P@IND.IND(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_268P@IND.IND(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_268P@IND.IND(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
Line Values: 
    S
    VDD_CLK
    L10
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_268p@ind.ind(chips)
    IND-BLM18AG121SN1D,IND-BLM18AGA
    
    
    F247
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_268P@IND.IND(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
Line Values: 
    S
    VCC3V3
    L5
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_62p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    
    
    F246
    \1\
    
    
    
    
    
    
    
Using PhysPart: IND-CIGT201208EH1R0MNE,IND-CIGA
Creating feedback package: L5
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    VCCR_3V3_1
    L5
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_62p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    
    
    F246
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    VCCT_3V3_1
    L6
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_54p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    
    
    F245
    \1\
    
    
    
    
    
    
    
Creating feedback package: L6
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
Line Values: 
    S
    VCC3V3
    L6
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_54p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    
    
    F245
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    VCC3V3
    L7
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_62p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    
    
    F244
    \1\
    
    
    
    
    
    
    
Creating feedback package: L7
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    VCCR_3V3
    L7
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_62p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    
    
    F244
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    VCCT_3V3
    L8
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_54p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    
    
    F243
    \1\
    
    
    
    
    
    
    
Creating feedback package: L8
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
Line Values: 
    S
    VCC3V3
    L8
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_54p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    
    
    F243
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    VCC3V3
    L11
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_62p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    
    
    F242
    \1\
    
    
    
    
    
    
    
Creating feedback package: L11
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    VCCR_3V3_2
    L11
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_62p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    
    
    F242
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
Line Values: 
    S
    VCCT_3V3_2
    L13
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_54p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    
    
    F241
    \1\
    
    
    
    
    
    
    
Creating feedback package: L13
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
Line Values: 
    S
    VCC3V3
    L13
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_54p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    
    
    F241
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    UNNAMED_1_INV1CHOD_171P_A
    U15
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_171p@ocad_parts_lib.inv_1ch_od(chips)
    INV_1CH_OD-SN74LVC1G06DBVTE4,IB
    
    
    F240
    A
    
    
    
    
    
    
    
Using PhysPart: INV_1CH_OD-SN74LVC1G06DBVTE4,IB
Creating feedback package: U15
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_171P@OCAD_PARTS_LIB.INV_1CH_OD(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_171P@OCAD_PARTS_LIB.INV_1CH_OD(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_171P@OCAD_PARTS_LIB.INV_1CH_OD(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_A
Line Values: 
    S
    GND
    U15
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_171p@ocad_parts_lib.inv_1ch_od(chips)
    INV_1CH_OD-SN74LVC1G06DBVTE4,IB
    
    
    F240
    GND
    
    
    
    
    
    
    
Creating Pin Inst: GND
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_171P@OCAD_PARTS_LIB.INV_1CH_OD(CHIPS) GND    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    
    U15
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_171p@ocad_parts_lib.inv_1ch_od(chips)
    INV_1CH_OD-SN74LVC1G06DBVTE4,IB
    
    
    F240
    NC
    
    
    
    
    
    
    
Creating Pin Inst: NC
Line Values: 
    S
    MP3V3
    U15
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_171p@ocad_parts_lib.inv_1ch_od(chips)
    INV_1CH_OD-SN74LVC1G06DBVTE4,IB
    
    
    F240
    VCC
    
    
    
    
    
    
    
Creating Pin Inst: VCC
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_171P@OCAD_PARTS_LIB.INV_1CH_OD(CHIPS) VCC    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    UNNAMED_1_INV1CHOD_171P_Y
    U15
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_171p@ocad_parts_lib.inv_1ch_od(chips)
    INV_1CH_OD-SN74LVC1G06DBVTE4,IB
    
    
    F240
    Y
    
    
    
    
    
    
    
Creating Pin Inst: Y
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_171P@OCAD_PARTS_LIB.INV_1CH_OD(CHIPS) Y    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_Y
Line Values: 
    S
    UNNAMED_4_LEDGREEN06030_I176_A
    D6
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i176@ocad_parts_lib.\led green 0603_0\(chips)
    LED GREEN 0603_0-LNJ326W83RA,LB
    
    
    F236
    A
    
    
    
    
    
    
    
Using PhysPart: LED GREEN 0603_0-LNJ326W83RA,LB
Creating feedback package: D6
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_LEDGREEN06030_I176_A    PhysName: UNNAMED_4_LEDGREEN06030_I176_A
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I176@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I176@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I176@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_LEDGREEN06030_I176_A
Line Values: 
    S
    GND
    D6
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i176@ocad_parts_lib.\led green 0603_0\(chips)
    LED GREEN 0603_0-LNJ326W83RA,LB
    
    
    F236
    K
    
    
    
    
    
    
    
Creating Pin Inst: K
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I176@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS) K    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    MP3V3
    D1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_165p@ocad_parts_lib.\led green 0603_0\(chips)
    LED GREEN 0603_0-LNJ326W83RA,LB
    
    
    F238
    A
    
    
    
    
    
    
    
Creating feedback package: D1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_165P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_165P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_165P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    N00505
    D1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_165p@ocad_parts_lib.\led green 0603_0\(chips)
    LED GREEN 0603_0-LNJ326W83RA,LB
    
    
    F238
    K
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00505    PhysName: N00505
Creating Pin Inst: K
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_165P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS) K    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00505
Line Values: 
    S
    N003941
    D5
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_191p@ocad_parts_lib.\led green 0603_0\(chips)
    LED GREEN 0603_0-LNJ326W83RA,LB
    
    
    F237
    A
    
    
    
    
    
    
    
Creating feedback package: D5
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N003941    PhysName: N003941
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_191P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_191P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_191P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N003941
Line Values: 
    S
    N00902
    D5
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_191p@ocad_parts_lib.\led green 0603_0\(chips)
    LED GREEN 0603_0-LNJ326W83RA,LB
    
    
    F237
    K
    
    
    
    
    
    
    
Creating Pin Inst: K
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_191P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS) K    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00902
Line Values: 
    S
    UNNAMED_1_LEDRED06030_121P_A
    D4
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_121p@atcs.\led red 0603_0\(chips)
    LED RED 0603_0-LNJ237W82RA,LEDB
    
    
    F235
    A
    
    
    
    
    
    
    
Using PhysPart: LED RED 0603_0-LNJ237W82RA,LEDB
Creating feedback package: D4
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LEDRED06030_121P_A    PhysName: UNNAMED_1_LEDRED06030_121P_A
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_121P@ATCS.LED RED 0603_0(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_121P@ATCS.LED RED 0603_0(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_121P@ATCS.LED RED 0603_0(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LEDRED06030_121P_A
Line Values: 
    S
    GND
    D4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_121p@atcs.\led red 0603_0\(chips)
    LED RED 0603_0-LNJ237W82RA,LEDB
    
    
    F235
    K
    
    
    
    
    
    
    
Creating Pin Inst: K
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_121P@ATCS.LED RED 0603_0(CHIPS) K    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    MP3V3
    U25
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_163p@ocad_parts_lib.lm75a(chips)
    LM75A-LM75AIMME/NOPB,LM75A-LM7A
    
    
    F234
    \+vs\
    
    
    
    
    
    
    
Using PhysPart: LM75A-LM75AIMME/NOPB,LM75A-LM7A
Creating feedback package: U25
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_163P@OCAD_PARTS_LIB.LM75A(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_163P@OCAD_PARTS_LIB.LM75A(CHIPS)
Creating Pin Inst: +VS
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_163P@OCAD_PARTS_LIB.LM75A(CHIPS) +VS    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    GND
    U25
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_163p@ocad_parts_lib.lm75a(chips)
    LM75A-LM75AIMME/NOPB,LM75A-LM7A
    
    
    F234
    A0
    
    
    
    
    
    
    
Creating Pin Inst: A0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_163P@OCAD_PARTS_LIB.LM75A(CHIPS) A0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U25
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_163p@ocad_parts_lib.lm75a(chips)
    LM75A-LM75AIMME/NOPB,LM75A-LM7A
    
    
    F234
    A1
    
    
    
    
    
    
    
Creating Pin Inst: A1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_163P@OCAD_PARTS_LIB.LM75A(CHIPS) A1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U25
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_163p@ocad_parts_lib.lm75a(chips)
    LM75A-LM75AIMME/NOPB,LM75A-LM7A
    
    
    F234
    A2
    
    
    
    
    
    
    
Creating Pin Inst: A2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_163P@OCAD_PARTS_LIB.LM75A(CHIPS) A2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U25
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_163p@ocad_parts_lib.lm75a(chips)
    LM75A-LM75AIMME/NOPB,LM75A-LM7A
    
    
    F234
    GND
    
    
    
    
    
    
    
Creating Pin Inst: GND
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_163P@OCAD_PARTS_LIB.LM75A(CHIPS) GND    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    NOVER_TEMP
    U25
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_163p@ocad_parts_lib.lm75a(chips)
    LM75A-LM75AIMME/NOPB,LM75A-LM7A
    
    
    F234
    OS
    
    
    
    
    
    
    
Creating Pin Inst: OS
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_163P@OCAD_PARTS_LIB.LM75A(CHIPS) OS    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):NOVER_TEMP
Line Values: 
    S
    SENSE_I2C_SCL
    U25
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_163p@ocad_parts_lib.lm75a(chips)
    LM75A-LM75AIMME/NOPB,LM75A-LM7A
    
    
    F234
    SCL
    
    
    
    
    
    
    
Creating Pin Inst: SCL
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_163P@OCAD_PARTS_LIB.LM75A(CHIPS) SCL    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SCL
Line Values: 
    S
    SENSE_I2C_SDA
    U25
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_163p@ocad_parts_lib.lm75a(chips)
    LM75A-LM75AIMME/NOPB,LM75A-LM7A
    
    
    F234
    SDA
    
    
    
    
    
    
    
Creating Pin Inst: SDA
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_163P@OCAD_PARTS_LIB.LM75A(CHIPS) SDA    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SDA
Line Values: 
    S
    GND
    J2
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \1\
    
    
    
    
    
    
    
Using PhysPart: LSHM-130-0XXX-L-DV-A-S-LSHM-13B
Creating feedback package: J2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \10\
    
    
    
    
    
    
    
Creating Pin Inst: 10
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 10    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \11\
    
    
    
    
    
    
    
Creating Pin Inst: 11
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 11    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_P<2>
    J2
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \12\
    
    
    
    
    
    
    
Creating Pin Inst: 12
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 12    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(2)
Line Values: 
    S
    GND
    J2
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \13\
    
    
    
    
    
    
    
Creating Pin Inst: 13
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 13    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_N<2>
    J2
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \14\
    
    
    
    
    
    
    
Creating Pin Inst: 14
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 14    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(2)
Line Values: 
    S
    REF_CLK_P<3>
    J2
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \15\
    
    
    
    
    
    
    
Creating Pin Inst: 15
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 15    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(3)
Line Values: 
    S
    GND
    J2
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \16\
    
    
    
    
    
    
    
Creating Pin Inst: 16
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 16    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_N<3>
    J2
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \17\
    
    
    
    
    
    
    
Creating Pin Inst: 17
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 17    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(3)
Line Values: 
    S
    GND
    J2
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \18\
    
    
    
    
    
    
    
Creating Pin Inst: 18
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 18    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \19\
    
    
    
    
    
    
    
Creating Pin Inst: 19
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 19    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_P<4>
    J2
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \20\
    
    
    
    
    
    
    
Creating Pin Inst: 20
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 20    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(4)
Line Values: 
    S
    GND
    J2
    21
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \21\
    
    
    
    
    
    
    
Creating Pin Inst: 21
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 21    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_N<4>
    J2
    22
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \22\
    
    
    
    
    
    
    
Creating Pin Inst: 22
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 22    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(4)
Line Values: 
    S
    REF_CLK_P<5>
    J2
    23
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \23\
    
    
    
    
    
    
    
Creating Pin Inst: 23
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 23    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(5)
Line Values: 
    S
    GND
    J2
    24
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \24\
    
    
    
    
    
    
    
Creating Pin Inst: 24
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 24    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_N<5>
    J2
    25
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \25\
    
    
    
    
    
    
    
Creating Pin Inst: 25
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 25    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(5)
Line Values: 
    S
    GND
    J2
    26
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \26\
    
    
    
    
    
    
    
Creating Pin Inst: 26
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 26    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    27
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \27\
    
    
    
    
    
    
    
Creating Pin Inst: 27
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 27    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_P<6>
    J2
    28
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \28\
    
    
    
    
    
    
    
Creating Pin Inst: 28
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 28    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(6)
Line Values: 
    S
    GND
    J2
    29
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \29\
    
    
    
    
    
    
    
Creating Pin Inst: 29
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 29    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \3\
    
    
    
    
    
    
    
Creating Pin Inst: 3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_N<6>
    J2
    30
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \30\
    
    
    
    
    
    
    
Creating Pin Inst: 30
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 30    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(6)
Line Values: 
    S
    REF_CLK_P<7>
    J2
    31
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \31\
    
    
    
    
    
    
    
Creating Pin Inst: 31
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 31    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(7)
Line Values: 
    S
    GND
    J2
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \32\
    
    
    
    
    
    
    
Creating Pin Inst: 32
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 32    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_N<7>
    J2
    33
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \33\
    
    
    
    
    
    
    
Creating Pin Inst: 33
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 33    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(7)
Line Values: 
    S
    GND
    J2
    34
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \34\
    
    
    
    
    
    
    
Creating Pin Inst: 34
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 34    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    35
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \35\
    
    
    
    
    
    
    
Creating Pin Inst: 35
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 35    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_P<8>
    J2
    36
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \36\
    
    
    
    
    
    
    
Creating Pin Inst: 36
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 36    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(8)
Line Values: 
    S
    GND
    J2
    37
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \37\
    
    
    
    
    
    
    
Creating Pin Inst: 37
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 37    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_N<8>
    J2
    38
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \38\
    
    
    
    
    
    
    
Creating Pin Inst: 38
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 38    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(8)
Line Values: 
    S
    REF_CLK_P<9>
    J2
    39
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \39\
    
    
    
    
    
    
    
Creating Pin Inst: 39
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 39    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(9)
Line Values: 
    S
    REF_CLK_P<0>
    J2
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \4\
    
    
    
    
    
    
    
Creating Pin Inst: 4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(0)
Line Values: 
    S
    GND
    J2
    40
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \40\
    
    
    
    
    
    
    
Creating Pin Inst: 40
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 40    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_N<9>
    J2
    41
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \41\
    
    
    
    
    
    
    
Creating Pin Inst: 41
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 41    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(9)
Line Values: 
    S
    GND
    J2
    42
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \42\
    
    
    
    
    
    
    
Creating Pin Inst: 42
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 42    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    43
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \43\
    
    
    
    
    
    
    
Creating Pin Inst: 43
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 43    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_P<10>
    J2
    44
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \44\
    
    
    
    
    
    
    
Creating Pin Inst: 44
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 44    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(10)
Line Values: 
    S
    GND
    J2
    45
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \45\
    
    
    
    
    
    
    
Creating Pin Inst: 45
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 45    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_N<10>
    J2
    46
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \46\
    
    
    
    
    
    
    
Creating Pin Inst: 46
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 46    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(10)
Line Values: 
    S
    REF_CLK_P<11>
    J2
    47
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \47\
    
    
    
    
    
    
    
Creating Pin Inst: 47
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 47    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(11)
Line Values: 
    S
    GND
    J2
    48
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \48\
    
    
    
    
    
    
    
Creating Pin Inst: 48
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 48    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_N<11>
    J2
    49
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \49\
    
    
    
    
    
    
    
Creating Pin Inst: 49
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 49    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(11)
Line Values: 
    S
    GND
    J2
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \5\
    
    
    
    
    
    
    
Creating Pin Inst: 5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    50
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \50\
    
    
    
    
    
    
    
Creating Pin Inst: 50
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 50    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    51
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \51\
    
    
    
    
    
    
    
Creating Pin Inst: 51
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 51    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    52
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \52\
    
    
    
    
    
    
    
Creating Pin Inst: 52
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 52    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    53
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \53\
    
    
    
    
    
    
    
Creating Pin Inst: 53
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 53    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    54
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \54\
    
    
    
    
    
    
    
Creating Pin Inst: 54
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 54    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    55
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \55\
    
    
    
    
    
    
    
Creating Pin Inst: 55
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 55    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    56
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \56\
    
    
    
    
    
    
    
Creating Pin Inst: 56
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 56    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    57
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \57\
    
    
    
    
    
    
    
Creating Pin Inst: 57
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 57    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    58
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \58\
    
    
    
    
    
    
    
Creating Pin Inst: 58
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 58    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    59
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \59\
    
    
    
    
    
    
    
Creating Pin Inst: 59
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 59    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_N<0>
    J2
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \6\
    
    
    
    
    
    
    
Creating Pin Inst: 6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(0)
Line Values: 
    S
    GND
    J2
    60
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \60\
    
    
    
    
    
    
    
Creating Pin Inst: 60
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 60    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_P<1>
    J2
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \7\
    
    
    
    
    
    
    
Creating Pin Inst: 7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(1)
Line Values: 
    S
    GND
    J2
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \8\
    
    
    
    
    
    
    
Creating Pin Inst: 8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    REF_CLK_N<1>
    J2
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    \9\
    
    
    
    
    
    
    
Creating Pin Inst: 9
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) 9    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(1)
Line Values: 
    S
    GND
    J2
    61
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    F1
    
    
    
    
    
    
    
Creating Pin Inst: F1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) F1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J2
    62
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    
    
    F233
    F2
    
    
    
    
    
    
    
Creating Pin Inst: F2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS) F2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \13\
    
    
    
    
    
    
    
Using PhysPart: LSHM-150-0XXX-L-DV-A-S-LSHM-15B
Creating feedback package: J9
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS)
Creating Pin Inst: 13
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 13    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_IN_P<3>
    J9
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \15\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(3)    PhysName: DATA_IN_P<3>
Creating Pin Inst: 15
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 15    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(3)
Line Values: 
    S
    GND
    J9
    27
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \27\
    
    
    
    
    
    
    
Creating Pin Inst: 27
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 27    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_IN_N<5>
    J9
    25
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \25\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(5)    PhysName: DATA_IN_N<5>
Creating Pin Inst: 25
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 25    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(5)
Line Values: 
    S
    DATA_IN_P<5>
    J9
    23
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \23\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(5)    PhysName: DATA_IN_P<5>
Creating Pin Inst: 23
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 23    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(5)
Line Values: 
    S
    GND
    J9
    21
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \21\
    
    
    
    
    
    
    
Creating Pin Inst: 21
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 21    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_IN_P<6>
    J9
    28
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \28\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(6)    PhysName: DATA_IN_P<6>
Creating Pin Inst: 28
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 28    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(6)
Line Values: 
    S
    GND
    J9
    26
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \26\
    
    
    
    
    
    
    
Creating Pin Inst: 26
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 26    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    24
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \24\
    
    
    
    
    
    
    
Creating Pin Inst: 24
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 24    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_IN_N<4>
    J9
    22
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \22\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(4)    PhysName: DATA_IN_N<4>
Creating Pin Inst: 22
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 22    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(4)
Line Values: 
    S
    DATA_IN_N<8>
    J9
    38
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \38\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(8)    PhysName: DATA_IN_N<8>
Creating Pin Inst: 38
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 38    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(8)
Line Values: 
    S
    DATA_IN_P<8>
    J9
    36
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \36\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(8)    PhysName: DATA_IN_P<8>
Creating Pin Inst: 36
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 36    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(8)
Line Values: 
    S
    GND
    J9
    34
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \34\
    
    
    
    
    
    
    
Creating Pin Inst: 34
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 34    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \32\
    
    
    
    
    
    
    
Creating Pin Inst: 32
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 32    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \16\
    
    
    
    
    
    
    
Creating Pin Inst: 16
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 16    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \18\
    
    
    
    
    
    
    
Creating Pin Inst: 18
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 18    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_IN_P<2>
    J9
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \12\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(2)    PhysName: DATA_IN_P<2>
Creating Pin Inst: 12
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 12    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(2)
Line Values: 
    S
    DATA_IN_N<2>
    J9
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \14\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(2)    PhysName: DATA_IN_N<2>
Creating Pin Inst: 14
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 14    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(2)
Line Values: 
    S
    GND
    J9
    90
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \90\
    
    
    
    
    
    
    
Creating Pin Inst: 90
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 90    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    99
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \99\
    
    
    
    
    
    
    
Creating Pin Inst: 99
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 99    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    61
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \61\
    
    
    
    
    
    
    
Creating Pin Inst: 61
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 61    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_P<3>
    J9
    63
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \63\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(3)    PhysName: DATA_OUT_P<3>
Creating Pin Inst: 63
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 63    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(3)
Line Values: 
    S
    DATA_OUT_N<0>
    J9
    54
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \54\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(0)    PhysName: DATA_OUT_N<0>
Creating Pin Inst: 54
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 54    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(0)
Line Values: 
    S
    DATA_OUT_P<0>
    J9
    52
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \52\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(0)    PhysName: DATA_OUT_P<0>
Creating Pin Inst: 52
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 52    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(0)
Line Values: 
    S
    DATA_OUT_N<1>
    J9
    57
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \57\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(1)    PhysName: DATA_OUT_N<1>
Creating Pin Inst: 57
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 57    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(1)
Line Values: 
    S
    DATA_OUT_P<1>
    J9
    55
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \55\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(1)    PhysName: DATA_OUT_P<1>
Creating Pin Inst: 55
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 55    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(1)
Line Values: 
    S
    DATA_IN_P<11>
    J9
    47
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \47\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(11)    PhysName: DATA_IN_P<11>
Creating Pin Inst: 47
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 47    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(11)
Line Values: 
    S
    GND
    J9
    45
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \45\
    
    
    
    
    
    
    
Creating Pin Inst: 45
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 45    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    53
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \53\
    
    
    
    
    
    
    
Creating Pin Inst: 53
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 53    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    51
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \51\
    
    
    
    
    
    
    
Creating Pin Inst: 51
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 51    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    77
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \77\
    
    
    
    
    
    
    
Creating Pin Inst: 77
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 77    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    75
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \75\
    
    
    
    
    
    
    
Creating Pin Inst: 75
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 75    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_P<4>
    J9
    68
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \68\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(4)    PhysName: DATA_OUT_P<4>
Creating Pin Inst: 68
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 68    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(4)
Line Values: 
    S
    GND
    J9
    66
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \66\
    
    
    
    
    
    
    
Creating Pin Inst: 66
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 66    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_N<2>
    J9
    62
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \62\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(2)    PhysName: DATA_OUT_N<2>
Creating Pin Inst: 62
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 62    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(2)
Line Values: 
    S
    GND
    J9
    64
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \64\
    
    
    
    
    
    
    
Creating Pin Inst: 64
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 64    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    67
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \67\
    
    
    
    
    
    
    
Creating Pin Inst: 67
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 67    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_N<3>
    J9
    65
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \65\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(3)    PhysName: DATA_OUT_N<3>
Creating Pin Inst: 65
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 65    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(3)
Line Values: 
    S
    GND
    J9
    48
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \48\
    
    
    
    
    
    
    
Creating Pin Inst: 48
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 48    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_IN_N<10>
    J9
    46
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \46\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(10)    PhysName: DATA_IN_N<10>
Creating Pin Inst: 46
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 46    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(10)
Line Values: 
    S
    GND
    J9
    74
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \74\
    
    
    
    
    
    
    
Creating Pin Inst: 74
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 74    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    72
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \72\
    
    
    
    
    
    
    
Creating Pin Inst: 72
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 72    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_N<5>
    J9
    73
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \73\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(5)    PhysName: DATA_OUT_N<5>
Creating Pin Inst: 73
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 73    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(5)
Line Values: 
    S
    DATA_OUT_P<5>
    J9
    71
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \71\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(5)    PhysName: DATA_OUT_P<5>
Creating Pin Inst: 71
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 71    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(5)
Line Values: 
    S
    DATA_OUT_P<9>
    J9
    87
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \87\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(9)    PhysName: DATA_OUT_P<9>
Creating Pin Inst: 87
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 87    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(9)
Line Values: 
    S
    GND
    J9
    85
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \85\
    
    
    
    
    
    
    
Creating Pin Inst: 85
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 85    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_N<11>
    J9
    97
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \97\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(11)    PhysName: DATA_OUT_N<11>
Creating Pin Inst: 97
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 97    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(11)
Line Values: 
    S
    DATA_OUT_P<11>
    J9
    95
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \95\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(11)    PhysName: DATA_OUT_P<11>
Creating Pin Inst: 95
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 95    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(11)
Line Values: 
    S
    DATA_IN_P<10>
    J9
    44
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \44\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(10)    PhysName: DATA_IN_P<10>
Creating Pin Inst: 44
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 44    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(10)
Line Values: 
    S
    GND
    J9
    42
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \42\
    
    
    
    
    
    
    
Creating Pin Inst: 42
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 42    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    91
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \91\
    
    
    
    
    
    
    
Creating Pin Inst: 91
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 91    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    93
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \93\
    
    
    
    
    
    
    
Creating Pin Inst: 93
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 93    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_P<6>
    J9
    76
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \76\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(6)    PhysName: DATA_OUT_P<6>
Creating Pin Inst: 76
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 76    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(6)
Line Values: 
    S
    DATA_OUT_N<6>
    J9
    78
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \78\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(6)    PhysName: DATA_OUT_N<6>
Creating Pin Inst: 78
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 78    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(6)
Line Values: 
    S
    GND
    J9
    58
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \58\
    
    
    
    
    
    
    
Creating Pin Inst: 58
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 58    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    56
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \56\
    
    
    
    
    
    
    
Creating Pin Inst: 56
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 56    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_P<8>
    J9
    84
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \84\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(8)    PhysName: DATA_OUT_P<8>
Creating Pin Inst: 84
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 84    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(8)
Line Values: 
    S
    GND
    J9
    82
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \82\
    
    
    
    
    
    
    
Creating Pin Inst: 82
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 82    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_N<8>
    J9
    86
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \86\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(8)    PhysName: DATA_OUT_N<8>
Creating Pin Inst: 86
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 86    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(8)
Line Values: 
    S
    GND
    J9
    88
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \88\
    
    
    
    
    
    
    
Creating Pin Inst: 88
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 88    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_N<7>
    J9
    81
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \81\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(7)    PhysName: DATA_OUT_N<7>
Creating Pin Inst: 81
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 81    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(7)
Line Values: 
    S
    GND
    J9
    83
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \83\
    
    
    
    
    
    
    
Creating Pin Inst: 83
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 83    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_IN_N<9>
    J9
    41
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \41\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(9)    PhysName: DATA_IN_N<9>
Creating Pin Inst: 41
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 41    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(9)
Line Values: 
    S
    GND
    J9
    43
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \43\
    
    
    
    
    
    
    
Creating Pin Inst: 43
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 43    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    35
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \35\
    
    
    
    
    
    
    
Creating Pin Inst: 35
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 35    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    37
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \37\
    
    
    
    
    
    
    
Creating Pin Inst: 37
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 37    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_IN_P<7>
    J9
    31
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \31\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(7)    PhysName: DATA_IN_P<7>
Creating Pin Inst: 31
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 31    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(7)
Line Values: 
    S
    DATA_IN_N<7>
    J9
    33
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \33\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(7)    PhysName: DATA_IN_N<7>
Creating Pin Inst: 33
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 33    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(7)
Line Values: 
    S
    GND
    J9
    102
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    F2
    
    
    
    
    
    
    
Creating Pin Inst: F2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) F2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    101
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    F1
    
    
    
    
    
    
    
Creating Pin Inst: F1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) F1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \19\
    
    
    
    
    
    
    
Creating Pin Inst: 19
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 19    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    29
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \29\
    
    
    
    
    
    
    
Creating Pin Inst: 29
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 29    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_P<7>
    J9
    79
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \79\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(7)    PhysName: DATA_OUT_P<7>
Creating Pin Inst: 79
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 79    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(7)
Line Values: 
    S
    GND
    J9
    80
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \80\
    
    
    
    
    
    
    
Creating Pin Inst: 80
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 80    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_N<9>
    J9
    89
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \89\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(9)    PhysName: DATA_OUT_N<9>
Creating Pin Inst: 89
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 89    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(9)
Line Values: 
    S
    DATA_IN_P<9>
    J9
    39
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \39\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(9)    PhysName: DATA_IN_P<9>
Creating Pin Inst: 39
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 39    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(9)
Line Values: 
    S
    GND
    J9
    40
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \40\
    
    
    
    
    
    
    
Creating Pin Inst: 40
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 40    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_IN_N<11>
    J9
    49
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \49\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(11)    PhysName: DATA_IN_N<11>
Creating Pin Inst: 49
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 49    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(11)
Line Values: 
    S
    GND
    J9
    50
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \50\
    
    
    
    
    
    
    
Creating Pin Inst: 50
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 50    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    59
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \59\
    
    
    
    
    
    
    
Creating Pin Inst: 59
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 59    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_P<2>
    J9
    60
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \60\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(2)    PhysName: DATA_OUT_P<2>
Creating Pin Inst: 60
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 60    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(2)
Line Values: 
    S
    GND
    J9
    69
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \69\
    
    
    
    
    
    
    
Creating Pin Inst: 69
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 69    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_N<4>
    J9
    70
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \70\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(4)    PhysName: DATA_OUT_N<4>
Creating Pin Inst: 70
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 70    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(4)
Line Values: 
    S
    DATA_IN_N<0>
    J9
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \6\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(0)    PhysName: DATA_IN_N<0>
Creating Pin Inst: 6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(0)
Line Values: 
    S
    DATA_IN_N<6>
    J9
    30
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \30\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(6)    PhysName: DATA_IN_N<6>
Creating Pin Inst: 30
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 30    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(6)
Line Values: 
    S
    DATA_IN_N<3>
    J9
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \17\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(3)    PhysName: DATA_IN_N<3>
Creating Pin Inst: 17
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 17    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(3)
Line Values: 
    S
    GND
    J9
    100
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \100\
    
    
    
    
    
    
    
Creating Pin Inst: 100
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 100    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    96
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \96\
    
    
    
    
    
    
    
Creating Pin Inst: 96
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 96    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    98
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \98\
    
    
    
    
    
    
    
Creating Pin Inst: 98
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 98    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_N<10>
    J9
    94
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \94\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(10)    PhysName: DATA_OUT_N<10>
Creating Pin Inst: 94
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 94    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(10)
Line Values: 
    S
    DATA_IN_P<4>
    J9
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \20\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(4)    PhysName: DATA_IN_P<4>
Creating Pin Inst: 20
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 20    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(4)
Line Values: 
    S
    DATA_IN_N<1>
    J9
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \9\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(1)    PhysName: DATA_IN_N<1>
Creating Pin Inst: 9
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 9    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(1)
Line Values: 
    S
    GND
    J9
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \11\
    
    
    
    
    
    
    
Creating Pin Inst: 11
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 11    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_OUT_P<10>
    J9
    92
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \92\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(10)    PhysName: DATA_OUT_P<10>
Creating Pin Inst: 92
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 92    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(10)
Line Values: 
    S
    GND
    J9
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_IN_P<0>
    J9
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \4\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(0)    PhysName: DATA_IN_P<0>
Creating Pin Inst: 4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(0)
Line Values: 
    S
    GND
    J9
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \8\
    
    
    
    
    
    
    
Creating Pin Inst: 8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \10\
    
    
    
    
    
    
    
Creating Pin Inst: 10
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 10    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \1\
    
    
    
    
    
    
    
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \3\
    
    
    
    
    
    
    
Creating Pin Inst: 3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J9
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \5\
    
    
    
    
    
    
    
Creating Pin Inst: 5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    DATA_IN_P<1>
    J9
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    
    
    F232
    \7\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(1)    PhysName: DATA_IN_P<1>
Creating Pin Inst: 7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS) 7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(1)
Line Values: 
    S
    AMC_N_ENABLE
    J7
    41
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \enable#\
    
    
    
    
    
    
    
Using PhysPart: MCH_CONNECTOR1-MCH1B-EDGE-170,B
Creating feedback package: J7
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS)
Creating Pin Inst: ENABLE#
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) ENABLE#    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_ENABLE
Line Values: 
    S
    AMC_GA<0>
    J7
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GA0
    
    
    
    
    
    
    
Creating Pin Inst: GA0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GA0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(0)
Line Values: 
    S
    AMC_GA<1>
    J7
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GA1
    
    
    
    
    
    
    
Creating Pin Inst: GA1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GA1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(1)
Line Values: 
    S
    AMC_GA<2>
    J7
    26
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GA2
    
    
    
    
    
    
    
Creating Pin Inst: GA2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GA2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(2)
Line Values: 
    S
    GND
    J7
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND1
    
    
    
    
    
    
    
Creating Pin Inst: GND1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    31
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND10
    
    
    
    
    
    
    
Creating Pin Inst: GND10
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND10    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    34
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND11
    
    
    
    
    
    
    
Creating Pin Inst: GND11
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND11    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    37
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND12
    
    
    
    
    
    
    
Creating Pin Inst: GND12
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND12    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    40
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND13
    
    
    
    
    
    
    
Creating Pin Inst: GND13
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND13    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    43
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND14
    
    
    
    
    
    
    
Creating Pin Inst: GND14
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND14    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    46
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND15
    
    
    
    
    
    
    
Creating Pin Inst: GND15
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND15    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    49
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND16
    
    
    
    
    
    
    
Creating Pin Inst: GND16
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND16    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    52
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND17
    
    
    
    
    
    
    
Creating Pin Inst: GND17
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND17    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    55
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND18
    
    
    
    
    
    
    
Creating Pin Inst: GND18
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND18    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    58
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND19
    
    
    
    
    
    
    
Creating Pin Inst: GND19
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND19    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND2
    
    
    
    
    
    
    
Creating Pin Inst: GND2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    61
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND20
    
    
    
    
    
    
    
Creating Pin Inst: GND20
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND20    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    64
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND21
    
    
    
    
    
    
    
Creating Pin Inst: GND21
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND21    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    67
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND22
    
    
    
    
    
    
    
Creating Pin Inst: GND22
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND22    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    70
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND23
    
    
    
    
    
    
    
Creating Pin Inst: GND23
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND23    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    73
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND24
    
    
    
    
    
    
    
Creating Pin Inst: GND24
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND24    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    76
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND25
    
    
    
    
    
    
    
Creating Pin Inst: GND25
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND25    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    79
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND26
    
    
    
    
    
    
    
Creating Pin Inst: GND26
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND26    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    82
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND27
    
    
    
    
    
    
    
Creating Pin Inst: GND27
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND27    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    85
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND28
    
    
    
    
    
    
    
Creating Pin Inst: GND28
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND28    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    86
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND29
    
    
    
    
    
    
    
Creating Pin Inst: GND29
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND29    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND3
    
    
    
    
    
    
    
Creating Pin Inst: GND3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    89
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND30
    
    
    
    
    
    
    
Creating Pin Inst: GND30
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND30    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    92
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND31
    
    
    
    
    
    
    
Creating Pin Inst: GND31
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND31    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    95
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND32
    
    
    
    
    
    
    
Creating Pin Inst: GND32
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND32    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    98
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND33
    
    
    
    
    
    
    
Creating Pin Inst: GND33
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND33    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    101
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND34
    
    
    
    
    
    
    
Creating Pin Inst: GND34
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND34    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    104
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND35
    
    
    
    
    
    
    
Creating Pin Inst: GND35
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND35    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    107
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND36
    
    
    
    
    
    
    
Creating Pin Inst: GND36
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND36    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    110
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND37
    
    
    
    
    
    
    
Creating Pin Inst: GND37
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND37    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    113
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND38
    
    
    
    
    
    
    
Creating Pin Inst: GND38
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND38    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    116
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND39
    
    
    
    
    
    
    
Creating Pin Inst: GND39
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND39    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND4
    
    
    
    
    
    
    
Creating Pin Inst: GND4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    119
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND40
    
    
    
    
    
    
    
Creating Pin Inst: GND40
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND40    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    122
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND41
    
    
    
    
    
    
    
Creating Pin Inst: GND41
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND41    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    125
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND42
    
    
    
    
    
    
    
Creating Pin Inst: GND42
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND42    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    128
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND43
    
    
    
    
    
    
    
Creating Pin Inst: GND43
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND43    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    131
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND44
    
    
    
    
    
    
    
Creating Pin Inst: GND44
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND44    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    134
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND45
    
    
    
    
    
    
    
Creating Pin Inst: GND45
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND45    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    137
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND46
    
    
    
    
    
    
    
Creating Pin Inst: GND46
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND46    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    140
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND47
    
    
    
    
    
    
    
Creating Pin Inst: GND47
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND47    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    143
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND48
    
    
    
    
    
    
    
Creating Pin Inst: GND48
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND48    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    146
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND49
    
    
    
    
    
    
    
Creating Pin Inst: GND49
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND49    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND5
    
    
    
    
    
    
    
Creating Pin Inst: GND5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    149
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND50
    
    
    
    
    
    
    
Creating Pin Inst: GND50
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND50    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    152
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND51
    
    
    
    
    
    
    
Creating Pin Inst: GND51
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND51    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    155
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND52
    
    
    
    
    
    
    
Creating Pin Inst: GND52
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND52    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    158
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND53
    
    
    
    
    
    
    
Creating Pin Inst: GND53
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND53    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    161
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND54
    
    
    
    
    
    
    
Creating Pin Inst: GND54
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND54    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    164
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND55
    
    
    
    
    
    
    
Creating Pin Inst: GND55
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND55    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND6
    
    
    
    
    
    
    
Creating Pin Inst: GND6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    22
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND7
    
    
    
    
    
    
    
Creating Pin Inst: GND7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    25
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND8
    
    
    
    
    
    
    
Creating Pin Inst: GND8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J7
    28
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    GND9
    
    
    
    
    
    
    
Creating Pin Inst: GND9
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) GND9    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    
    J7
    130
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    I2C_SCL
    
    
    
    
    
    
    
Creating Pin Inst: I2C_SCL
Line Values: 
    S
    
    J7
    129
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    I2C_SDA
    
    
    
    
    
    
    
Creating Pin Inst: I2C_SDA
Line Values: 
    S
    
    J7
    127
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmb0-scl-a\
    
    
    
    
    
    
    
Creating Pin Inst: IPMB0-SCL-A
Line Values: 
    S
    
    J7
    124
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmb0-scl-b\
    
    
    
    
    
    
    
Creating Pin Inst: IPMB0-SCL-B
Line Values: 
    S
    
    J7
    126
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmb0-sda-a\
    
    
    
    
    
    
    
Creating Pin Inst: IPMB0-SDA-A
Line Values: 
    S
    
    J7
    123
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmb0-sda-b\
    
    
    
    
    
    
    
Creating Pin Inst: IPMB0-SDA-B
Line Values: 
    S
    
    J7
    121
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-scl-1\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SCL-1
Line Values: 
    S
    
    J7
    94
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-scl-10\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SCL-10
Line Values: 
    S
    
    J7
    91
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-scl-11\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SCL-11
Line Values: 
    S
    
    J7
    88
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-scl-12\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SCL-12
Line Values: 
    S
    
    J7
    118
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-scl-2\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SCL-2
Line Values: 
    S
    
    J7
    115
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-scl-3\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SCL-3
Line Values: 
    S
    
    J7
    112
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-scl-4\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SCL-4
Line Values: 
    S
    
    J7
    109
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-scl-5\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SCL-5
Line Values: 
    S
    
    J7
    106
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-scl-6\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SCL-6
Line Values: 
    S
    
    J7
    103
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-scl-7\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SCL-7
Line Values: 
    S
    
    J7
    100
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-scl-8\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SCL-8
Line Values: 
    S
    
    J7
    97
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-scl-9\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SCL-9
Line Values: 
    S
    
    J7
    120
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-sda-1\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SDA-1
Line Values: 
    S
    
    J7
    93
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-sda-10\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SDA-10
Line Values: 
    S
    
    J7
    90
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-sda-11\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SDA-11
Line Values: 
    S
    
    J7
    87
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-sda-12\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SDA-12
Line Values: 
    S
    
    J7
    117
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-sda-2\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SDA-2
Line Values: 
    S
    
    J7
    114
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-sda-3\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SDA-3
Line Values: 
    S
    
    J7
    111
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-sda-4\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SDA-4
Line Values: 
    S
    
    J7
    108
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-sda-5\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SDA-5
Line Values: 
    S
    
    J7
    105
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-sda-6\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SDA-6
Line Values: 
    S
    
    J7
    102
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-sda-7\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SDA-7
Line Values: 
    S
    
    J7
    99
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-sda-8\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SDA-8
Line Values: 
    S
    
    J7
    96
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ipmbl-sda-9\
    
    
    
    
    
    
    
Creating Pin Inst: IPMBL-SDA-9
Line Values: 
    S
    MP3V3_IN
    J7
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    MP
    
    
    
    
    
    
    
Creating Pin Inst: MP
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) MP    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):MP3V3_IN
Line Values: 
    S
    AMC_N_PS<0>
    J7
    83
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ps0#\
    
    
    
    
    
    
    
Creating Pin Inst: PS0#
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) PS0#    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(0)
Line Values: 
    S
    AMC_N_PS<1>
    J7
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \ps1#\
    
    
    
    
    
    
    
Creating Pin Inst: PS1#
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) PS1#    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(1)
Line Values: 
    S
    12V_IN
    J7
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    PWR1
    
    
    
    
    
    
    
Creating Pin Inst: PWR1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) PWR1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
Line Values: 
    S
    12V_IN
    J7
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    PWR2
    
    
    
    
    
    
    
Creating Pin Inst: PWR2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) PWR2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
Line Values: 
    S
    12V_IN
    J7
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    PWR3
    
    
    
    
    
    
    
Creating Pin Inst: PWR3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) PWR3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
Line Values: 
    S
    12V_IN
    J7
    27
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    PWR4
    
    
    
    
    
    
    
Creating Pin Inst: PWR4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) PWR4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
Line Values: 
    S
    12V_IN
    J7
    42
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    PWR5
    
    
    
    
    
    
    
Creating Pin Inst: PWR5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) PWR5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
Line Values: 
    S
    12V_IN
    J7
    57
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    PWR6
    
    
    
    
    
    
    
Creating Pin Inst: PWR6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) PWR6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
Line Values: 
    S
    12V_IN
    J7
    72
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    PWR7
    
    
    
    
    
    
    
Creating Pin Inst: PWR7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) PWR7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
Line Values: 
    S
    12V_IN
    J7
    84
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    PWR8
    
    
    
    
    
    
    
Creating Pin Inst: PWR8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) PWR8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
Line Values: 
    S
    PWR_ON
    J7
    170
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    PWR_ON
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PWR_ON    PhysName: PWR_ON
Creating Pin Inst: PWR_ON
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) PWR_ON    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PWR_ON
Line Values: 
    S
    
    J7
    132
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    RSVD
    
    
    
    
    
    
    
Creating Pin Inst: RSVD
Line Values: 
    S
    
    J7
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    RSVD0
    
    
    
    
    
    
    
Creating Pin Inst: RSVD0
Line Values: 
    S
    
    J7
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    RSVD1
    
    
    
    
    
    
    
Creating Pin Inst: RSVD1
Line Values: 
    S
    
    J7
    160
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-1+\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-1+
Line Values: 
    S
    
    J7
    159
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-1-\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-1-
Line Values: 
    S
    
    J7
    53
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-10+\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-10+
Line Values: 
    S
    
    J7
    54
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-10-\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-10-
Line Values: 
    S
    
    J7
    62
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-11+\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-11+
Line Values: 
    S
    
    J7
    63
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-11-\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-11-
Line Values: 
    S
    
    J7
    68
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-12+\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-12+
Line Values: 
    S
    
    J7
    69
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-12-\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-12-
Line Values: 
    S
    
    J7
    154
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-2+\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-2+
Line Values: 
    S
    
    J7
    153
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-2-\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-2-
Line Values: 
    S
    
    J7
    23
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-3+\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-3+
Line Values: 
    S
    
    J7
    24
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-3-\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-3-
Line Values: 
    S
    
    J7
    148
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-4+\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-4+
Line Values: 
    S
    
    J7
    147
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-4-\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-4-
Line Values: 
    S
    
    J7
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-5+\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-5+
Line Values: 
    S
    
    J7
    33
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-5-\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-5-
Line Values: 
    S
    
    J7
    142
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-6+\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-6+
Line Values: 
    S
    
    J7
    141
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-6-\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-6-
Line Values: 
    S
    
    J7
    38
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-7+\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-7+
Line Values: 
    S
    
    J7
    39
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-7-\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-7-
Line Values: 
    S
    
    J7
    136
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-8+\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-8+
Line Values: 
    S
    
    J7
    135
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-8-\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-8-
Line Values: 
    S
    
    J7
    47
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-9+\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-9+
Line Values: 
    S
    
    J7
    48
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfa-9-\
    
    
    
    
    
    
    
Creating Pin Inst: RXFA-9-
Line Values: 
    S
    GBE_RX_P
    J7
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfua+\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_P    PhysName: GBE_RX_P
Creating Pin Inst: RXFUA+
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) RXFUA+    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_P
Line Values: 
    S
    GBE_RX_N
    J7
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \rxfua-\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_N    PhysName: GBE_RX_N
Creating Pin Inst: RXFUA-
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) RXFUA-    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_N
Line Values: 
    S
    IMPB_SCL
    J7
    56
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    SCL_L
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SCL    PhysName: IMPB_SCL
Creating Pin Inst: SCL_L
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) SCL_L    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SCL
Line Values: 
    S
    IMPB_SDA
    J7
    71
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    SDA_L
    
    
    
    
    
    
    
Creating Pin Inst: SDA_L
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) SDA_L    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SDA
Line Values: 
    S
    TCK_2
    J7
    165
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    TCK
    
    
    
    
    
    
    
Creating Pin Inst: TCK
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) TCK    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TCK
Line Values: 
    S
    TDI_2
    J7
    169
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    TDI
    
    
    
    
    
    
    
Creating Pin Inst: TDI
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) TDI    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDI
Line Values: 
    S
    TDO_2
    J7
    168
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    TDO
    
    
    
    
    
    
    
Creating Pin Inst: TDO
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) TDO    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDO
Line Values: 
    S
    
    J7
    133
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \tmreq#\
    
    
    
    
    
    
    
Creating Pin Inst: TMREQ#
Line Values: 
    S
    TMS_2
    J7
    166
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    TMS
    
    
    
    
    
    
    
Creating Pin Inst: TMS
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) TMS    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TMS
Line Values: 
    S
    
    J7
    167
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \trst#\
    
    
    
    
    
    
    
Creating Pin Inst: TRST#
Line Values: 
    S
    
    J7
    163
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-1+\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-1+
Line Values: 
    S
    
    J7
    162
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-1-\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-1-
Line Values: 
    S
    
    J7
    50
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-10+\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-10+
Line Values: 
    S
    
    J7
    51
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-10-\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-10-
Line Values: 
    S
    
    J7
    59
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-11+\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-11+
Line Values: 
    S
    
    J7
    60
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-11-\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-11-
Line Values: 
    S
    
    J7
    65
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-12+\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-12+
Line Values: 
    S
    
    J7
    66
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-12-\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-12-
Line Values: 
    S
    
    J7
    157
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-2+\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-2+
Line Values: 
    S
    
    J7
    156
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-2-\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-2-
Line Values: 
    S
    
    J7
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-3+\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-3+
Line Values: 
    S
    
    J7
    21
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-3-\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-3-
Line Values: 
    S
    
    J7
    151
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-4+\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-4+
Line Values: 
    S
    
    J7
    150
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-4-\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-4-
Line Values: 
    S
    
    J7
    29
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-5+\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-5+
Line Values: 
    S
    
    J7
    30
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-5-\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-5-
Line Values: 
    S
    
    J7
    145
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-6+\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-6+
Line Values: 
    S
    
    J7
    144
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-6-\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-6-
Line Values: 
    S
    
    J7
    35
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-7+\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-7+
Line Values: 
    S
    
    J7
    36
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-7-\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-7-
Line Values: 
    S
    
    J7
    139
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-8+\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-8+
Line Values: 
    S
    
    J7
    138
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-8-\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-8-
Line Values: 
    S
    
    J7
    44
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-9+\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-9+
Line Values: 
    S
    
    J7
    45
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfa-9-\
    
    
    
    
    
    
    
Creating Pin Inst: TXFA-9-
Line Values: 
    S
    GBE_TX_P
    J7
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfua+\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_P    PhysName: GBE_TX_P
Creating Pin Inst: TXFUA+
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) TXFUA+    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_P
Line Values: 
    S
    GBE_TX_N
    J7
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \txfua-\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_N    PhysName: GBE_TX_N
Creating Pin Inst: TXFUA-
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS) TXFUA-    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_N
Line Values: 
    S
    
    J7
    74
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \xover0+\
    
    
    
    
    
    
    
Creating Pin Inst: XOVER0+
Line Values: 
    S
    
    J7
    75
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \xover0-\
    
    
    
    
    
    
    
Creating Pin Inst: XOVER0-
Line Values: 
    S
    
    J7
    77
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \xover1+\
    
    
    
    
    
    
    
Creating Pin Inst: XOVER1+
Line Values: 
    S
    
    J7
    78
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \xover1-\
    
    
    
    
    
    
    
Creating Pin Inst: XOVER1-
Line Values: 
    S
    
    J7
    80
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \xover2+\
    
    
    
    
    
    
    
Creating Pin Inst: XOVER2+
Line Values: 
    S
    
    J7
    81
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    
    
    F229
    \xover2-\
    
    
    
    
    
    
    
Creating Pin Inst: XOVER2-
Line Values: 
    S
    GND
    MH1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_343p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    
    
    F228
    MH_SIG
    
    
    
    
    
    
    
Using PhysPart: MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
Creating feedback package: MH1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_343P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_343P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)
Creating Pin Inst: MH_SIG
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_343P@OCAD_PARTS_LIB.MT_HOLE(CHIPS) MH_SIG    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    MH2
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_347p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    
    
    F227
    MH_SIG
    
    
    
    
    
    
    
Creating feedback package: MH2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_347P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_347P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)
Creating Pin Inst: MH_SIG
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_347P@OCAD_PARTS_LIB.MT_HOLE(CHIPS) MH_SIG    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    MH3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_304p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    
    
    F226
    MH_SIG
    
    
    
    
    
    
    
Creating feedback package: MH3
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_304P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_304P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)
Creating Pin Inst: MH_SIG
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_304P@OCAD_PARTS_LIB.MT_HOLE(CHIPS) MH_SIG    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    MH4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_311p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    
    
    F225
    MH_SIG
    
    
    
    
    
    
    
Creating feedback package: MH4
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_311P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_311P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)
Creating Pin Inst: MH_SIG
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_311P@OCAD_PARTS_LIB.MT_HOLE(CHIPS) MH_SIG    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    
    MH5
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_23p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    
    
    TF-15990
    MH_SIG
    
    
    
    
    
    
    
Creating feedback package: MH5
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_23P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_23P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)
Creating Pin Inst: MH_SIG
Line Values: 
    S
    GND
    MH6
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_28p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    
    
    F224
    MH_SIG
    
    
    
    
    
    
    
Creating feedback package: MH6
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_28P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_28P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)
Creating Pin Inst: MH_SIG
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_28P@OCAD_PARTS_LIB.MT_HOLE(CHIPS) MH_SIG    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    MH7
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_17p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    
    
    F223
    MH_SIG
    
    
    
    
    
    
    
Creating feedback package: MH7
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_17P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_17P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)
Creating Pin Inst: MH_SIG
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_17P@OCAD_PARTS_LIB.MT_HOLE(CHIPS) MH_SIG    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    MH8
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_18p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    
    
    F222
    MH_SIG
    
    
    
    
    
    
    
Creating feedback package: MH8
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_18P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_18P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)
Creating Pin Inst: MH_SIG
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_18P@OCAD_PARTS_LIB.MT_HOLE(CHIPS) MH_SIG    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    MH9
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_22p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    
    
    F221
    MH_SIG
    
    
    
    
    
    
    
Creating feedback package: MH9
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_22P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_22P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)
Creating Pin Inst: MH_SIG
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_22P@OCAD_PARTS_LIB.MT_HOLE(CHIPS) MH_SIG    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    SEGMENT3
    MH10
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_21p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    
    
    F220
    MH_SIG
    
    
    
    
    
    
    
Creating feedback package: MH10
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT3    PhysName: SEGMENT3
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_21P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_21P@OCAD_PARTS_LIB.MT_HOLE(CHIPS)
Creating Pin Inst: MH_SIG
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_21P@OCAD_PARTS_LIB.MT_HOLE(CHIPS) MH_SIG    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT3
Line Values: 
    S
    UNNAMED_1_OPTOCOUPLERACEC_I139_
    R16
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i159@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    
    
    F211
    \1\
    
    
    
    
    
    
    
Using PhysPart: R-311-24.9LRCT-ND,R-311-24.9LRA
Creating feedback package: R16
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I159@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I159@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I159@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_ANODE
Line Values: 
    S
    UNNAMED_1_R_I154_1
    R16
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i159@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    
    
    F211
    \2\
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_R_I154_1    PhysName: UNNAMED_1_R_I154_1
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I159@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_R_I154_1
Line Values: 
    S
    UNNAMED_1_R_I154_1
    R31
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i154@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    
    
    F210
    \1\
    
    
    
    
    
    
    
Creating feedback package: R31
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I154@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I154@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I154@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_R_I154_1
Line Values: 
    S
    VP12_EN
    R31
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i154@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    
    
    F210
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I154@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VP12_EN
Line Values: 
    S
    TCK
    R48
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_336p@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    
    
    F209
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R48
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_336P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_336P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_336P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TCK
Line Values: 
    S
    FPGA_TCK
    R48
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_336p@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    
    
    F209
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TCK    PhysName: FPGA_TCK
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_336P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TCK
Line Values: 
    S
    TDO
    R50
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_306p@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    
    
    F208
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R50
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_306P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_306P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_306P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDO
Line Values: 
    S
    FPGA_TDO
    R50
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_306p@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    
    
    F208
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDO    PhysName: FPGA_TDO
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_306P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDO
Line Values: 
    S
    TDI
    R51
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_332p@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    
    
    F207
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R51
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_332P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_332P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_332P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDI
Line Values: 
    S
    FPGA_TDI
    R51
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_332p@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    
    
    F207
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDI    PhysName: FPGA_TDI
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_332P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDI
Line Values: 
    S
    TMS
    R53
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_305p@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    
    
    F206
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R53
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_305P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_305P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_305P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TMS
Line Values: 
    S
    FPGA_TMS
    R53
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_305p@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    
    
    F206
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TMS    PhysName: FPGA_TMS
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_305P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TMS
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I367_B
    R20
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_296p@discrete.r(chips)
    R-311-49.9LRCT-ND,R-311-49.9LRA
    
    
    F205
    \1\
    
    
    
    1
    
    
    
Using PhysPart: R-311-49.9LRCT-ND,R-311-49.9LRA
Creating feedback package: R20
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_296P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_296P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_296P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I367_B
Line Values: 
    S
    GND
    R20
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_296p@discrete.r(chips)
    R-311-49.9LRCT-ND,R-311-49.9LRA
    
    
    F205
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_296P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I366_B
    R23
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_299p@discrete.r(chips)
    R-311-49.9LRCT-ND,R-311-49.9LRA
    
    
    F204
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R23
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_299P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_299P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_299P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I366_B
Line Values: 
    S
    GND
    R23
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_299p@discrete.r(chips)
    R-311-49.9LRCT-ND,R-311-49.9LRA
    
    
    F204
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_299P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    SEGMENT1
    R137
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_26p@discrete.r(chips)
    R-CRCW060310M0FKEAC,R-CRCW0603A
    
    
    F203
    \1\
    
    
    
    
    
    
    
Using PhysPart: R-CRCW060310M0FKEAC,R-CRCW0603A
Creating feedback package: R137
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT1    PhysName: SEGMENT1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_26P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_26P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_26P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT1
Line Values: 
    S
    SEGMENT3
    R137
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_26p@discrete.r(chips)
    R-CRCW060310M0FKEAC,R-CRCW0603A
    
    
    F203
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_26P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT3
Line Values: 
    S
    SEGMENT2
    R138
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_24p@discrete.r(chips)
    R-CRCW060310M0FKEAC,R-CRCW0603A
    
    
    F202
    \1\
    
    
    
    
    
    
    
Creating feedback package: R138
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT2    PhysName: SEGMENT2
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_24P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_24P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_24P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT2
Line Values: 
    S
    GND
    R138
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_24p@discrete.r(chips)
    R-CRCW060310M0FKEAC,R-CRCW0603A
    
    
    F202
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_24P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    UNNAMED_4_LEDGREEN06030_I176_A
    R63
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i177@discrete.r(chips)
    R-EMA-00003608,R-EMA-00003608,A
    
    
    F198
    \1\
    
    
    
    
    
    
    
Using PhysPart: R-EMA-00003608,R-EMA-00003608,A
Creating feedback package: R63
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I177@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I177@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I177@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_LEDGREEN06030_I176_A
Line Values: 
    S
    P2V5
    R63
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i177@discrete.r(chips)
    R-EMA-00003608,R-EMA-00003608,A
    
    
    F198
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I177@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    N00505
    R3
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_183p@discrete.r(chips)
    R-EMA-00003608,R-EMA-00003608,A
    
    
    F199
    \1\
    
    
    
    
    
    
    
Creating feedback package: R3
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_183P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_183P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_183P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00505
Line Values: 
    S
    GREEN_LED
    R3
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_183p@discrete.r(chips)
    R-EMA-00003608,R-EMA-00003608,A
    
    
    F199
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_183P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):GREEN_LED
Line Values: 
    S
    UNNAMED_1_LEDRED06030_121P_A
    R135
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_111p@discrete.r(chips)
    R-EMA-00003608,R-EMA-00003608,A
    
    
    F197
    \1\
    
    
    
    
    
    
    
Creating feedback package: R135
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_111P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_111P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_111P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LEDRED06030_121P_A
Line Values: 
    S
    VCC3V3
    R135
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_111p@discrete.r(chips)
    R-EMA-00003608,R-EMA-00003608,A
    
    
    F197
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_111P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    UPSTREAM_DATA_P<1>
    R26
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i798@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F195
    \1\
    
    
    
    
    
    
    
Using PhysPart: R-EMA-00007500V42,R-EMA-000075A
Creating feedback package: R26
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(1)    PhysName: UPSTREAM_DATA_P<1>
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I798@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I798@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I798@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(1)
Line Values: 
    S
    SFP_TD_P<1>
    R26
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i798@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F195
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I798@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(1)
Line Values: 
    S
    UPSTREAM_DATA_N_<1>
    R91
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i799@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F187
    \1\
    
    
    
    
    
    
    
Creating feedback package: R91
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(1)    PhysName: UPSTREAM_DATA_N_<1>
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I799@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I799@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I799@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(1)
Line Values: 
    S
    SFP_TD_N<1>
    R91
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i799@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F187
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I799@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(1)
Line Values: 
    S
    UPSTREAM_DATA_P<0>
    R147
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i800@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F185
    \1\
    
    
    
    
    
    
    
Creating feedback package: R147
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(0)    PhysName: UPSTREAM_DATA_P<0>
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I800@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I800@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I800@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(0)
Line Values: 
    S
    SFP_TD_P<0>
    R147
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i800@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F185
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I800@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(0)
Line Values: 
    S
    UPSTREAM_DATA_N_<0>
    R154
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i801@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F184
    \1\
    
    
    
    
    
    
    
Creating feedback package: R154
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(0)    PhysName: UPSTREAM_DATA_N_<0>
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I801@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I801@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I801@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(0)
Line Values: 
    S
    SFP_TD_N<0>
    R154
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i801@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F184
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I801@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(0)
Line Values: 
    S
    SFPTD2_P
    R191
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i796@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F183
    \1\
    
    
    
    
    
    
    
Creating feedback package: R191
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I796@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I796@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I796@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_P
Line Values: 
    S
    SFP_TD_P<2>
    R191
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i796@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F183
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I796@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(2)
Line Values: 
    S
    SFPTD2_N
    R192
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i797@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F182
    \1\
    
    
    
    
    
    
    
Creating feedback package: R192
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I797@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I797@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I797@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_N
Line Values: 
    S
    SFP_TD_N<2>
    R192
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i797@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F182
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I797@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(2)
Line Values: 
    S
    SFP_RD_N<1>
    R19
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i567@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F196
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R19
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I567@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I567@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I567@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(1)
Line Values: 
    S
    UNNAMED_1_R_I567_2
    R19
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i567@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F196
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I567@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I567_2
Line Values: 
    S
    SFP_RD_N<2>
    R97
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i574@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F186
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R97
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I574@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I574@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I574@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(2)
Line Values: 
    S
    UNNAMED_1_R_I574_2
    R97
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i574@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F186
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I574@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I574_2
Line Values: 
    S
    SFP_RD_P<1>
    R28
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i568@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F194
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R28
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I568@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I568@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I568@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(1)
Line Values: 
    S
    UNNAMED_1_R_I568_2
    R28
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i568@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F194
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I568@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I568_2
Line Values: 
    S
    SFP_RD_P<2>
    R29
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i575@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F193
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R29
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I575@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I575@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I575@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(2)
Line Values: 
    S
    UNNAMED_1_R_I575_2
    R29
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i575@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F193
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I575@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I575_2
Line Values: 
    S
    SFP_RD_N<0>
    R35
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i558@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F192
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R35
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I558@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I558@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I558@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(0)
Line Values: 
    S
    UNNAMED_1_R_I558_2
    R35
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i558@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F192
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I558@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I558_2
Line Values: 
    S
    SFP_RD_P<0>
    R36
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i559@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F191
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R36
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I559@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I559@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I559@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(0)
Line Values: 
    S
    UNNAMED_1_R_I559_2
    R36
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i559@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F191
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I559@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I559_2
Line Values: 
    S
    A0
    R73
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_299p@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F190
    \1\
    
    
    
    
    
    
    
Creating feedback package: R73
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_299P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_299P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_299P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A0
Line Values: 
    S
    GND
    R73
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_299p@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F190
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_299P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    A1
    R75
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_352p@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F189
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R75
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_352P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_352P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_352P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A1
Line Values: 
    S
    GND
    R75
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_352p@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F189
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_352P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    A2
    R77
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_300p@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F188
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R77
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_300P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_300P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_300P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A2
Line Values: 
    S
    GND
    R77
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_300p@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    
    
    F188
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_300P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    R110
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_168p@discrete.r(chips)
    R-ERA-2AEB303X,R-ERA-2AEB303X,A
    
    
    F181
    \1\
    
    
    
    1
    
    
    
Using PhysPart: R-ERA-2AEB303X,R-ERA-2AEB303X,A
Creating feedback package: R110
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_168P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_168P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_168P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    PRESENCE_12V
    R110
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_168p@discrete.r(chips)
    R-ERA-2AEB303X,R-ERA-2AEB303X,A
    
    
    F181
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_168P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PRESENCE_12V
Line Values: 
    S
    MXCK_P
    R8
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i804@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F179
    \1\
    
    
    
    
    
    
    
Using PhysPart: R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
Creating feedback package: R8
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I804@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I804@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I804@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_P
Line Values: 
    S
    MXCK_N
    R8
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i804@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F179
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I804@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_N
Line Values: 
    S
    DCT_DAT2_P
    R10
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i810@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F178
    \1\
    
    
    
    
    
    
    
Creating feedback package: R10
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I810@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I810@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I810@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_P
Line Values: 
    S
    DCT_DAT2_N
    R10
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i810@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F178
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I810@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_N
Line Values: 
    S
    UDATA_IN_N<2>
    R1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i656@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F180
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I656@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I656@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I656@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)
Line Values: 
    S
    UDATA_IN_P<2>
    R1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i656@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F180
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I656@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)
Line Values: 
    S
    CLKIN2_P
    R32
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i319@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F174
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R32
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I319@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I319@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I319@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_P
Line Values: 
    S
    CLKIN2_N
    R32
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i319@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F174
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I319@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_N
Line Values: 
    S
    XB
    R34
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i350@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F173
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R34
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I350@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I350@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I350@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XB
Line Values: 
    S
    XA
    R34
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i350@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F173
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I350@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XA
Line Values: 
    S
    CLKIN1_P
    R25
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_302p@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F177
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R25
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_302P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_302P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_302P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_P
Line Values: 
    S
    CLKIN1_N
    R25
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_302p@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F177
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_302P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_N
Line Values: 
    S
    CLKIN0_P
    R27
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_301p@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F176
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R27
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_301P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_301P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_301P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_P
Line Values: 
    S
    CLKIN0_N
    R27
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_301p@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F176
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_301P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_N
Line Values: 
    S
    CLKIN3_P
    R30
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_298p@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F175
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R30
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_298P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_298P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_298P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_P
Line Values: 
    S
    CLKIN3_N
    R30
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_298p@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F175
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_298P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_N
Line Values: 
    S
    DFF_CLK_N<2>
    R134
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i660@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F172
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R134
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I660@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I660@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I660@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)
Line Values: 
    S
    DFF_CLK_P<2>
    R134
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i660@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    
    
    F172
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I660@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)
Line Values: 
    S
    VP1V8
    R68
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_138p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    
    
    F171
    \1\
    
    
    
    1
    
    
    
Using PhysPart: R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
Creating feedback package: R68
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_138P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_138P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_138P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
Line Values: 
    S
    N00904
    R68
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_138p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    
    
    F171
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_138P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00904
Line Values: 
    S
    MP3V3
    R107
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_191p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    
    
    F170
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R107
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_191P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_191P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_191P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    TCK_1
    R107
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_191p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    
    
    F170
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_191P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TCK
Line Values: 
    S
    MP3V3
    R108
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_175p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    
    
    F169
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R108
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_175P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_175P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_175P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    TMS_1
    R108
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_175p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    
    
    F169
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_175P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TMS
Line Values: 
    S
    MP3V3
    R109
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_162p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    
    
    F168
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R109
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_162P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_162P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_162P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    TDO_1
    R109
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_162p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    
    
    F168
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_162P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDO
Line Values: 
    S
    MP3V3
    R113
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_185p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    
    
    F167
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R113
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_185P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_185P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_185P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    TDI_1
    R113
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_185p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    
    
    F167
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_185P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDI
Line Values: 
    S
    VP12
    R33
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i141@discrete.r(chips)
    R-ERJ-2RKF1503X,R-ERJ-2RKF1503A
    
    
    F166
    \1\
    
    
    
    
    
    
    
Using PhysPart: R-ERJ-2RKF1503X,R-ERJ-2RKF1503A
Creating feedback package: R33
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I141@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I141@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I141@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    UNNAMED_1_OPTOCOUPLERACEC_I13_1
    R33
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i141@discrete.r(chips)
    R-ERJ-2RKF1503X,R-ERJ-2RKF1503A
    
    
    F166
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I141@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_COLLECTOR
Line Values: 
    S
    PRESENCE_12V
    R111
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_187p@discrete.r(chips)
    R-ERJ-2RKF1503X,R-ERJ-2RKF1503A
    
    
    F165
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R111
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_187P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_187P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_187P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PRESENCE_12V
Line Values: 
    S
    VP12
    R111
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_187p@discrete.r(chips)
    R-ERJ-2RKF1503X,R-ERJ-2RKF1503A
    
    
    F165
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_187P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
Line Values: 
    S
    MP3V3
    R54
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_172p@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F164
    \1\
    
    
    
    1
    
    
    
Using PhysPart: R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
Creating feedback package: R54
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_172P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_172P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_172P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    SENSE_I2C_SDA
    R54
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_172p@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F164
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_172P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SDA
Line Values: 
    S
    MP3V3
    R58
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_164p@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F163
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R58
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_164P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_164P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_164P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    SENSE_I2C_SCL
    R58
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_164p@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F163
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_164P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SCL
Line Values: 
    S
    VCC3V3
    R119
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i399@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F162
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R119
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I399@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I399@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I399@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    CLK_SCL
    R119
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i399@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F162
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I399@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SCL
Line Values: 
    S
    VCC3V3
    R120
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i397@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F161
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R120
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I397@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I397@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I397@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    CLK_SDA
    R120
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i397@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F161
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I397@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SDA
Line Values: 
    S
    VCC3V3
    R121
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i398@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F160
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R121
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I398@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I398@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I398@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_SCL<2>
    R121
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i398@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F160
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I398@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(2)
Line Values: 
    S
    VCC3V3
    R122
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i396@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F159
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R122
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I396@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I396@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I396@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_SDA<2>
    R122
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i396@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F159
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I396@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(2)
Line Values: 
    S
    VCC3V3
    R124
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i403@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F158
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R124
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I403@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I403@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I403@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_SDA<0>
    R124
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i403@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F158
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I403@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(0)
Line Values: 
    S
    VCC3V3
    R125
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i401@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F157
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R125
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I401@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I401@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I401@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_SCL<0>
    R125
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i401@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F157
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I401@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(0)
Line Values: 
    S
    VCC3V3
    R126
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i402@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F156
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R126
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I402@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I402@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I402@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_SDA<1>
    R126
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i402@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F156
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I402@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(1)
Line Values: 
    S
    VCC3V3
    R127
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i400@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F155
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R127
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I400@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I400@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I400@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_SCL<1>
    R127
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i400@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    
    
    F155
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I400@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(1)
Line Values: 
    S
    MP3V3
    R39
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_180p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F154
    \1\
    
    
    
    1
    
    
    
Using PhysPart: R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
Creating feedback package: R39
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_180P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_180P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_180P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    RTM_PS
    R39
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_180p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F154
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_180P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RTM_PS
Line Values: 
    S
    N00481
    R44
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_199p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F153
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R44
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_199P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_199P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_199P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00481
Line Values: 
    S
    AMC_GA<0>
    R44
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_199p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F153
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_199P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(0)
Line Values: 
    S
    N00481
    R45
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_189p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F152
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R45
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_189P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_189P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_189P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00481
Line Values: 
    S
    AMC_GA<1>
    R45
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_189p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F152
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_189P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(1)
Line Values: 
    S
    N00481
    R47
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_182p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F151
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R47
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_182P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_182P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_182P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00481
Line Values: 
    S
    AMC_GA<2>
    R47
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_182p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F151
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_182P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(2)
Line Values: 
    S
    MP3V3
    R57
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_186p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F150
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R57
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_186P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_186P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_186P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    IMPB_SCL
    R57
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_186p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F150
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_186P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SCL
Line Values: 
    S
    MP3V3
    R61
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_167p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F149
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R61
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_167P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_167P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_167P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    HANDLE_SW_CLOSE_N
    R61
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_167p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F149
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_167P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):HANDLE_SW_CLOSE_N
Line Values: 
    S
    MP3V3
    R93
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_196p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F148
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R93
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_196P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_196P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_196P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    IMPB_SDA
    R93
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_196p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    
    
    F148
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_196P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SDA
Line Values: 
    S
    AMC_N_PS<1>
    R102
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_188p@discrete.r(chips)
    R-ERJ-2RKF33R0X,R-ERJ-2RKF33R0A
    
    
    F147
    \1\
    
    
    
    1
    
    
    
Using PhysPart: R-ERJ-2RKF33R0X,R-ERJ-2RKF33R0A
Creating feedback package: R102
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_188P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_188P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_188P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(1)
Line Values: 
    S
    N00497
    R102
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_188p@discrete.r(chips)
    R-ERJ-2RKF33R0X,R-ERJ-2RKF33R0A
    
    
    F147
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_188P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00497
Line Values: 
    S
    UNNAMED_1_ATMGA128_I235_PE2
    R104
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_201p@discrete.r(chips)
    R-ERJ-2RKF3903X,R-ERJ-2RKF3903A
    
    
    F146
    \1\
    
    
    
    1
    
    
    
Using PhysPart: R-ERJ-2RKF3903X,R-ERJ-2RKF3903A
Creating feedback package: R104
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_201P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_201P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_201P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_ATMGA128_I235_PE2
Line Values: 
    S
    GND
    R104
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_201p@discrete.r(chips)
    R-ERJ-2RKF3903X,R-ERJ-2RKF3903A
    
    
    F146
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_201P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    MP3V3
    R41
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_170p@discrete.r(chips)
    R-ERJ-2RKF4701X,R-ERJ-2RKF4701A
    
    
    F145
    \1\
    
    
    
    1
    
    
    
Using PhysPart: R-ERJ-2RKF4701X,R-ERJ-2RKF4701A
Creating feedback package: R41
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_170P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_170P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_170P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    N00473
    R41
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_170p@discrete.r(chips)
    R-ERJ-2RKF4701X,R-ERJ-2RKF4701A
    
    
    F145
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_170P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00473
Line Values: 
    S
    MP3V3
    R52
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_184p@discrete.r(chips)
    R-ERJ-2RKF4701X,R-ERJ-2RKF4701A
    
    
    F144
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R52
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_184P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_184P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_184P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    RESET*
    R52
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_184p@discrete.r(chips)
    R-ERJ-2RKF4701X,R-ERJ-2RKF4701A
    
    
    F144
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_184P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RESET*
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I367_B
    R21
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_288p@discrete.r(chips)
    R-ERJ-2RKF4990X,R-ERJ-2RKF4990A
    
    
    F143
    \1\
    
    
    
    1
    
    
    
Using PhysPart: R-ERJ-2RKF4990X,R-ERJ-2RKF4990A
Creating feedback package: R21
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_288P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_288P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_288P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I367_B
Line Values: 
    S
    SCOPE_N
    R21
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_288p@discrete.r(chips)
    R-ERJ-2RKF4990X,R-ERJ-2RKF4990A
    
    
    F143
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_288P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_N
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I366_B
    R22
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_269p@discrete.r(chips)
    R-ERJ-2RKF4990X,R-ERJ-2RKF4990A
    
    
    F142
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R22
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_269P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_269P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_269P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I366_B
Line Values: 
    S
    SCOPE_P
    R22
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_269p@discrete.r(chips)
    R-ERJ-2RKF4990X,R-ERJ-2RKF4990A
    
    
    F142
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_269P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_P
Line Values: 
    S
    DCDC_2V5_PG
    R71
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i182@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F137
    \1\
    
    
    
    
    
    
    
Using PhysPart: R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
Creating feedback package: R71
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I182@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I182@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I182@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_2V5_PG
Line Values: 
    S
    GND
    R71
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i182@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F137
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I182@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    R13
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_322p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F141
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R13
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_322P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_322P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_322P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    FPGA_PG
    R13
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_322p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F141
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_322P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):FPGA_PG
Line Values: 
    S
    VCC3V3
    R17
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_279p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F140
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R17
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_279P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_279P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_279P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    I2C_SEL
    R17
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_279p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F140
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):I2C_SEL    PhysName: I2C_SEL
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_279P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):I2C_SEL
Line Values: 
    S
    VCC3V3
    R59
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_145p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F139
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R59
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_145P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_145P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_145P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    LDO_1V8_PG
    R59
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_145p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F139
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_145P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):LDO_1V8_PG
Line Values: 
    S
    VCC3V3
    R67
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_190p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F138
    \1\
    
    
    
    
    
    
    
Creating feedback package: R67
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_190P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_190P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_190P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    N003941
    R67
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_190p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F138
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_190P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N003941
Line Values: 
    S
    DCDC_3V3_PG
    R86
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_117p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F136
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R86
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_117P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_117P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_117P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_3V3_PG
Line Values: 
    S
    GND
    R86
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_117p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F136
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_117P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    R92
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_52p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F135
    \1\
    
    
    
    
    
    
    
Creating feedback package: R92
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_LOS<0>
    R92
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_52p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F135
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(0)
Line Values: 
    S
    VCC3V3
    R95
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_56p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F134
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R95
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_RATE_SELECT<0>
    R95
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_56p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F134
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(0)
Line Values: 
    S
    VCC3V3
    R96
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_51p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F133
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R96
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    N00183_1
    R96
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_51p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F133
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
Line Values: 
    S
    VCC3V3
    R98
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_58p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F132
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R98
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_TX_DISABLE<0>
    R98
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_58p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F132
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(0)
Line Values: 
    S
    VCC3V3
    R99
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_50p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F131
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R99
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_TX_FAULT<0>
    R99
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_50p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F131
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(0)
Line Values: 
    S
    VCC3V3
    R112
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_52p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F130
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R112
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_LOS<1>
    R112
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_52p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F130
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(1)
Line Values: 
    S
    VCC3V3
    R114
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_56p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F129
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R114
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_RATE_SELECT<1>
    R114
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_56p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F129
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(1)
Line Values: 
    S
    VCC3V3
    R115
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_51p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F128
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R115
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    N00183
    R115
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_51p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F128
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
Line Values: 
    S
    VCC3V3
    R116
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_58p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F127
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R116
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_TX_DISABLE<1>
    R116
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_58p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F127
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(1)
Line Values: 
    S
    VCC3V3
    R117
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_50p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F126
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R117
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_TX_FAULT<1>
    R117
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_50p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F126
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(1)
Line Values: 
    S
    CLK_RST
    R123
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_278p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F125
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R123
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_RST    PhysName: CLK_RST
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_278P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_278P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_278P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_RST
Line Values: 
    S
    VCC3V3
    R123
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_278p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F125
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_278P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    VCC3V3
    R128
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_52p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F124
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R128
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_LOS<2>
    R128
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_52p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F124
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(2)
Line Values: 
    S
    GND
    R129
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_270p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F123
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R129
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_270P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_270P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_270P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    N02371
    R129
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_270p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F123
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):N02371    PhysName: N02371
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_270P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):N02371
Line Values: 
    S
    VCC3V3
    R130
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_56p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F122
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R130
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_RATE_SELECT<2>
    R130
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_56p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F122
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(2)
Line Values: 
    S
    VCC3V3
    R131
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_51p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F121
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R131
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    N00183_2
    R131
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_51p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F121
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
Line Values: 
    S
    VCC3V3
    R132
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_58p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F120
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R132
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_TX_DISABLE<2>
    R132
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_58p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F120
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(2)
Line Values: 
    S
    VCC3V3
    R133
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_50p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F119
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R133
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    SFP_TX_FAULT<2>
    R133
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_50p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    
    
    F119
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(2)
Line Values: 
    S
    N00469
    R55
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_203p@discrete.r(chips)
    R-ERJ-2RKF49R9X,R-ERJ-2RKF49R9A
    
    
    F118
    \1\
    
    
    
    1
    
    
    
Using PhysPart: R-ERJ-2RKF49R9X,R-ERJ-2RKF49R9A
Creating feedback package: R55
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_203P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_203P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_203P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00469
Line Values: 
    S
    IMPB_SCL
    R55
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_203p@discrete.r(chips)
    R-ERJ-2RKF49R9X,R-ERJ-2RKF49R9A
    
    
    F118
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_203P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SCL
Line Values: 
    S
    N00471
    R56
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_174p@discrete.r(chips)
    R-ERJ-2RKF49R9X,R-ERJ-2RKF49R9A
    
    
    F117
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R56
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_174P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_174P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_174P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00471
Line Values: 
    S
    SENSE_I2C_SCL
    R56
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_174p@discrete.r(chips)
    R-ERJ-2RKF49R9X,R-ERJ-2RKF49R9A
    
    
    F117
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_174P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SCL
Line Values: 
    S
    PWR_ON
    R80
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_20p@discrete.r(chips)
    R-ERJ-6GEY0R00V,R-ERJ-6GEY0R00A
    
    
    F116
    \1\
    
    
    
    
    
    
    
Using PhysPart: R-ERJ-6GEY0R00V,R-ERJ-6GEY0R00A
Creating feedback package: R80
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_20P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_20P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_20P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PWR_ON
Line Values: 
    S
    GND
    R80
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_20p@discrete.r(chips)
    R-ERJ-6GEY0R00V,R-ERJ-6GEY0R00A
    
    
    F116
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_20P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    N00473
    R105
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_169p@discrete.r(chips)
    R-ERJ-PA2F3300X,R-ERJ-PA2F3300A
    
    
    F115
    \1\
    
    
    
    1
    
    
    
Using PhysPart: R-ERJ-PA2F3300X,R-ERJ-PA2F3300A
Creating feedback package: R105
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_169P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_169P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_169P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00473
Line Values: 
    S
    GND
    R105
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_169p@discrete.r(chips)
    R-ERJ-PA2F3300X,R-ERJ-PA2F3300A
    
    
    F115
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_169P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    N00904
    R72
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_168p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    
    
    F114
    \1\
    
    
    
    1
    
    
    
Using PhysPart: R-M55342K11B10E0RS3,R-M55342K1A
Creating feedback package: R72
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_168P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_168P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_168P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00904
Line Values: 
    S
    GND
    R72
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_168p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    
    
    F114
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_168P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    R85
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_108p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    
    
    F113
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R85
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_108P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_108P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_108P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    DCDC_3V3_PG
    R85
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_108p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    
    
    F113
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_108P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_3V3_PG
Line Values: 
    S
    MP3V3
    R94
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_193p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    
    
    F112
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R94
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_193P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_193P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_193P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
Line Values: 
    S
    UNNAMED_1_INV1CHOD_171P_A
    R94
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_193p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    
    
    F112
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_193P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_A
Line Values: 
    S
    VCC3V3
    R106
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_342p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    
    
    F111
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R106
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_342P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_342P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_342P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    N00775
    R106
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_342p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    
    
    F111
    \2\
    
    
    
    1
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00775    PhysName: N00775
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_342P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00775
Line Values: 
    S
    N00771
    R136
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_340p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    
    
    F110
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R136
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00771    PhysName: N00771
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_340P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_340P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_340P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00771
Line Values: 
    S
    GND
    R136
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_340p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    
    
    F110
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_340P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC3V3
    R74
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_298p@discrete.r(chips)
    R-NO_STUFF,R-NO_STUFF,R,RES0402
    
    
    F109
    \1\
    
    
    
    
    
    
    
Using PhysPart: R-NO_STUFF,R-NO_STUFF,R,RES0402
Creating feedback package: R74
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_298P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_298P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_298P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    A0
    R74
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_298p@discrete.r(chips)
    R-NO_STUFF,R-NO_STUFF,R,RES0402
    
    
    F109
    \2\
    
    
    
    
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_298P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A0
Line Values: 
    S
    VCC3V3
    R76
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_330p@discrete.r(chips)
    R-NO_STUFF,R-NO_STUFF,R,RES0402
    
    
    F108
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R76
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_330P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_330P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_330P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    A1
    R76
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_330p@discrete.r(chips)
    R-NO_STUFF,R-NO_STUFF,R,RES0402
    
    
    F108
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_330P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A1
Line Values: 
    S
    VCC3V3
    R78
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_345p@discrete.r(chips)
    R-NO_STUFF,R-NO_STUFF,R,RES0402
    
    
    F107
    \1\
    
    
    
    1
    
    
    
Creating feedback package: R78
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_345P@DISCRETE.R(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_345P@DISCRETE.R(CHIPS)
Creating Pin Inst: 1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_345P@DISCRETE.R(CHIPS) 1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    A2
    R78
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_345p@discrete.r(chips)
    R-NO_STUFF,R-NO_STUFF,R,RES0402
    
    
    F107
    \2\
    
    
    
    1
    
    
    
Creating Pin Inst: 2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_345P@DISCRETE.R(CHIPS) 2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A2
Line Values: 
    S
    GND
    U5
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG_0
    
    
    
    
    
    
    
Using PhysPart: SFP_CAGE-2227023-1-2227023-1,SB
Creating feedback package: U5
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS)
Creating Pin Inst: CG_0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG_1
    
    
    
    
    
    
    
Creating Pin Inst: CG_1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG_2
    
    
    
    
    
    
    
Creating Pin Inst: CG_2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG_3
    
    
    
    
    
    
    
Creating Pin Inst: CG_3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG_4
    
    
    
    
    
    
    
Creating Pin Inst: CG_4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG_5
    
    
    
    
    
    
    
Creating Pin Inst: CG_5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG_6
    
    
    
    
    
    
    
Creating Pin Inst: CG_6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG_7
    
    
    
    
    
    
    
Creating Pin Inst: CG_7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG_8
    
    
    
    
    
    
    
Creating Pin Inst: CG_8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG_9
    
    
    
    
    
    
    
Creating Pin Inst: CG_9
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_9    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG_10
    
    
    
    
    
    
    
Creating Pin Inst: CG_10
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_10    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG
    
    
    
    
    
    
    
Creating Pin Inst: CG
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG1
    
    
    
    
    
    
    
Creating Pin Inst: CG1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG2
    
    
    
    
    
    
    
Creating Pin Inst: CG2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG3
    
    
    
    
    
    
    
Creating Pin Inst: CG3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG4
    
    
    
    
    
    
    
Creating Pin Inst: CG4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG5
    
    
    
    
    
    
    
Creating Pin Inst: CG5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG6
    
    
    
    
    
    
    
Creating Pin Inst: CG6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG7
    
    
    
    
    
    
    
Creating Pin Inst: CG7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U5
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F39
    CG8
    
    
    
    
    
    
    
Creating Pin Inst: CG8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG_0
    
    
    
    
    
    
    
Creating feedback package: U11
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS)
Creating Pin Inst: CG_0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG_1
    
    
    
    
    
    
    
Creating Pin Inst: CG_1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG_2
    
    
    
    
    
    
    
Creating Pin Inst: CG_2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG_3
    
    
    
    
    
    
    
Creating Pin Inst: CG_3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG_4
    
    
    
    
    
    
    
Creating Pin Inst: CG_4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG_5
    
    
    
    
    
    
    
Creating Pin Inst: CG_5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG_6
    
    
    
    
    
    
    
Creating Pin Inst: CG_6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG_7
    
    
    
    
    
    
    
Creating Pin Inst: CG_7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG_8
    
    
    
    
    
    
    
Creating Pin Inst: CG_8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG_9
    
    
    
    
    
    
    
Creating Pin Inst: CG_9
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_9    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG_10
    
    
    
    
    
    
    
Creating Pin Inst: CG_10
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_10    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG
    
    
    
    
    
    
    
Creating Pin Inst: CG
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG1
    
    
    
    
    
    
    
Creating Pin Inst: CG1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG2
    
    
    
    
    
    
    
Creating Pin Inst: CG2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG3
    
    
    
    
    
    
    
Creating Pin Inst: CG3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG4
    
    
    
    
    
    
    
Creating Pin Inst: CG4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG5
    
    
    
    
    
    
    
Creating Pin Inst: CG5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG6
    
    
    
    
    
    
    
Creating Pin Inst: CG6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG7
    
    
    
    
    
    
    
Creating Pin Inst: CG7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U11
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F38
    CG8
    
    
    
    
    
    
    
Creating Pin Inst: CG8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG_0
    
    
    
    
    
    
    
Creating feedback package: U14
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS)
Creating Pin Inst: CG_0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG_1
    
    
    
    
    
    
    
Creating Pin Inst: CG_1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG_2
    
    
    
    
    
    
    
Creating Pin Inst: CG_2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG_3
    
    
    
    
    
    
    
Creating Pin Inst: CG_3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG_4
    
    
    
    
    
    
    
Creating Pin Inst: CG_4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG_5
    
    
    
    
    
    
    
Creating Pin Inst: CG_5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG_6
    
    
    
    
    
    
    
Creating Pin Inst: CG_6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG_7
    
    
    
    
    
    
    
Creating Pin Inst: CG_7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG_8
    
    
    
    
    
    
    
Creating Pin Inst: CG_8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG_9
    
    
    
    
    
    
    
Creating Pin Inst: CG_9
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_9    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG_10
    
    
    
    
    
    
    
Creating Pin Inst: CG_10
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG_10    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG
    
    
    
    
    
    
    
Creating Pin Inst: CG
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG1
    
    
    
    
    
    
    
Creating Pin Inst: CG1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG2
    
    
    
    
    
    
    
Creating Pin Inst: CG2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG3
    
    
    
    
    
    
    
Creating Pin Inst: CG3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG4
    
    
    
    
    
    
    
Creating Pin Inst: CG4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG5
    
    
    
    
    
    
    
Creating Pin Inst: CG5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG6
    
    
    
    
    
    
    
Creating Pin Inst: CG6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG7
    
    
    
    
    
    
    
Creating Pin Inst: CG7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U14
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    
    
    F37
    CG8
    
    
    
    
    
    
    
Creating Pin Inst: CG8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS) CG8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U6
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    \a0/csb\
    
    
    
    
    
    
    
Using PhysPart: SI5395A-A-GM-SI5395A-A-GM,SI53B
Creating feedback package: U6
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS)
Creating Pin Inst: A0/CSB
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) A0/CSB    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U6
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    \a1/sdo\
    
    
    
    
    
    
    
Creating Pin Inst: A1/SDO
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) A1/SDO    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U6
    25
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    FDEC
    
    
    
    
    
    
    
Creating Pin Inst: FDEC
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) FDEC    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U6
    48
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    FINC
    
    
    
    
    
    
    
Creating Pin Inst: FINC
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) FINC    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U6
    65
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    GND_PAD
    
    
    
    
    
    
    
Creating Pin Inst: GND_PAD
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) GND_PAD    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    I2C_SEL
    U6
    39
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    I2C_SEL
    
    
    
    
    
    
    
Creating Pin Inst: I2C_SEL
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) I2C_SEL    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):I2C_SEL
Line Values: 
    S
    CLKIN0_P
    U6
    63
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    IN0
    
    
    
    
    
    
    
Creating Pin Inst: IN0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) IN0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_P
Line Values: 
    S
    CLKIN0_N
    U6
    64
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    IN0B
    
    
    
    
    
    
    
Creating Pin Inst: IN0B
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) IN0B    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_N
Line Values: 
    S
    CLKIN1_P
    U6
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    IN1
    
    
    
    
    
    
    
Creating Pin Inst: IN1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) IN1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_P
Line Values: 
    S
    CLKIN1_N
    U6
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    IN1B
    
    
    
    
    
    
    
Creating Pin Inst: IN1B
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) IN1B    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_N
Line Values: 
    S
    CLKIN2_P
    U6
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    IN2
    
    
    
    
    
    
    
Creating Pin Inst: IN2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) IN2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_P
Line Values: 
    S
    CLKIN2_N
    U6
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    IN2B
    
    
    
    
    
    
    
Creating Pin Inst: IN2B
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) IN2B    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_N
Line Values: 
    S
    CLKIN3_P
    U6
    61
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    \in3/fb_in\
    
    
    
    
    
    
    
Creating Pin Inst: IN3/FB_IN
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) IN3/FB_IN    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_P
Line Values: 
    S
    CLKIN3_N
    U6
    62
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    \in3b/fb_inb\
    
    
    
    
    
    
    
Creating Pin Inst: IN3B/FB_INB
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) IN3B/FB_INB    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_N
Line Values: 
    S
    CLK_INTR
    U6
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    INTRB
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_INTR    PhysName: CLK_INTR
Creating Pin Inst: INTRB
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) INTRB    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_INTR
Line Values: 
    S
    CLK_SEL0
    U6
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    IN_SEL0
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL0    PhysName: CLK_SEL0
Creating Pin Inst: IN_SEL0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) IN_SEL0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL0
Line Values: 
    S
    CLK_SEL1
    U6
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    IN_SEL1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL1    PhysName: CLK_SEL1
Creating Pin Inst: IN_SEL1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) IN_SEL1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL1
Line Values: 
    S
    CLK_LOL
    U6
    47
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    LOLB
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_LOL    PhysName: CLK_LOL
Creating Pin Inst: LOLB
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) LOLB    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_LOL
Line Values: 
    S
    N02371
    U6
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OEB
    
    
    
    
    
    
    
Creating Pin Inst: OEB
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OEB    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):N02371
Line Values: 
    S
    REFCLK_OUT0_P
    U6
    24
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT0
    
    
    
    
    
    
    
Creating Pin Inst: OUT0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_P
Line Values: 
    S
    
    U6
    21
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT0A
    
    
    
    
    
    
    
Creating Pin Inst: OUT0A
Line Values: 
    S
    
    U6
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT0AB
    
    
    
    
    
    
    
Creating Pin Inst: OUT0AB
Line Values: 
    S
    REFCLK_OUT0_N
    U6
    23
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT0B
    
    
    
    
    
    
    
Creating Pin Inst: OUT0B
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT0B    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_N
Line Values: 
    S
    REFCLK_OUT1_P
    U6
    28
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT1
    
    
    
    
    
    
    
Creating Pin Inst: OUT1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_P
Line Values: 
    S
    REFCLK_OUT1_N
    U6
    27
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT1B
    
    
    
    
    
    
    
Creating Pin Inst: OUT1B
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT1B    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_N
Line Values: 
    S
    DFF_REF_CLK_P<0>
    U6
    31
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT2
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(0)    PhysName: DFF_REF_CLK_P<0>
Creating Pin Inst: OUT2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(0)
Line Values: 
    S
    DFF_REF_CLK_N<0>
    U6
    30
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT2B
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(0)    PhysName: DFF_REF_CLK_N<0>
Creating Pin Inst: OUT2B
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT2B    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(0)
Line Values: 
    S
    DFF_REF_CLK_P<1>
    U6
    35
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT3
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(1)    PhysName: DFF_REF_CLK_P<1>
Creating Pin Inst: OUT3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(1)
Line Values: 
    S
    DFF_REF_CLK_N<1>
    U6
    34
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT3B
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(1)    PhysName: DFF_REF_CLK_N<1>
Creating Pin Inst: OUT3B
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT3B    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(1)
Line Values: 
    S
    DFF_REF_CLK_P<2>
    U6
    38
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT4
    
    
    
    
    
    
    
Creating Pin Inst: OUT4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(2)
Line Values: 
    S
    DFF_REF_CLK_N<2>
    U6
    37
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT4B
    
    
    
    
    
    
    
Creating Pin Inst: OUT4B
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT4B    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(2)
Line Values: 
    S
    CLK_TST_P
    U6
    42
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT5
    
    
    
    
    
    
    
Creating Pin Inst: OUT5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_P
Line Values: 
    S
    CLK_TST_N
    U6
    41
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT5B
    
    
    
    
    
    
    
Creating Pin Inst: OUT5B
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT5B    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_N
Line Values: 
    S
    
    U6
    45
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT6
    
    
    
    
    
    
    
Creating Pin Inst: OUT6
Line Values: 
    S
    
    U6
    44
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT6B
    
    
    
    
    
    
    
Creating Pin Inst: OUT6B
Line Values: 
    S
    CLK_P<0>
    U6
    51
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT7
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(0)    PhysName: CLK_P<0>
Creating Pin Inst: OUT7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(0)
Line Values: 
    S
    CLK_N<0>
    U6
    50
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT7B
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(0)    PhysName: CLK_N<0>
Creating Pin Inst: OUT7B
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT7B    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(0)
Line Values: 
    S
    CLK_P<1>
    U6
    54
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT8
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(1)    PhysName: CLK_P<1>
Creating Pin Inst: OUT8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(1)
Line Values: 
    S
    CLK_N<1>
    U6
    53
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT8B
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(1)    PhysName: CLK_N<1>
Creating Pin Inst: OUT8B
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT8B    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(1)
Line Values: 
    S
    
    U6
    56
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT9
    
    
    
    
    
    
    
Creating Pin Inst: OUT9
Line Values: 
    S
    FBCLK_P
    U6
    59
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT9A
    
    
    
    
    
    
    
Creating Pin Inst: OUT9A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT9A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_P
Line Values: 
    S
    FBCLK_N
    U6
    58
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT9AB
    
    
    
    
    
    
    
Creating Pin Inst: OUT9AB
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) OUT9AB    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_N
Line Values: 
    S
    
    U6
    55
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    OUT9B
    
    
    
    
    
    
    
Creating Pin Inst: OUT9B
Line Values: 
    S
    CLK_RST
    U6
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    RSTB
    
    
    
    
    
    
    
Creating Pin Inst: RSTB
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) RSTB    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_RST
Line Values: 
    S
    
    U6
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    RSVD
    
    
    
    
    
    
    
Creating Pin Inst: RSVD
Line Values: 
    S
    CLK_SCL
    U6
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    SCLK
    
    
    
    
    
    
    
Creating Pin Inst: SCLK
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) SCLK    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SCL
Line Values: 
    S
    CLK_SDA
    U6
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    \sda/sdio\
    
    
    
    
    
    
    
Creating Pin Inst: SDA/SDIO
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) SDA/SDIO    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SDA
Line Values: 
    S
    VDD_CLK
    U6
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDD0
    
    
    
    
    
    
    
Creating Pin Inst: VDD0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDD0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
Line Values: 
    S
    VDD_CLK
    U6
    46
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDD1
    
    
    
    
    
    
    
Creating Pin Inst: VDD1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDD1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
Line Values: 
    S
    VDD_CLK
    U6
    60
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDD2
    
    
    
    
    
    
    
Creating Pin Inst: VDD2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDD2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
Line Values: 
    S
    VDDA_CLK
    U6
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDDA
    
    
    
    
    
    
    
Creating Pin Inst: VDDA
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDDA    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK
Line Values: 
    S
    VDDO_CLK
    U6
    22
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDDO0
    
    
    
    
    
    
    
Creating Pin Inst: VDDO0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDDO0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    VDDO_CLK
    U6
    26
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDDO1
    
    
    
    
    
    
    
Creating Pin Inst: VDDO1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDDO1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    VDDO_CLK
    U6
    29
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDDO2
    
    
    
    
    
    
    
Creating Pin Inst: VDDO2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDDO2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    VDDO_CLK
    U6
    33
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDDO3
    
    
    
    
    
    
    
Creating Pin Inst: VDDO3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDDO3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    VDDO_CLK
    U6
    36
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDDO4
    
    
    
    
    
    
    
Creating Pin Inst: VDDO4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDDO4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    VDDO_CLK
    U6
    40
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDDO5
    
    
    
    
    
    
    
Creating Pin Inst: VDDO5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDDO5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    VDDO_CLK
    U6
    43
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDDO6
    
    
    
    
    
    
    
Creating Pin Inst: VDDO6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDDO6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    VDDO_CLK
    U6
    49
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDDO7
    
    
    
    
    
    
    
Creating Pin Inst: VDDO7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDDO7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    VDDO_CLK
    U6
    52
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDDO8
    
    
    
    
    
    
    
Creating Pin Inst: VDDO8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDDO8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    VDDO_CLK
    U6
    57
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    VDDO9
    
    
    
    
    
    
    
Creating Pin Inst: VDDO9
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) VDDO9    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
Line Values: 
    S
    
    U6
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    \x1/nc\
    
    
    
    
    
    
    
Creating Pin Inst: X1/NC
Line Values: 
    S
    
    U6
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    \x2/nc\
    
    
    
    
    
    
    
Creating Pin Inst: X2/NC
Line Values: 
    S
    XA
    U6
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    \xa/nc\
    
    
    
    
    
    
    
Creating Pin Inst: XA/NC
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) XA/NC    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XA
Line Values: 
    S
    XB
    U6
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    
    
    F35
    \xb/nc\
    
    
    
    
    
    
    
Creating Pin Inst: XB/NC
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS) XB/NC    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XB
Line Values: 
    S
    VCC3V3
    J1
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \3v3vin0\
    
    
    
    
    
    
    
Using PhysPart: TE0712 CONNECTOR-JB1-LSHM-150-B
Creating feedback package: J1
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS)
Creating Pin Inst: 3V3VIN0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) 3V3VIN0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    VCC3V3
    J1
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \3v3vin1\
    
    
    
    
    
    
    
Creating Pin Inst: 3V3VIN1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) 3V3VIN1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    DATA_OUT_N<5>
    J1
    22
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B13_L_11_N
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_11_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B13_L_11_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(5)
Line Values: 
    S
    DATA_OUT_P<5>
    J1
    24
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b13_l_11__p\
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_11__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B13_L_11__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(5)
Line Values: 
    S
    DATA_IN_N<0>
    J1
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B13_L_3_N
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_3_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B13_L_3_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(0)
Line Values: 
    S
    DATA_IN_P<0>
    J1
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b13_l_3__p\
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_3__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B13_L_3__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(0)
Line Values: 
    S
    DATA_IN_N<10>
    J1
    21
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B13_L_5_N
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_5_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B13_L_5_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(10)
Line Values: 
    S
    DATA_IN_P<10>
    J1
    23
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b13_l_5__p\
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_5__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B13_L_5__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(10)
Line Values: 
    S
    UPSTREAM_DATA_N_<0>
    J1
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B13_L_6_N
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_6_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B13_L_6_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(0)
Line Values: 
    S
    UPSTREAM_DATA_P<0>
    J1
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b13_l_6__p\
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_6__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B13_L_6__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(0)
Line Values: 
    S
    DATA_IN_N<1>
    J1
    26
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B13_L_9_N
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_9_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B13_L_9_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(1)
Line Values: 
    S
    DATA_IN_P<1>
    J1
    28
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b13_l_9__p\
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_9__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B13_L_9__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(1)
Line Values: 
    S
    CLK_SDA
    J1
    86
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b14_l_18__n\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_18__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B14_L_18__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SDA
Line Values: 
    S
    CLK_SCL
    J1
    88
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b14_l_18__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_18__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B14_L_18__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SCL
Line Values: 
    S
    SFP_TX_FAULT<1>
    J1
    100
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B14_L_24_N
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_24_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B14_L_24_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(1)
Line Values: 
    S
    
    J1
    91
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b14_l_24__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_24__P
Line Values: 
    S
    AUXIO_N6
    J1
    98
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B14_L_4_N
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_4_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B14_L_4_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N6
Line Values: 
    S
    AUXIO_P6
    J1
    96
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b14_l_4__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_4__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B14_L_4__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P6
Line Values: 
    S
    AUXIO_N5
    J1
    94
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B14_L_9_N
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_9_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B14_L_9_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N5
Line Values: 
    S
    AUXIO_P5
    J1
    92
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b14_l_9__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_9__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B14_L_9__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P5
Line Values: 
    S
    DATA_IN_N<5>
    J1
    52
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L20_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L20_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L20_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(5)
Line Values: 
    S
    DATA_IN_P<5>
    J1
    50
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L20_P
    
    
    
    
    
    
    
Creating Pin Inst: B16_L20_P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L20_P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(5)
Line Values: 
    S
    
    J1
    69
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_10_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_10_N
Line Values: 
    S
    
    J1
    71
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_10__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_10__P
Line Values: 
    S
    
    J1
    67
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_11_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_11_N
Line Values: 
    S
    
    J1
    65
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_11__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_11__P
Line Values: 
    S
    DATA_FROM_UPSTREAM_N<2>
    J1
    78
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_12_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_12_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_12_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(2)
Line Values: 
    S
    DATA_FROM_UPSTREAM_P<2>
    J1
    76
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_12__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_12__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_12__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(2)
Line Values: 
    S
    CLK_P<0>
    J1
    62
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_13_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_13_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_13_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(0)
Line Values: 
    S
    CLK_N<0>
    J1
    60
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_13__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_13__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_13__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(0)
Line Values: 
    S
    DIRECT_US_DATA_2_N
    J1
    68
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_14_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_14_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_14_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_N
Line Values: 
    S
    DIRECT_US_DATA_2_P
    J1
    66
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_14__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_14__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_14__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_P
Line Values: 
    S
    
    J1
    48
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_15_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_15_N
Line Values: 
    S
    
    J1
    46
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_15__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_15__P
Line Values: 
    S
    DATA_IN_N<9>
    J1
    37
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_16_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_16_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_16_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(9)
Line Values: 
    S
    DATA_IN_P<9>
    J1
    35
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_16_P
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_16_P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_16_P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(9)
Line Values: 
    S
    
    J1
    45
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_17_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_17_N
Line Values: 
    S
    
    J1
    47
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_17_P
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_17_P
Line Values: 
    S
    DATA_IN_N<7>
    J1
    49
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_18_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_18_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_18_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(7)
Line Values: 
    S
    DATA_IN_P<7>
    J1
    51
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_18_P
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_18_P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_18_P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(7)
Line Values: 
    S
    DATA_IN_N<8>
    J1
    39
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_19_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_19_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_19_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(8)
Line Values: 
    S
    DATA_IN_P<8>
    J1
    41
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_19_P
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_19_P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_19_P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(8)
Line Values: 
    S
    
    J1
    97
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_1_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_1_N
Line Values: 
    S
    
    J1
    99
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_1__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_1__P
Line Values: 
    S
    
    J1
    58
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_21_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_21_N
Line Values: 
    S
    
    J1
    56
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_21__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_21__P
Line Values: 
    S
    DATA_IN_N<2>
    J1
    34
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_22_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_22_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_22_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(2)
Line Values: 
    S
    DATA_IN_P<2>
    J1
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_22__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_22__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_22__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(2)
Line Values: 
    S
    DATA_IN_N<4>
    J1
    44
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_23_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_23_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_23_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(4)
Line Values: 
    S
    DATA_IN_P<4>
    J1
    42
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_23__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_23__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_23__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(4)
Line Values: 
    S
    DATA_IN_N<3>
    J1
    36
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_24_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_24_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_24_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(3)
Line Values: 
    S
    DATA_IN_P<3>
    J1
    38
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_24__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_24__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_24__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(3)
Line Values: 
    S
    
    J1
    79
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_2_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_2_N
Line Values: 
    S
    
    J1
    81
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_2__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_2__P
Line Values: 
    S
    DATA_SELECT_P2V5
    J1
    70
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_3_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_3_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_3_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_SELECT_P2V5
Line Values: 
    S
    AUXIO_P1
    J1
    72
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_3__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_3__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_3__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P1
Line Values: 
    S
    AUXIO_N7
    J1
    93
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_4_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_4_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_4_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N7
Line Values: 
    S
    AUXIO_P7
    J1
    95
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_4__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_4__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_4__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P7
Line Values: 
    S
    
    J1
    75
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_5_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_5_N
Line Values: 
    S
    
    J1
    77
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_5__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_5__P
Line Values: 
    S
    AUXIO_N4
    J1
    85
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_6_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_6_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_6_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N4
Line Values: 
    S
    AUXIO_P4
    J1
    87
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_6__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_6__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_6__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P4
Line Values: 
    S
    
    J1
    59
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_7_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_7_N
Line Values: 
    S
    
    J1
    61
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_7__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_7__P
Line Values: 
    S
    UPSTREAM_DATA_N_<2>
    J1
    82
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_8_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_8_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_8_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(2)
Line Values: 
    S
    UPSTREAM_DATA_P<2>
    J1
    84
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_8__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_8__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_8__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(2)
Line Values: 
    S
    DATA_IN_N<6>
    J1
    55
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    B16_L_9_N
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_9_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_9_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(6)
Line Values: 
    S
    DATA_IN_P<6>
    J1
    57
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    \b16_l_9__p\
    
    
    
    
    
    
    
Creating Pin Inst: B16_L_9__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) B16_L_9__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(6)
Line Values: 
    S
    
    J1
    27
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    EN1
    
    
    
    
    
    
    
Creating Pin Inst: EN1
Line Values: 
    S
    
    J1
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    ETH_RD_N
    
    
    
    
    
    
    
Creating Pin Inst: ETH_RD_N
Line Values: 
    S
    
    J1
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    ETH_RD_P
    
    
    
    
    
    
    
Creating Pin Inst: ETH_RD_P
Line Values: 
    S
    
    J1
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    ETH_TD_N
    
    
    
    
    
    
    
Creating Pin Inst: ETH_TD_N
Line Values: 
    S
    
    J1
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    ETH_TD_P
    
    
    
    
    
    
    
Creating Pin Inst: ETH_TD_P
Line Values: 
    S
    GND
    J1
    102
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    F1
    
    
    
    
    
    
    
Creating Pin Inst: F1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) F1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    101
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    F2
    
    
    
    
    
    
    
Creating Pin Inst: F2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) F2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND0
    
    
    
    
    
    
    
Creating Pin Inst: GND0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND1
    
    
    
    
    
    
    
Creating Pin Inst: GND1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    64
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND10
    
    
    
    
    
    
    
Creating Pin Inst: GND10
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND10    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    73
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND11
    
    
    
    
    
    
    
Creating Pin Inst: GND11
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND11    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    74
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND12
    
    
    
    
    
    
    
Creating Pin Inst: GND12
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND12    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    83
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND13
    
    
    
    
    
    
    
Creating Pin Inst: GND13
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND13    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    89
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND14
    
    
    
    
    
    
    
Creating Pin Inst: GND14
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND14    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND2
    
    
    
    
    
    
    
Creating Pin Inst: GND2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    25
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND3
    
    
    
    
    
    
    
Creating Pin Inst: GND3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    30
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND4
    
    
    
    
    
    
    
Creating Pin Inst: GND4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    33
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND5
    
    
    
    
    
    
    
Creating Pin Inst: GND5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    43
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND6
    
    
    
    
    
    
    
Creating Pin Inst: GND6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    53
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND7
    
    
    
    
    
    
    
Creating Pin Inst: GND7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    54
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND8
    
    
    
    
    
    
    
Creating Pin Inst: GND8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J1
    63
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    GND9
    
    
    
    
    
    
    
Creating Pin Inst: GND9
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) GND9    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    N00771
    J1
    90
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    JTAGEN
    
    
    
    
    
    
    
Creating Pin Inst: JTAGEN
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) JTAGEN    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00771
Line Values: 
    S
    
    J1
    31
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    MODE
    
    
    
    
    
    
    
Creating Pin Inst: MODE
Line Values: 
    S
    
    J1
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    NOSSEQ
    
    
    
    
    
    
    
Creating Pin Inst: NOSSEQ
Line Values: 
    S
    FPGA_PG
    J1
    29
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    PGOOD
    
    
    
    
    
    
    
Creating Pin Inst: PGOOD
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) PGOOD    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):FPGA_PG
Line Values: 
    S
    
    J1
    80
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    VBAT_IN
    
    
    
    
    
    
    
Creating Pin Inst: VBAT_IN
Line Values: 
    S
    P1V8_OUT
    J1
    40
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    VCC1V8
    
    
    
    
    
    
    
Creating Pin Inst: VCC1V8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) VCC1V8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V8_OUT
Line Values: 
    S
    P3V3_OUT0
    J1
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    VCC3V3_0
    
    
    
    
    
    
    
Creating Pin Inst: VCC3V3_0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) VCC3V3_0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT0
Line Values: 
    S
    P2V5
    J1
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    VCCIO16_0
    
    
    
    
    
    
    
Creating Pin Inst: VCCIO16_0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) VCCIO16_0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    P2V5
    J1
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    VCCIO16_1
    
    
    
    
    
    
    
Creating Pin Inst: VCCIO16_1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) VCCIO16_1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I418_B
    J1
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    VIN1
    
    
    
    
    
    
    
Creating Pin Inst: VIN1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) VIN1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I418_B
    J1
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    VIN2
    
    
    
    
    
    
    
Creating Pin Inst: VIN2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) VIN2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I418_B
    J1
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    
    
    F20
    VIN3
    
    
    
    
    
    
    
Creating Pin Inst: VIN3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS) VIN3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B
Line Values: 
    S
    CLK_SEL1
    J8
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    B14_L_10_P
    
    
    
    
    
    
    
Using PhysPart: TE0712 CONNECTOR-JB2-LSHM-150-B
Creating feedback package: J8
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS)
Creating Pin Inst: B14_L_10_P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_10_P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL1
Line Values: 
    S
    CLK_SEL0
    J8
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_10__n\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_10__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_10__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL0
Line Values: 
    S
    SFP_LOS<2>
    J8
    27
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_11__n\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_11__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_11__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(2)
Line Values: 
    S
    SFP_TX_FAULT<2>
    J8
    25
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_11__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_11__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_11__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(2)
Line Values: 
    S
    CLK_LOL
    J8
    23
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_12__n\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_12__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_12__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_LOL
Line Values: 
    S
    CLK_INTR
    J8
    21
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_12__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_12__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_12__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_INTR
Line Values: 
    S
    SFP_SCL<0>
    J8
    28
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_13__n\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_13__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_13__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(0)
Line Values: 
    S
    SFP_SDA<0>
    J8
    26
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_13__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_13__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_13__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(0)
Line Values: 
    S
    SFP_TX_DISABLE<2>
    J8
    24
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_14__n\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_14__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_14__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(2)
Line Values: 
    S
    SFP_LOS<1>
    J8
    22
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_14__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_14__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_14__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(1)
Line Values: 
    S
    SFP_SCL<2>
    J8
    38
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_15__n\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_15__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_15__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(2)
Line Values: 
    S
    SFP_SDA<2>
    J8
    36
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_15__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_15__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_15__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(2)
Line Values: 
    S
    SFP_SCL<1>
    J8
    34
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_16__n\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_16__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_16__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(1)
Line Values: 
    S
    SFP_SDA<1>
    J8
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_16__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_16__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_16__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(1)
Line Values: 
    S
    SFP_LOS<0>
    J8
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_17__n\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_17__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_17__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(0)
Line Values: 
    S
    SFP_TX_DISABLE<1>
    J8
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_17__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_17__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_17__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(1)
Line Values: 
    S
    SFP_TX_DISABLE<0>
    J8
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_8__n\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_8__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_8__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(0)
Line Values: 
    S
    SFP_TX_FAULT<0>
    J8
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b14_l_8__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_8__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B14_L_8__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(0)
Line Values: 
    S
    
    J8
    90
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    B15_IO0
    
    
    
    
    
    
    
Creating Pin Inst: B15_IO0
Line Values: 
    S
    
    J8
    99
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    B15_IO25
    
    
    
    
    
    
    
Creating Pin Inst: B15_IO25
Line Values: 
    S
    DATA_OUT_N<6>
    J8
    61
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_10__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_10__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_10__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(6)
Line Values: 
    S
    DATA_OUT_P<6>
    J8
    63
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_10__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_10__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_10__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(6)
Line Values: 
    S
    DATA_OUT_N<4>
    J8
    54
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_11__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_11__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_11__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(4)
Line Values: 
    S
    DATA_OUT_P<4>
    J8
    52
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_11__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_11__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_11__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(4)
Line Values: 
    S
    CLK_N<1>
    J8
    57
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_12__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_12__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_12__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(1)
Line Values: 
    S
    CLK_P<1>
    J8
    55
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_12__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_12__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_12__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(1)
Line Values: 
    S
    
    J8
    47
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_13__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_13__N
Line Values: 
    S
    
    J8
    45
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_13__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_13__P
Line Values: 
    S
    DATA_FROM_UPSTREAM_N<1>
    J8
    53
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_14__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_14__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_14__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(1)
Line Values: 
    S
    DATA_FROM_UPSTREAM_P<1>
    J8
    51
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_14__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_14__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_14__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(1)
Line Values: 
    S
    DATA_OUT_N<9>
    J8
    77
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_15__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_15__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_15__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(9)
Line Values: 
    S
    DATA_OUT_P<9>
    J8
    75
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_15__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_15__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_15__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(9)
Line Values: 
    S
    
    J8
    68
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_16__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_16__N
Line Values: 
    S
    
    J8
    66
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_16__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_16__P
Line Values: 
    S
    DATA_OUT_N<7>
    J8
    62
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_17__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_17__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_17__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(7)
Line Values: 
    S
    DATA_OUT_P<7>
    J8
    64
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_17__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_17__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_17__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(7)
Line Values: 
    S
    
    J8
    67
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_18__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_18__N
Line Values: 
    S
    
    J8
    65
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_18__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_18__P
Line Values: 
    S
    DATA_OUT_N<3>
    J8
    48
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_19__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_19__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_19__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(3)
Line Values: 
    S
    DATA_OUT_P<3>
    J8
    46
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_19__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_19__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_19__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(3)
Line Values: 
    S
    DATA_IN_N<11>
    J8
    74
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_1__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_1__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_1__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(11)
Line Values: 
    S
    DATA_IN_P<11>
    J8
    72
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_1__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_1__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_1__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(11)
Line Values: 
    S
    DATA_OUT_N<8>
    J8
    73
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_20__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_20__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_20__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(8)
Line Values: 
    S
    DATA_OUT_P<8>
    J8
    71
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_20__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_20__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_20__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(8)
Line Values: 
    S
    DATA_OUT_N<10>
    J8
    87
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_21__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_21__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_21__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(10)
Line Values: 
    S
    DATA_OUT_P<10>
    J8
    85
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_21__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_21__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_21__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(10)
Line Values: 
    S
    DATA_OUT_N<11>
    J8
    97
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_22__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_22__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_22__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(11)
Line Values: 
    S
    DATA_OUT_P<11>
    J8
    95
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_22__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_22__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_22__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(11)
Line Values: 
    S
    
    J8
    44
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_23__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_23__N
Line Values: 
    S
    
    J8
    42
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_23__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_23__P
Line Values: 
    S
    
    J8
    91
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_24__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_24__N
Line Values: 
    S
    
    J8
    93
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_24__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_24__P
Line Values: 
    S
    UPSTREAM_DATA_N_<1>
    J8
    76
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_2__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_2__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_2__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(1)
Line Values: 
    S
    UPSTREAM_DATA_P<1>
    J8
    78
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_2__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_2__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_2__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(1)
Line Values: 
    S
    
    J8
    58
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_3__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_3__N
Line Values: 
    S
    
    J8
    56
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_3__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_3__P
Line Values: 
    S
    AUXIO_N3
    J8
    84
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_4__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_4__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_4__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N3
Line Values: 
    S
    AUXIO_P3
    J8
    82
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_4__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_4__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_4__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P3
Line Values: 
    S
    
    J8
    86
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_5__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_5__N
Line Values: 
    S
    
    J8
    88
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_5__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_5__P
Line Values: 
    S
    
    J8
    81
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_6__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_6__N
Line Values: 
    S
    
    J8
    83
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_6__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_6__P
Line Values: 
    S
    DATA_OUT_N<2>
    J8
    41
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_7__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_7__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_7__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(2)
Line Values: 
    S
    DATA_OUT_P<2>
    J8
    43
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_7__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_7__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_7__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(2)
Line Values: 
    S
    DATA_OUT_N<1>
    J8
    35
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_8__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_8__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_8__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(1)
Line Values: 
    S
    DATA_OUT_P<1>
    J8
    37
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_8__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_8__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_8__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(1)
Line Values: 
    S
    DATA_OUT_N<0>
    J8
    31
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_9__n\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_9__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_9__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(0)
Line Values: 
    S
    DATA_OUT_P<0>
    J8
    33
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    \b15_l_9__p\
    
    
    
    
    
    
    
Creating Pin Inst: B15_L_9__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) B15_L_9__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(0)
Line Values: 
    S
    GND
    J8
    102
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    F1
    
    
    
    
    
    
    
Creating Pin Inst: F1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) F1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    101
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    F2
    
    
    
    
    
    
    
Creating Pin Inst: F2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) F2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    GND0
    
    
    
    
    
    
    
Creating Pin Inst: GND0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) GND0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    29
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    GND1
    
    
    
    
    
    
    
Creating Pin Inst: GND1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) GND1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    79
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    GND10
    
    
    
    
    
    
    
Creating Pin Inst: GND10
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) GND10    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    80
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    GND11
    
    
    
    
    
    
    
Creating Pin Inst: GND11
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) GND11    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    89
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    GND12
    
    
    
    
    
    
    
Creating Pin Inst: GND12
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) GND12    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    39
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    GND2
    
    
    
    
    
    
    
Creating Pin Inst: GND2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) GND2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    40
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    GND3
    
    
    
    
    
    
    
Creating Pin Inst: GND3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) GND3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    49
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    GND4
    
    
    
    
    
    
    
Creating Pin Inst: GND4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) GND4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    50
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    GND5
    
    
    
    
    
    
    
Creating Pin Inst: GND5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) GND5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    59
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    GND6
    
    
    
    
    
    
    
Creating Pin Inst: GND6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) GND6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    60
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    GND7
    
    
    
    
    
    
    
Creating Pin Inst: GND7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) GND7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    69
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    GND8
    
    
    
    
    
    
    
Creating Pin Inst: GND8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) GND8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J8
    70
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    GND9
    
    
    
    
    
    
    
Creating Pin Inst: GND9
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) GND9    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    
    J8
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    NC0
    
    
    
    
    
    
    
Creating Pin Inst: NC0
Line Values: 
    S
    
    J8
    30
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    NC1
    
    
    
    
    
    
    
Creating Pin Inst: NC1
Line Values: 
    S
    N00775
    J8
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    RESIN
    
    
    
    
    
    
    
Creating Pin Inst: RESIN
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) RESIN    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00775
Line Values: 
    S
    FPGA_TCK
    J8
    100
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    TCK
    
    
    
    
    
    
    
Creating Pin Inst: TCK
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) TCK    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TCK
Line Values: 
    S
    FPGA_TDI
    J8
    96
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    TDI
    
    
    
    
    
    
    
Creating Pin Inst: TDI
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) TDI    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDI
Line Values: 
    S
    FPGA_TDO
    J8
    98
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    TDO
    
    
    
    
    
    
    
Creating Pin Inst: TDO
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) TDO    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDO
Line Values: 
    S
    FPGA_TMS
    J8
    94
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    TMS
    
    
    
    
    
    
    
Creating Pin Inst: TMS
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) TMS    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TMS
Line Values: 
    S
    P1V5_OUT
    J8
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    VCC1V5
    
    
    
    
    
    
    
Creating Pin Inst: VCC1V5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) VCC1V5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V5_OUT
Line Values: 
    S
    P3V3_OUT1
    J8
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    VCC3V3_1
    
    
    
    
    
    
    
Creating Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT1    PhysName: P3V3_OUT1
Creating Pin Inst: VCC3V3_1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) VCC3V3_1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT1
Line Values: 
    S
    P3V3_OUT1
    J8
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    VCC3V3_2
    
    
    
    
    
    
    
Creating Pin Inst: VCC3V3_2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) VCC3V3_2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT1
Line Values: 
    S
    VREF_JTAG
    J8
    92
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    VCC3V3_3
    
    
    
    
    
    
    
Creating Pin Inst: VCC3V3_3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) VCC3V3_3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VREF_JTAG
Line Values: 
    S
    P2V5
    J8
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    VCCIO13_0
    
    
    
    
    
    
    
Creating Pin Inst: VCCIO13_0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) VCCIO13_0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    P2V5
    J8
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    VCCIO13_1
    
    
    
    
    
    
    
Creating Pin Inst: VCCIO13_1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) VCCIO13_1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    P2V5
    J8
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    VCCIO15_0
    
    
    
    
    
    
    
Creating Pin Inst: VCCIO15_0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) VCCIO15_0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    P2V5
    J8
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    VCCIO15_1
    
    
    
    
    
    
    
Creating Pin Inst: VCCIO15_1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) VCCIO15_1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
Line Values: 
    S
    VCC3V3
    J8
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    VIN4
    
    
    
    
    
    
    
Creating Pin Inst: VIN4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) VIN4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    VCC3V3
    J8
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    VIN5
    
    
    
    
    
    
    
Creating Pin Inst: VIN5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) VIN5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    VCC3V3
    J8
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    VIN6
    
    
    
    
    
    
    
Creating Pin Inst: VIN6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) VIN6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    VCC3V3
    J8
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    
    
    F19
    VIN7
    
    
    
    
    
    
    
Creating Pin Inst: VIN7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS) VIN7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    
    J5
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    \13_l_14_n\
    
    
    
    
    
    
    
Using PhysPart: TE0712 CONNECTOR-JB3-LSHM-130-B
Creating feedback package: J5
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS)
Creating Pin Inst: 13_L_14_N
Line Values: 
    S
    
    J5
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    \13_l_14_p\
    
    
    
    
    
    
    
Creating Pin Inst: 13_L_14_P
Line Values: 
    S
    
    J5
    40
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    B13_L_10_N
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_10_N
Line Values: 
    S
    
    J5
    38
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    \b13_l_10__p\
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_10__P
Line Values: 
    S
    AUXIO_N2
    J5
    59
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    B13_L_12_N
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_12_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) B13_L_12_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N2
Line Values: 
    S
    AUXIO_P2
    J5
    57
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    B13_L_12_P
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_12_P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) B13_L_12_P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P2
Line Values: 
    S
    DATA_FROM_UPSTREAM_N<0>
    J5
    60
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    \b13_l_13__n\
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_13__N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) B13_L_13__N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(0)
Line Values: 
    S
    DATA_FROM_UPSTREAM_P<0>
    J5
    58
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    \b13_l_13__p\
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_13__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) B13_L_13__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(0)
Line Values: 
    S
    
    J5
    44
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    B13_L_15_N
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_15_N
Line Values: 
    S
    
    J5
    42
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    \b13_l_15__p\
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_15__P
Line Values: 
    S
    
    J5
    39
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    B13_L_16_N
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_16_N
Line Values: 
    S
    
    J5
    37
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    B13_L_16_P
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_16_P
Line Values: 
    S
    
    J5
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    \b13_l_17__n\
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_17__N
Line Values: 
    S
    
    J5
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    \b13_l_17__p\
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_17__P
Line Values: 
    S
    
    J5
    43
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    B13_L_1_N
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_1_N
Line Values: 
    S
    
    J5
    41
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    B13_L_1_P
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_1_P
Line Values: 
    S
    
    J5
    51
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    B13_L_2_N
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_2_N
Line Values: 
    S
    
    J5
    53
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    B13_L_2_P
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_2_P
Line Values: 
    S
    
    J5
    49
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    B13_L_4_N
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_4_N
Line Values: 
    S
    
    J5
    47
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    B13_L_4_P
    
    
    
    
    
    
    
Creating Pin Inst: B13_L_4_P
Line Values: 
    S
    
    J5
    54
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    B14_L_20_N
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_20_N
Line Values: 
    S
    UART_RX_TO_FPGA_3V3
    J5
    52
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    \b14_l_20__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_20__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) B14_L_20__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_RX_TO_FPGA_3V3
Line Values: 
    S
    
    J5
    50
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    \b14_l_5__n\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_5__N
Line Values: 
    S
    UART_TX_FROM_FPGA_3V3
    J5
    48
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    \b14_l_5__p\
    
    
    
    
    
    
    
Creating Pin Inst: B14_L_5__P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) B14_L_5__P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_TX_FROM_FPGA_3V3
Line Values: 
    S
    
    J5
    31
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    CLKIN2_N
    
    
    
    
    
    
    
Creating Pin Inst: CLKIN2_N
Line Values: 
    S
    
    J5
    33
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    CLKIN2_P
    
    
    
    
    
    
    
Creating Pin Inst: CLKIN2_P
Line Values: 
    S
    GND
    J5
    61
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    F1
    
    
    
    
    
    
    
Creating Pin Inst: F1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) F1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    62
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    F2
    
    
    
    
    
    
    
Creating Pin Inst: F2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) F2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND0
    
    
    
    
    
    
    
Creating Pin Inst: GND0
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND0    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND1
    
    
    
    
    
    
    
Creating Pin Inst: GND1
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND1    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    36
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND10
    
    
    
    
    
    
    
Creating Pin Inst: GND10
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND10    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    35
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND11
    
    
    
    
    
    
    
Creating Pin Inst: GND11
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND11    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    46
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND12
    
    
    
    
    
    
    
Creating Pin Inst: GND12
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND12    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    45
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND13
    
    
    
    
    
    
    
Creating Pin Inst: GND13
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND13    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND2
    
    
    
    
    
    
    
Creating Pin Inst: GND2
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND2    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    11
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND3
    
    
    
    
    
    
    
Creating Pin Inst: GND3
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND3    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    18
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND4
    
    
    
    
    
    
    
Creating Pin Inst: GND4
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND4    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    17
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND5
    
    
    
    
    
    
    
Creating Pin Inst: GND5
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND5    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    24
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND6
    
    
    
    
    
    
    
Creating Pin Inst: GND6
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND6    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    23
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND7
    
    
    
    
    
    
    
Creating Pin Inst: GND7
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND7    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    30
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND8
    
    
    
    
    
    
    
Creating Pin Inst: GND8
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND8    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    J5
    29
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    GND9
    
    
    
    
    
    
    
Creating Pin Inst: GND9
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) GND9    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    
    J5
    32
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_CLK1_N
    
    
    
    
    
    
    
Creating Pin Inst: MGT_CLK1_N
Line Values: 
    S
    
    J5
    34
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_CLK1_P
    
    
    
    
    
    
    
Creating Pin Inst: MGT_CLK1_P
Line Values: 
    S
    AUX_GBE_RX_N
    J5
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_RX0_N
    
    
    
    
    
    
    
Creating Pin Inst: MGT_RX0_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) MGT_RX0_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_N
Line Values: 
    S
    AUX_GBE_RX_P
    J5
    9
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_RX0_P
    
    
    
    
    
    
    
Creating Pin Inst: MGT_RX0_P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) MGT_RX0_P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_P
Line Values: 
    S
    GBE_RX_N
    J5
    13
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_RX1_N
    
    
    
    
    
    
    
Creating Pin Inst: MGT_RX1_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) MGT_RX1_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_N
Line Values: 
    S
    GBE_RX_P
    J5
    15
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_RX1_P
    
    
    
    
    
    
    
Creating Pin Inst: MGT_RX1_P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) MGT_RX1_P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_P
Line Values: 
    S
    
    J5
    19
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_RX2_N
    
    
    
    
    
    
    
Creating Pin Inst: MGT_RX2_N
Line Values: 
    S
    
    J5
    21
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_RX2_P
    
    
    
    
    
    
    
Creating Pin Inst: MGT_RX2_P
Line Values: 
    S
    
    J5
    25
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_RX3_N
    
    
    
    
    
    
    
Creating Pin Inst: MGT_RX3_N
Line Values: 
    S
    
    J5
    27
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_RX3_P
    
    
    
    
    
    
    
Creating Pin Inst: MGT_RX3_P
Line Values: 
    S
    AUX_GBE_TX_N
    J5
    8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_TX0_N
    
    
    
    
    
    
    
Creating Pin Inst: MGT_TX0_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) MGT_TX0_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_N
Line Values: 
    S
    AUX_GBE_TX_P
    J5
    10
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_TX0_P
    
    
    
    
    
    
    
Creating Pin Inst: MGT_TX0_P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) MGT_TX0_P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_P
Line Values: 
    S
    GBE_TX_N
    J5
    14
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_TX1_N
    
    
    
    
    
    
    
Creating Pin Inst: MGT_TX1_N
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) MGT_TX1_N    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_N
Line Values: 
    S
    GBE_TX_P
    J5
    16
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_TX1_P
    
    
    
    
    
    
    
Creating Pin Inst: MGT_TX1_P
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS) MGT_TX1_P    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_P
Line Values: 
    S
    
    J5
    20
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_TX2_N
    
    
    
    
    
    
    
Creating Pin Inst: MGT_TX2_N
Line Values: 
    S
    
    J5
    22
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_TX2_P
    
    
    
    
    
    
    
Creating Pin Inst: MGT_TX2_P
Line Values: 
    S
    
    J5
    26
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_TX3_N
    
    
    
    
    
    
    
Creating Pin Inst: MGT_TX3_N
Line Values: 
    S
    
    J5
    28
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    MGT_TX3_P
    
    
    
    
    
    
    
Creating Pin Inst: MGT_TX3_P
Line Values: 
    S
    
    J5
    56
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    NC1
    
    
    
    
    
    
    
Creating Pin Inst: NC1
Line Values: 
    S
    
    J5
    55
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    
    
    F18
    NC2
    
    
    
    
    
    
    
Creating Pin Inst: NC2
Line Values: 
    S
    VCC3V3
    TP7
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i176@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    
    
    F15
    TP
    
    
    
    
    
    
    
Using PhysPart: TESTPOINT-EMA-00001481V22,TESTB
Creating feedback package: TP7
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I176@TESTPOINT.TESTPOINT(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I176@TESTPOINT.TESTPOINT(CHIPS)
Creating Pin Inst: TP
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I176@TESTPOINT.TESTPOINT(CHIPS) TP    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
Line Values: 
    S
    GND
    TP11
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i178@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    
    
    F13
    TP
    
    
    
    
    
    
    
Creating feedback package: TP11
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I178@TESTPOINT.TESTPOINT(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I178@TESTPOINT.TESTPOINT(CHIPS)
Creating Pin Inst: TP
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I178@TESTPOINT.TESTPOINT(CHIPS) TP    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    TP13
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i177@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    
    
    F12
    TP
    
    
    
    
    
    
    
Creating feedback package: TP13
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I177@TESTPOINT.TESTPOINT(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I177@TESTPOINT.TESTPOINT(CHIPS)
Creating Pin Inst: TP
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I177@TESTPOINT.TESTPOINT(CHIPS) TP    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    VCC2V5_PRE_RSHUNT
    TP4
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_130p@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    
    
    F17
    TP
    
    
    
    
    
    
    
Creating feedback package: TP4
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_130P@TESTPOINT.TESTPOINT(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_130P@TESTPOINT.TESTPOINT(CHIPS)
Creating Pin Inst: TP
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_130P@TESTPOINT.TESTPOINT(CHIPS) TP    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
Line Values: 
    S
    VCC3V3_PRE_RSHUNT
    TP5
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_130p@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    
    
    F16
    TP
    
    
    
    
    
    
    
Creating feedback package: TP5
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_130P@TESTPOINT.TESTPOINT(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_130P@TESTPOINT.TESTPOINT(CHIPS)
Creating Pin Inst: TP
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_130P@TESTPOINT.TESTPOINT(CHIPS) TP    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
Line Values: 
    S
    VP1V8
    TP9
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_174p@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    
    
    F14
    TP
    
    
    
    
    
    
    
Creating feedback package: TP9
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_174P@TESTPOINT.TESTPOINT(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_174P@TESTPOINT.TESTPOINT(CHIPS)
Creating Pin Inst: TP
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_174P@TESTPOINT.TESTPOINT(CHIPS) TP    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
Line Values: 
    S
    GND
    TP14
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_140p@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    
    
    F11
    TP
    
    
    
    
    
    
    
Creating feedback package: TP14
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_140P@TESTPOINT.TESTPOINT(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_140P@TESTPOINT.TESTPOINT(CHIPS)
Creating Pin Inst: TP
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_140P@TESTPOINT.TESTPOINT(CHIPS) TP    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    
    U16
    2
    
    TPS74618P-TPS74618PQWDRVRQ1,TPB
    
    
    
    
    
    
    
    
    
    
    
Using PhysPart: TPS74618P-TPS74618PQWDRVRQ1,TPB
Creating feedback package: U16
Line Values: 
    S
    1V8_POST_RSHUNT
    U16
    4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_159p@ocad_parts_lib.tps74618p(chips)
    TPS74618P-TPS74618PQWDRVRQ1,TPB
    
    
    F9
    EN
    
    
    
    
    
    
    
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_159P@OCAD_PARTS_LIB.TPS74618P(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_159P@OCAD_PARTS_LIB.TPS74618P(CHIPS)
Creating Pin Inst: EN
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_159P@OCAD_PARTS_LIB.TPS74618P(CHIPS) EN    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):1V8_POST_RSHUNT
Line Values: 
    S
    GND
    U16
    7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_159p@ocad_parts_lib.tps74618p(chips)
    TPS74618P-TPS74618PQWDRVRQ1,TPB
    
    
    F9
    EPAD
    
    
    
    
    
    
    
Creating Pin Inst: EPAD
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_159P@OCAD_PARTS_LIB.TPS74618P(CHIPS) EPAD    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    GND
    U16
    3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_159p@ocad_parts_lib.tps74618p(chips)
    TPS74618P-TPS74618PQWDRVRQ1,TPB
    
    
    F9
    GND
    
    
    
    
    
    
    
Creating Pin Inst: GND
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_159P@OCAD_PARTS_LIB.TPS74618P(CHIPS) GND    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    1V8_POST_RSHUNT
    U16
    6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_159p@ocad_parts_lib.tps74618p(chips)
    TPS74618P-TPS74618PQWDRVRQ1,TPB
    
    
    F9
    \in\
    
    
    
    
    
    
    
Creating Pin Inst: IN
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_159P@OCAD_PARTS_LIB.TPS74618P(CHIPS) IN    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):1V8_POST_RSHUNT
Line Values: 
    S
    VP1V8
    U16
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_159p@ocad_parts_lib.tps74618p(chips)
    TPS74618P-TPS74618PQWDRVRQ1,TPB
    
    
    F9
    \out\
    
    
    
    
    
    
    
Creating Pin Inst: OUT
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_159P@OCAD_PARTS_LIB.TPS74618P(CHIPS) OUT    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
Line Values: 
    S
    LDO_1V8_PG
    U16
    5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_159p@ocad_parts_lib.tps74618p(chips)
    TPS74618P-TPS74618PQWDRVRQ1,TPB
    
    
    F9
    PG
    
    
    
    
    
    
    
Creating Pin Inst: PG
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_159P@OCAD_PARTS_LIB.TPS74618P(CHIPS) PG    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):LDO_1V8_PG
Line Values: 
    S
    TDI
    D8
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_301p@ocad_parts_lib.tvs_2x(chips)
    TVS_2X-PGB1010603NR,TVS_2X-D06A
    
    
    F3
    A
    
    
    
    1
    
    
    
Using PhysPart: TVS_2X-PGB1010603NR,TVS_2X-D06A
Creating feedback package: D8
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_301P@OCAD_PARTS_LIB.TVS_2X(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_301P@OCAD_PARTS_LIB.TVS_2X(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_301P@OCAD_PARTS_LIB.TVS_2X(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDI
Line Values: 
    S
    GND
    D8
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_301p@ocad_parts_lib.tvs_2x(chips)
    TVS_2X-PGB1010603NR,TVS_2X-D06A
    
    
    F3
    K
    
    
    
    1
    
    
    
Creating Pin Inst: K
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_301P@OCAD_PARTS_LIB.TVS_2X(CHIPS) K    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    TDO
    D9
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_314p@ocad_parts_lib.tvs_2x(chips)
    TVS_2X-PGB1010603NR,TVS_2X-D06A
    
    
    F2
    A
    
    
    
    1
    
    
    
Creating feedback package: D9
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_314P@OCAD_PARTS_LIB.TVS_2X(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_314P@OCAD_PARTS_LIB.TVS_2X(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_314P@OCAD_PARTS_LIB.TVS_2X(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDO
Line Values: 
    S
    GND
    D9
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_314p@ocad_parts_lib.tvs_2x(chips)
    TVS_2X-PGB1010603NR,TVS_2X-D06A
    
    
    F2
    K
    
    
    
    1
    
    
    
Creating Pin Inst: K
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_314P@OCAD_PARTS_LIB.TVS_2X(CHIPS) K    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    TCK
    D10
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_326p@ocad_parts_lib.tvs_2x(chips)
    TVS_2X-PGB1010603NR,TVS_2X-D06A
    
    
    F1
    A
    
    
    
    1
    
    
    
Creating feedback package: D10
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_326P@OCAD_PARTS_LIB.TVS_2X(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_326P@OCAD_PARTS_LIB.TVS_2X(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_326P@OCAD_PARTS_LIB.TVS_2X(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TCK
Line Values: 
    S
    GND
    D10
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_326p@ocad_parts_lib.tvs_2x(chips)
    TVS_2X-PGB1010603NR,TVS_2X-D06A
    
    
    F1
    K
    
    
    
    1
    
    
    
Creating Pin Inst: K
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_326P@OCAD_PARTS_LIB.TVS_2X(CHIPS) K    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Line Values: 
    S
    TMS
    D11
    2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_338p@ocad_parts_lib.tvs_2x(chips)
    TVS_2X-PGB1010603NR,TVS_2X-D06A
    
    
    F0
    A
    
    
    
    1
    
    
    
Creating feedback package: D11
Creating Inst: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_338P@OCAD_PARTS_LIB.TVS_2X(CHIPS)    Fdbk Name: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_338P@OCAD_PARTS_LIB.TVS_2X(CHIPS)
Creating Pin Inst: A
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_338P@OCAD_PARTS_LIB.TVS_2X(CHIPS) A    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TMS
Line Values: 
    S
    GND
    D11
    1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_338p@ocad_parts_lib.tvs_2x(chips)
    TVS_2X-PGB1010603NR,TVS_2X-D06A
    
    
    F0
    K
    
    
    
    1
    
    
    
Creating Pin Inst: K
Creating Node: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_338P@OCAD_PARTS_LIB.TVS_2X(CHIPS) K    Net: @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
FUNC Header Properties: 
    A
    FUNC_LOGICAL_PATH
    COMP_DEVICE_TYPE
    REFDES
    
    
    
    
    
    
    
    GROUP
    ROOM
    TERM_IDENT
    CDS_FSP_INSTANCE_ID
    CDS_FSP_IS_FPGA
    CDS_FSP_UID
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i145@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-5.6K,1%
    R60
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-5.6K,1%
    RSMD0603_1/10W
    1
    
    F47
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i195@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-75K,1%
    R6
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-75K,1%
    RSMD0603_1/10W
    1
    
    F46
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i252@bris_cds_discrete.wurth_smsw(chips)
    155060RS73200
    DS1
    ./archive_libs/cds_discrete/wurth_smsw/chips/chips.prt
    WURTH_SMSW
    155060RS73200
    WURTH_SMSW_SMD
    
    
    F462
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i251@bris_cds_discrete.wurth_smsw(chips)
    155124BS73200
    DS2
    ./archive_libs/cds_discrete/wurth_smsw/chips/chips.prt
    WURTH_SMSW
    155124BS73200
    WURTH_SMSW_SMD
    
    
    F461
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i249@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-20,1%
    R4
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-20,1%
    RSMD0603_1/10W
    1
    
    F48
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i250@cnpassive.rsmd0603(chips)
    RSMD0603_1/16W-270,1%
    R7
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/16W-270,1%
    RSMD0603_1/16W
    1
    
    F43
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i162@cnlinear.ltc2991(chips)
    LTC2991CMS#PBF-VCC=MP3V3
    IC6
    ./archive_libs/cnlinear/ltc2991/chips/chips.prt
    LTC2991
    LTC2991CMS#PBF
    LTC2991_MSOP
    
    
    F231
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(1)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    IC8
    ./archive_libs/cninterface/854s01i/chips/chips.prt
    854S01I
    854S01AKILF
    854S01I_QFN
    2
    2
    F458
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i802(0)@cninterface.\854s01i\(chips)
    854S01AKILF-VDD=VCC3V3
    IC8
    ./archive_libs/cninterface/854s01i/chips/chips.prt
    854S01I
    854S01AKILF
    854S01I_QFN
    2
    2
    F457
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i240@oxflib.ss16fp(chips)
    SS16FP
    D12
    ./archive_libs/oxflib/ss16fp/chips/chips.prt
    
    
    
    
    
    F32
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i241@discrete.r(chips)
    R-DNF,R-DNF,R
    R81
    ./discrete/r/chips/chips.prt
    R
    R-DNF,R
    R
    
    
    F201
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i239@discrete.r(chips)
    R-DNF,R-DNF,R
    R103
    ./discrete/r/chips/chips.prt
    R
    R-DNF,R
    R
    
    
    F200
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i238@oxflib.\shf-105-01-l-d-sm\(chips)
    SHF-105-01-L-D-SM
    J13
    ./archive_libs/oxflib/shf#2d105#2d01#2dl#2dd#2dsm/chips/chips.prt
    
    
    
    
    
    F36
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_i52@oxflib.\sf-0603fp015f-2\(chips)
    SF-0603FP015F-2
    F2
    ./archive_libs/oxflib/sf#2d0603fp015f#2d2/chips/chips.prt
    
    
    
    
    
    F41
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i148@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-1,1%
    R69
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-1,1%
    RSMD0603_1/10W
    1
    
    F51
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i148@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-1,1%
    R84
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-1,1%
    RSMD0603_1/10W
    1
    
    F50
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_i51@oxflib.\sf-0603s300-2\(chips)
    SF-0603S300-2
    F1
    ./archive_libs/oxflib/sf#2d0603s300#2d2/chips/chips.prt
    
    
    
    
    
    F40
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i203@oxflib.kkcon3(chips)
    KKCON3_STR-MOLEX
    SK1
    ./archive_libs/oxflib/kkcon3/chips/chips.prt
    KKCON3
    KKCON3_STR-MOLEX
    KKCON3
    1
    
    F239
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i236@oxflib.header2x1(chips)
    HEADER2X1_STR-HARWIN
    PL1
    ./archive_libs/oxflib/header2x1/chips/chips.prt
    HEADER2X1
    HEADER2X1_STR-HARWIN
    HEADER2X1_STR
    1
    
    F252
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i803@cninterface.\74avc1t45\(chips)
    SN74AVC1T45DCK
    IC7
    ./archive_libs/cninterface/74avc1t45/chips/chips.prt
    74AVC1T45
    SN74AVC1T45DCK
    74AVC1T45_SC70
    
    
    F33
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i235@ocad_parts_lib.atmga128(chips)
    ATMGA128_TQFP-ATMEGA128A-AU,ATB
    U4
    ./ocad_parts_lib/atmga128/chips/chips.prt
    ATMGA128
    ATMGA128-ATMEGA128A-AU,ATMGA128
    ATMGA128_TQFP
    
    
    F440
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_i406@cnpassive.rsmd0805(chips)
    RSMD0805_125MW-0.27,1%
    R87
    ./archive_libs/cnpassive/rsmd0805/chips/chips.prt
    RSMD0805
    RSMD0805_125MW-0.27,1%
    RSMD0805_125MW
    1
    
    F42
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i198@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    C17
    ./archive_libs/cds_discrete/tantpoly/chips/chips.prt
    TANTPOLY
    TANTPOLY_SMD-220UF,6.3V
    TANTPOLY_SMD
    1
    
    F28
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i199@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    C44
    ./archive_libs/cds_discrete/tantpoly/chips/chips.prt
    TANTPOLY
    TANTPOLY_SMD-220UF,6.3V
    TANTPOLY_SMD
    1
    
    F27
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i193@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    C67
    ./archive_libs/cds_discrete/tantpoly/chips/chips.prt
    TANTPOLY
    TANTPOLY_SMD-220UF,6.3V
    TANTPOLY_SMD
    1
    
    F24
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i192@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    C70
    ./archive_libs/cds_discrete/tantpoly/chips/chips.prt
    TANTPOLY
    TANTPOLY_SMD-220UF,6.3V
    TANTPOLY_SMD
    1
    
    F23
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i190@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    C73
    ./archive_libs/cds_discrete/tantpoly/chips/chips.prt
    TANTPOLY
    TANTPOLY_SMD-220UF,6.3V
    TANTPOLY_SMD
    1
    
    F22
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i189@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    C74
    ./archive_libs/cds_discrete/tantpoly/chips/chips.prt
    TANTPOLY
    TANTPOLY_SMD-220UF,6.3V
    TANTPOLY_SMD
    1
    
    F21
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i201@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    C61
    ./archive_libs/cds_discrete/tantpoly/chips/chips.prt
    TANTPOLY
    TANTPOLY_SMD-220UF,6.3V
    TANTPOLY_SMD
    1
    
    F26
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i197@bris_cds_discrete.tantpoly(chips)
    TANTPOLY_SMD-220UF,6.3V
    C63
    ./archive_libs/cds_discrete/tantpoly/chips/chips.prt
    TANTPOLY
    TANTPOLY_SMD-220UF,6.3V
    TANTPOLY_SMD
    1
    
    F25
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i200@cnpassive.res_sr(chips)
    RES_SR_LVK12-0.05,1%
    R62
    ./archive_libs/cnpassive/res_sr/chips/chips.prt
    RES_SR
    RES_SR_LVK12-0.05,1%
    RES_SR
    1
    
    F106
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i188@cnpassive.res_sr(chips)
    RES_SR_LVK12-0.05,1%
    R90
    ./archive_libs/cnpassive/res_sr/chips/chips.prt
    RES_SR
    RES_SR_LVK12-0.05,1%
    RES_SR
    1
    
    F105
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i196@cnpassive.elcaptan(chips)
    ELCAPTAN_SMD-220UF,25V
    C25
    ./archive_libs/cnpassive/elcaptan/chips/chips.prt
    ELCAPTAN
    ELCAPTAN_SMD-220UF,25V
    ELCAPTAN_SMD
    1
    
    F260
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i194@cnpassive.elcaptan(chips)
    ELCAPTAN_SMD-220UF,25V
    C51
    ./archive_libs/cnpassive/elcaptan/chips/chips.prt
    ELCAPTAN
    ELCAPTAN_SMD-220UF,25V
    ELCAPTAN_SMD
    1
    
    F259
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i185@cnpassive.elcaptan(chips)
    ELCAPTAN_SMD-220UF,25V
    C52
    ./archive_libs/cnpassive/elcaptan/chips/chips.prt
    ELCAPTAN
    ELCAPTAN_SMD-220UF,25V
    ELCAPTAN_SMD
    1
    
    F258
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i184@cnpassive.elcaptan(chips)
    ELCAPTAN_SMD-220UF,25V
    C58
    ./archive_libs/cnpassive/elcaptan/chips/chips.prt
    ELCAPTAN
    ELCAPTAN_SMD-220UF,25V
    ELCAPTAN_SMD
    1
    
    F257
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i183@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-6.2K,1%
    R88
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-6.2K,1%
    RSMD0402_1/16W
    1
    
    F58
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i418@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    C23
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1UF,16V
    CAPCERSMDCL2_0603
    1
    
    F344
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i417@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-1UF,16V
    C41
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-1UF,16V
    CAPCERSMDCL2_0603
    1
    
    F343
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i416@cndiscrete.ferrite(chips)
    FERRITE_SMD-MPZ1608S101A,TDK
    L12
    ./archive_libs/cndiscrete/ferrite/chips/chips.prt
    FERRITE
    FERRITE_SMD-MPZ1608S101A,TDK
    FERRITE_SMD
    1
    
    F255
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    PWR1
    ./archive_libs/cnlinear/pth08t210w/chips/chips.prt
    PTH08T210W
    PTH08T210WAD
    PTH08T210W_ECP
    
    
    F212
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i137@cnlinear.pth08t210w(chips)
    PTH08T210WAD
    POWER1
    ./archive_libs/cnlinear/pth08t210w/chips/chips.prt
    PTH08T210W
    PTH08T210WAD
    PTH08T210W_ECP
    
    
    F213
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i242@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    R2
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_-00,
    RSMD0603_
    1
    
    F57
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i233@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    R5
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_-00,
    RSMD0603_
    1
    
    F56
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_i232@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    R89
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_-00,
    RSMD0603_
    1
    
    F52
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i166@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    R64
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_-00,
    RSMD0603_
    1
    
    F55
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i167@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    R66
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_-00,
    RSMD0603_
    1
    
    F54
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i165@cnpassive.rsmd0603(chips)
    RSMD0603_-00,
    R82
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_-00,
    RSMD0603_
    1
    
    F53
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i145@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-1.6K,1%
    R70
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-1.6K,1%
    RSMD0603_1/10W
    1
    
    F49
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i144@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    R79
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-XX,1%
    RSMD0603_1/10W
    1
    
    F44
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i144@cnpassive.rsmd0603(chips)
    RSMD0603_1/10W-XX,1%
    R65
    ./archive_libs/cnpassive/rsmd0603/chips/chips.prt
    RSMD0603
    RSMD0603_1/10W-XX,1%
    RSMD0603_1/10W
    1
    
    F45
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i139@cndiscrete.optocoupler_ac_ec(chips)
    TOSHIBA
    IC5
    ./archive_libs/cndiscrete/optocoupler_ac_ec/chips/chips.prt
    OPTOCOUPLER_AC_EC
    TOSHIBA
    OPTOCOUPLER_AC_EC_1264
    
    
    F10
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_i398@cndiscrete.\trans mosfet\(chips)
    TRANS MOSFET_GSD-PJE8408,SOT523
    T2
    ./archive_libs/cndiscrete/trans#20mosfet/chips/chips.prt
    TRANS MOSFET
    TRANS MOSFET_GSD-PJE8408,SOT523
    TRANS MOSFET_GSD
    
    
    F4
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i138@cndiscrete.\trans mosfet\(chips)
    TRANS MOSFET_GSD-PJE8408,SOT523
    T1
    ./archive_libs/cndiscrete/trans#20mosfet/chips/chips.prt
    TRANS MOSFET
    TRANS MOSFET_GSD-PJE8408,SOT523
    TRANS MOSFET_GSD
    
    
    F5
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i255@cndiscrete.ferrite(chips)
    FERRITE_SMD-BLM21PG221SN1,MURAA
    L9
    ./archive_libs/cndiscrete/ferrite/chips/chips.prt
    FERRITE
    FERRITE_SMD-BLM21PG221SN1,MURATA
    FERRITE_SMD
    1
    
    F256
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i414@cnconnector.con4p(chips)
    CON4P-53398-0471
    J16
    ./archive_libs/cnconnector/con4p/chips/chips.prt
    CON4P
    CON4P-53398-0471
    CON4P
    
    
    F262
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i411@cnpassive.tp(chips)
    TP_HOLE-1.0MM
    TP1
    ./archive_libs/cnpassive/tp/chips/chips.prt
    TP
    TP_HOLE-1.0MM
    TP_HOLE
    1
    
    F8
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i412@cnpassive.tp(chips)
    TP_HOLE-1.0MM
    TP2
    ./archive_libs/cnpassive/tp/chips/chips.prt
    TP
    TP_HOLE-1.0MM
    TP_HOLE
    1
    
    F7
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i413@cnpassive.tp(chips)
    TP_HOLE-1.0MM
    TP3
    ./archive_libs/cnpassive/tp/chips/chips.prt
    TP
    TP_HOLE-1.0MM
    TP_HOLE
    1
    
    F6
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC3
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F456
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC3
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F455
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC3
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F454
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC3
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F453
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC3
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F452
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC3
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F451
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC3
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F450
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i178(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC3
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F449
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(7)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC4
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F448
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(6)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC4
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F447
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(5)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC4
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F446
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(4)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC4
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F445
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(3)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC4
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F444
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(2)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC4
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F443
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(1)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC4
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F442
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i244(0)@cninterface.adclk948(chips)
    ADCLK948BCPZ-VCC=VDD_CLK_BUFFEA
    IC4
    ./archive_libs/cninterface/adclk948/chips/chips.prt
    ADCLK948
    ADCLK948BCPZ
    ADCLK948_LFCSP
    8
    8
    F441
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i184@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R159
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F90
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i242@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R160
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F89
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i185@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R161
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F88
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i241@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R162
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F87
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i199@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R163
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F86
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i240@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R164
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F85
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i198@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R165
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F84
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i239@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R166
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F83
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i197@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R167
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F82
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i238@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R168
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F81
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i196@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R169
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F80
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i237@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R170
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F79
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i195@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R171
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F78
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i236@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R172
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F77
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i194@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R173
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F76
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i235@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R174
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F75
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i193@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R175
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F74
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i234@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R176
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F73
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i192@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R177
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F72
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i233@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R178
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F71
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i191@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R179
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F70
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i229@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R180
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F69
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i190@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R181
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F68
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i228@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R182
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F67
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i189@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R183
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F66
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i227@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R184
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F65
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i188@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R185
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F64
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i226@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R186
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F63
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i187@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R187
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F62
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i225@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R188
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F61
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i186@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R189
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F60
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i224@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-200,1%
    R190
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-200,1%
    RSMD0402_1/16W
    1
    
    F59
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i246@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C139
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F434
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i232@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C175
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F430
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i231@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C176
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F429
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i230@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C177
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F428
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i223@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C178
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F427
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i222@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C179
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F426
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i221@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C180
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F425
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i220@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C181
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F424
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i215@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C182
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F423
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i218@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C183
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F422
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i219@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C184
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F421
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i217@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C185
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F420
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i216@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C186
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F419
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i179@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C187
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F418
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i200@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C188
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F417
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i211@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C189
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F416
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i210@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C190
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F415
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i209@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C191
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F414
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i208@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C192
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F413
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i207@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C193
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F412
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i206@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C194
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F411
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i205@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C195
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F410
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i204@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C196
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F409
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i203@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C197
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F408
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i202@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C198
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F407
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i201@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C199
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F406
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_151p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C8
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F439
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_154p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C19
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F438
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_142p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C37
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F437
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_152p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C135
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F436
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_144p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C136
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F435
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_148p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C148
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F433
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_155p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C165
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F432
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_136p@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEA
    C166
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F431
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i814@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C84
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F392
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i806@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C77
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F396
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i807@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C78
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F395
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i808@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C79
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F394
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i809@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C80
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F393
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i382@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C137
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F386
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i753@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C12
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F405
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i760@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C13
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F404
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i765@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C14
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F403
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i784@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C15
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F402
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i787@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C24
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F401
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i785@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C27
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F400
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i786@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C29
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F399
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i756@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C32
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F398
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i757@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C49
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F397
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i758@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C97
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F391
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i826@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C99
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F390
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i825@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C102
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F389
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i780@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C122
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F388
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i359@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C133
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F387
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i358@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C174
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F370
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i357@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C138
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F385
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i353@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C142
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F384
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i370@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C146
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F383
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i379@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C149
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F382
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i378@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C150
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F381
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i377@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C151
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F380
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i376@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C152
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F379
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i375@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C153
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F378
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i374@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C154
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F377
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i373@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C157
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F376
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i372@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C158
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F375
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i371@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C159
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F374
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i367@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C167
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F373
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i366@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C169
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F372
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i365@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-100NF,16V_GEN
    C170
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-100NF,16V_GEN
    CAPCERSMDCL2_0402
    1
    
    F371
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i813@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    C85
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1NF_X7R,50V
    CAPCERSMDCL2_0402
    1
    
    F366
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i755@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    C18
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1NF_X7R,50V
    CAPCERSMDCL2_0402
    1
    
    F369
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i759@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    C21
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1NF_X7R,50V
    CAPCERSMDCL2_0402
    1
    
    F368
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i764@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    C22
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1NF_X7R,50V
    CAPCERSMDCL2_0402
    1
    
    F367
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i779@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1NF_X7R,50V
    C125
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1NF_X7R,50V
    CAPCERSMDCL2_0402
    1
    
    F365
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i815@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    C83
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1UF,16V
    CAPCERSMDCL2_0402
    1
    
    F361
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i385@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    C130
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1UF,16V
    CAPCERSMDCL2_0402
    1
    
    F359
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i754@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    C5
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1UF,16V
    CAPCERSMDCL2_0402
    1
    
    F364
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i762@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    C6
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1UF,16V
    CAPCERSMDCL2_0402
    1
    
    F363
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i767@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    C7
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1UF,16V
    CAPCERSMDCL2_0402
    1
    
    F362
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i782@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    C118
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1UF,16V
    CAPCERSMDCL2_0402
    1
    
    F360
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i354@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    C173
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1UF,16V
    CAPCERSMDCL2_0402
    1
    
    F353
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i360@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    C131
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1UF,16V
    CAPCERSMDCL2_0402
    1
    
    F358
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i355@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    C132
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1UF,16V
    CAPCERSMDCL2_0402
    1
    
    F357
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i356@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    C134
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1UF,16V
    CAPCERSMDCL2_0402
    1
    
    F356
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i381@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    C160
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1UF,16V
    CAPCERSMDCL2_0402
    1
    
    F355
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i364@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0402-1UF,16V
    C168
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0402-1UF,16V
    CAPCERSMDCL2_0402
    1
    
    F354
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i389@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    C126
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-10UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F352
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i386@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    C128
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-10UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F350
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i368@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    C171
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-10UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F346
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i369@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    C127
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-10UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F351
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i361@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    C172
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-10UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F345
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i363@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    C129
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-10UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F349
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i380@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    C162
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-10UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F348
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i362@cnpassive.capcersmdcl2(chips)
    CAPCERSMDCL2_0603-10UF,6.3V
    C163
    ./archive_libs/cnpassive/capcersmdcl2/chips/chips.prt
    CAPCERSMDCL2
    CAPCERSMDCL2_0603-10UF,6.3V
    CAPCERSMDCL2_0603
    1
    
    F347
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i649@bris_cds_logic.max9381esa(chips)
    MAX9381ESA_SMD-MAX9381ESA
    U2
    ./archive_libs/cds_logic/max9381esa/chips/chips.prt
    MAX9381ESA
    MAX9381ESA_SMD-MAX9381ESA
    MAX9381ESA_SMD
    
    
    F230
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i422@cnconnector.pcoax(chips)
    PCOAX-U.FL-R-SMT-1(10)
    J17
    ./archive_libs/cnconnector/pcoax/chips/chips.prt
    PCOAX
    PCOAX-U.FL-R-SMT-1(10)
    PCOAX
    
    
    F217
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i423@cnconnector.pcoax(chips)
    PCOAX-U.FL-R-SMT-1(10)
    J18
    ./archive_libs/cnconnector/pcoax/chips/chips.prt
    PCOAX
    PCOAX-U.FL-R-SMT-1(10)
    PCOAX
    
    
    F216
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i424@cnconnector.pcoax(chips)
    PCOAX-U.FL-R-SMT-1(10)
    J19
    ./archive_libs/cnconnector/pcoax/chips/chips.prt
    PCOAX
    PCOAX-U.FL-R-SMT-1(10)
    PCOAX
    
    
    F215
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i421@cnconnector.pcoax(chips)
    PCOAX-U.FL-R-SMT-1(10)
    TE1
    ./archive_libs/cnconnector/pcoax/chips/chips.prt
    PCOAX
    PCOAX-U.FL-R-SMT-1(10)
    PCOAX
    
    
    F214
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i332@cnconnector.pcoax(chips)
    PCOAX-U.FL-R-SMT-1(10)
    J14
    ./archive_libs/cnconnector/pcoax/chips/chips.prt
    PCOAX
    PCOAX-U.FL-R-SMT-1(10)
    PCOAX
    
    
    F219
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i333@cnconnector.pcoax(chips)
    PCOAX-U.FL-R-SMT-1(10)
    J15
    ./archive_libs/cnconnector/pcoax/chips/chips.prt
    PCOAX
    PCOAX-U.FL-R-SMT-1(10)
    PCOAX
    
    
    F218
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i182@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    R11
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-1K,1%
    RSMD0402_1/16W
    1
    
    F104
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i252@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    R24
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-1K,1%
    RSMD0402_1/16W
    1
    
    F103
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i181@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    R155
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-1K,1%
    RSMD0402_1/16W
    1
    
    F98
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i253@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    R156
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-1K,1%
    RSMD0402_1/16W
    1
    
    F97
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i726@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    R37
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-1K,1%
    RSMD0402_1/16W
    1
    
    F102
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i732@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    R38
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-1K,1%
    RSMD0402_1/16W
    1
    
    F101
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i731@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    R40
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-1K,1%
    RSMD0402_1/16W
    1
    
    F100
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i733@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-1K,1%
    R42
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-1K,1%
    RSMD0402_1/16W
    1
    
    F99
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i183@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    R157
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-2.2K,1%
    RSMD0402_1/16W
    1
    
    F92
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_i245@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    R158
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-2.2K,1%
    RSMD0402_1/16W
    1
    
    F91
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i727@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    R43
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-2.2K,1%
    RSMD0402_1/16W
    1
    
    F96
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i729@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    R46
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-2.2K,1%
    RSMD0402_1/16W
    1
    
    F95
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i728@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    R49
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-2.2K,1%
    RSMD0402_1/16W
    1
    
    F94
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i730@cnpassive.rsmd0402(chips)
    RSMD0402_1/16W-2.2K,1%
    R100
    ./archive_libs/cnpassive/rsmd0402/chips/chips.prt
    RSMD0402
    RSMD0402_1/16W-2.2K,1%
    RSMD0402_1/16W
    1
    
    F93
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i341@cndiscrete.osc_6p_endis_outp_outn(chips)
    SIT5021AI-2DE-25E-50.000000-VDA
    QZ1
    ./archive_libs/cndiscrete/osc_6p_endis_outp_outn/chips/chips.prt
    OSC_6P_ENDIS_OUTP_OUTN
    SIT5021AI-2DE-25E-50.000000
    OSC_6P_ENDIS_OUTP_OUTN_145
    
    
    F34
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i564@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    IC1
    ./archive_libs/cninterface/sy58608u/chips/chips.prt
    SY58608U
    SY58608UMG
    SY58608U_QFN
    
    
    F31
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i571@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    IC2
    ./archive_libs/cninterface/sy58608u/chips/chips.prt
    SY58608U
    SY58608UMG
    SY58608U_QFN
    
    
    F30
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i557@cninterface.sy58608u(chips)
    SY58608UMG-VCC=P2V5
    TIMING1
    ./archive_libs/cninterface/sy58608u/chips/chips.prt
    SY58608U
    SY58608UMG
    SY58608U_QFN
    
    
    F29
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_316p@ocad_parts_lib.\24aa025e48t-i/sn\(chips)
    24AA025E48T-I/SN-24AA025E48T-IB
    U18
    ./ocad_parts_lib/24aa025e48t#2di#2fsn/chips/chips.prt
    24AA025E48T-I/SN
    24AA025E48T-I/SN-24AA025E48T-I/SN,24AA025E48T-I/SN
    24AA025E48T-I/SN
    
    
    F460
    
    EEPROM
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_349p@ocad_parts_lib.\7x2recpt_smd_2mm\(chips)
    7X2RECPT_SMD_2MM-878321420,7X2B
    J10
    ./ocad_parts_lib/7x2recpt_smd_2mm/chips/chips.prt
    7X2RECPT_SMD_2MM
    7X2RECPT_SMD_2MM-878321420,7X2RECPT_SMD_2MM
    7X2RECPT_SMD_2MM
    
    
    F459
    
    JTAG
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i171@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C62
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F341
    
    VCC3V3I_V
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i191@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C69
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F338
    
    VCC3V3I_V
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_194p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C57
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F342
    
    VCC1V8
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_149p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C64
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F340
    
    VCC1V8
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_323p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C66
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F339
    
    EEPROM
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_55p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C86
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F337
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_59p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C90
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F336
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_48p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C94
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F335
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_321p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C103
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F334
    
    JTAG
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_55p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C107
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F333
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_59p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C111
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F332
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_48p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C115
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F331
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_55p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C140
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F330
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_59p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C145
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F329
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_48p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-7348-2-ND,CAP_NP-44A
    C156
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-7348-2-ND,CAP_NP
    CAP_NP
    
    
    F328
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i209@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    C75
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-8173-1-ND,CAP_NP
    CAP_NP
    
    
    F324
    
    MAIN_PWR
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i194@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    C76
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-8173-1-ND,CAP_NP
    CAP_NP
    
    
    F323
    
    MAIN_PWR
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i175@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    C42
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-8173-1-ND,CAP_NP
    CAP_NP
    
    
    F327
    
    MAIN_PWR
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i167@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    C47
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-8173-1-ND,CAP_NP
    CAP_NP
    
    
    F326
    
    MAIN_PWR
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i168@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    C48
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-8173-1-ND,CAP_NP
    CAP_NP
    
    
    F325
    
    MAIN_PWR
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_118p@ocad_parts_lib.cap_np(chips)
    CAP_NP-445-8173-1-ND,CAP_NP-44A
    C92
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-445-8173-1-ND,CAP_NP
    CAP_NP
    
    
    F322
    
    MAIN_PWR
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_198p@ocad_parts_lib.cap_np(chips)
    CAP_NP-C0402C104K9RACTU,CAP_NPA
    C53
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-C0402C104K9RACTU,CAP_NP
    CAP_NP
    
    
    F321
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_200p@ocad_parts_lib.cap_np(chips)
    CAP_NP-C0402C104K9RACTU,CAP_NPA
    C93
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-C0402C104K9RACTU,CAP_NP
    CAP_NP
    
    
    F320
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_166p@ocad_parts_lib.cap_np(chips)
    CAP_NP-C0402C104K9RACTU,CAP_NPA
    C104
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-C0402C104K9RACTU,CAP_NP
    CAP_NP
    
    
    F319
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_141p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM152R60J105ME15D,CAP_B
    C9
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM152R60J105ME15D,CAP_NP
    CAP_NP
    
    
    F318
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_135p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM152R60J105ME15D,CAP_B
    C20
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM152R60J105ME15D,CAP_NP
    CAP_NP
    
    
    F317
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_147p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM152R60J105ME15D,CAP_B
    C38
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM152R60J105ME15D,CAP_NP
    CAP_NP
    
    
    F316
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_153p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM152R60J105ME15D,CAP_B
    C147
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM152R60J105ME15D,CAP_NP
    CAP_NP
    
    
    F315
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_179p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM155R60J474KE19J,CAP_B
    C46
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM155R60J474KE19J,CAP_NP
    CAP_NP
    
    
    F314
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_61p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    C88
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM188R60J226MEA0D,CAP_NP
    CAP_NP
    
    
    F313
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_53p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    C96
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM188R60J226MEA0D,CAP_NP
    CAP_NP
    
    
    F312
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_61p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    C109
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM188R60J226MEA0D,CAP_NP
    CAP_NP
    
    
    F311
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_53p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    C117
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM188R60J226MEA0D,CAP_NP
    CAP_NP
    
    
    F310
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_61p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    C143
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM188R60J226MEA0D,CAP_NP
    CAP_NP
    
    
    F309
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_53p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R60J226MEA0D,CAP_B
    C161
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM188R60J226MEA0D,CAP_NP
    CAP_NP
    
    
    F308
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_49p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    C87
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM188R61A106KE69D,CAP_NP
    CAP_NP
    
    
    F307
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_49p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    C108
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM188R61A106KE69D,CAP_NP
    CAP_NP
    
    
    F306
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_157p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    C112
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM188R61A106KE69D,CAP_NP
    CAP_NP
    
    
    F305
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_138p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    C121
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM188R61A106KE69D,CAP_NP
    CAP_NP
    
    
    F304
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_49p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    C141
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM188R61A106KE69D,CAP_NP
    CAP_NP
    
    
    F303
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_143p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM188R61A106KE69D,CAP_B
    C155
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM188R61A106KE69D,CAP_NP
    CAP_NP
    
    
    F302
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i192@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    C50
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    CAP_NP
    
    
    F301
    
    VP3V3
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_i403@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    C54
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    CAP_NP
    
    
    F300
    
    VCC1V8
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i170@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    C59
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    CAP_NP
    
    
    F297
    
    VP3V3
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i172@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    C65
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    CAP_NP
    
    
    F295
    
    VCC3V3I_V
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i173@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    C68
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    CAP_NP
    
    
    F294
    
    VCC3V3I_V
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i189@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    C71
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    CAP_NP
    
    
    F293
    
    VCC3V3I_V
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i175@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    C72
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    CAP_NP
    
    
    F292
    
    VCC3V3I_V
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i188@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    C81
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    CAP_NP
    
    
    F291
    
    VCC3V3I_V
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i186@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    C82
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    CAP_NP
    
    
    F290
    
    VCC3V3I_V
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_i399@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    C56
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    CAP_NP
    
    
    F298
    
    VCC1V8
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_180p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    C60
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    CAP_NP
    
    
    F296
    
    VCC1V8
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_144p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM21BR60J476ME15K,CAP_B
    C55
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    CAP_NP
    
    
    F299
    
    VCC1V8
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_119p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM31CD80J107ME39K,CAP_B
    C16
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM31CD80J107ME39K,CAP_NP
    CAP_NP
    
    
    F289
    
    MAIN_PWR
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_119p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRM31CD80J107ME39K,CAP_B
    C95
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRM31CD80J107ME39K,CAP_NP
    CAP_NP
    
    
    F288
    
    MAIN_PWR
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_47p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRT155R61E105ME01D,CAP_B
    C89
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRT155R61E105ME01D,CAP_NP
    CAP_NP
    
    
    F287
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_47p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRT155R61E105ME01D,CAP_B
    C110
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRT155R61E105ME01D,CAP_NP
    CAP_NP
    
    
    F286
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_47p@ocad_parts_lib.cap_np(chips)
    CAP_NP-GRT155R61E105ME01D,CAP_B
    C144
    ./ocad_parts_lib/cap_np/chips/chips.prt
    CAP_NP
    CAP_NP-GRT155R61E105ME01D,CAP_NP
    CAP_NP
    
    
    F285
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i320@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C3
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F282
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i321@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C4
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F281
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i405@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C1
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F284
    
    TE0712
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i406@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C2
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F283
    
    TE0712
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_160p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C10
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F280
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_145p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C11
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F279
    
    CLK_FO_0_5
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_137p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C26
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F278
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_290p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C28
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F277
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page3_146p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C30
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F276
    
    CLK_FO_6_11
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_259p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C31
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F275
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_276p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C33
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F274
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_305p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C34
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F273
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_266p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C35
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F272
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_286p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C36
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F271
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_313p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C39
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F270
    
    TE0712
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_329p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C40
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F269
    
    TE0712
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_339p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C43
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F268
    
    TE0712
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_327p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C45
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F267
    
    TE0712
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_126p@ocad_parts_lib.cap_np_0(chips)
    CAP_NP_0-445-7348-2-ND,CAP_NP_A
    C91
    ./ocad_parts_lib/cap_np_0/chips/chips.prt
    CAP_NP_0
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    CAP_NP_0
    
    
    F266
    
    MAIN_PWR
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    J3
    ./ocad_parts_lib/con20p_sfp#2d1367073#2d1/chips/chips.prt
    CON20P_SFP-1367073-1
    CON20P_SFP-1367073-1-1367073-1,CON20P_SFP-1367073-1
    CON20P_SFP-1367073-1
    
    
    F265
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    J6
    ./ocad_parts_lib/con20p_sfp#2d1367073#2d1/chips/chips.prt
    CON20P_SFP-1367073-1
    CON20P_SFP-1367073-1-1367073-1,CON20P_SFP-1367073-1
    CON20P_SFP-1367073-1
    
    
    F264
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_57p@ocad_parts_lib.\con20p_sfp-1367073-1\(chips)
    CON20P_SFP-1367073-1-1367073-1B
    J11
    ./ocad_parts_lib/con20p_sfp#2d1367073#2d1/chips/chips.prt
    CON20P_SFP-1367073-1
    CON20P_SFP-1367073-1-1367073-1,CON20P_SFP-1367073-1
    CON20P_SFP-1367073-1
    
    
    F263
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_341p@ocad_parts_lib.conn30p(chips)
    CONN30P-FTSH-115-01-L-DV,CONN3B
    J4
    ./ocad_parts_lib/conn30p/chips/chips.prt
    CONN30P
    CONN30P-FTSH-115-01-L-DV,CONN30P
    CONN30P
    
    
    F261
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_127p@ocad_parts_lib.hdr1x3(chips)
    HDR1X3-HDR1X3,HDR1X3-HDR1X3,HDA
    J12
    ./ocad_parts_lib/hdr1x3/chips/chips.prt
    HDR1X3
    HDR1X3-HDR1X3,HDR1X3
    HDR1X3
    
    
    F254
    
    USB-JTAG
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_176p@ocad_parts_lib.hdt0001(chips)
    HDT0001-HDT0001,HDT0001-HDT000A
    SW1
    ./ocad_parts_lib/hdt0001/chips/chips.prt
    HDT0001
    HDT0001-HDT0001,HDT0001
    HDT0001
    
    
    F253
    
    MMC
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_194p@ind.ind(chips)
    IND-74438323100,IND-7443832310A
    L4
    ./ind/ind/chips/chips.prt
    IND
    IND-74438323100,IND
    IND
    
    
    F251
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i387@ind.ind(chips)
    IND-BLM18AG121SN1D,IND-BLM18AGA
    L3
    ./ind/ind/chips/chips.prt
    IND
    IND-BLM18AG121SN1D,IND
    IND
    
    
    F248
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i327@ind.ind(chips)
    IND-BLM18AG121SN1D,IND-BLM18AGA
    L1
    ./ind/ind/chips/chips.prt
    IND
    IND-BLM18AG121SN1D,IND
    IND
    
    
    F250
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i346@ind.ind(chips)
    IND-BLM18AG121SN1D,IND-BLM18AGA
    L2
    ./ind/ind/chips/chips.prt
    IND
    IND-BLM18AG121SN1D,IND
    IND
    
    
    F249
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_268p@ind.ind(chips)
    IND-BLM18AG121SN1D,IND-BLM18AGA
    L10
    ./ind/ind/chips/chips.prt
    IND
    IND-BLM18AG121SN1D,IND
    IND
    
    
    F247
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_62p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    L5
    ./ind/ind/chips/chips.prt
    IND
    IND-CIGT201208EH1R0MNE,IND
    IND
    
    
    F246
    
    SFP1
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_54p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    L6
    ./ind/ind/chips/chips.prt
    IND
    IND-CIGT201208EH1R0MNE,IND
    IND
    
    
    F245
    
    SFP1
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_62p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    L7
    ./ind/ind/chips/chips.prt
    IND
    IND-CIGT201208EH1R0MNE,IND
    IND
    
    
    F244
    
    SFP2
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_54p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    L8
    ./ind/ind/chips/chips.prt
    IND
    IND-CIGT201208EH1R0MNE,IND
    IND
    
    
    F243
    
    SFP2
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_62p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    L11
    ./ind/ind/chips/chips.prt
    IND
    IND-CIGT201208EH1R0MNE,IND
    IND
    
    
    F242
    
    SFP3
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_54p@ind.ind(chips)
    IND-CIGT201208EH1R0MNE,IND-CIGA
    L13
    ./ind/ind/chips/chips.prt
    IND
    IND-CIGT201208EH1R0MNE,IND
    IND
    
    
    F241
    
    SFP3
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_171p@ocad_parts_lib.inv_1ch_od(chips)
    INV_1CH_OD-SN74LVC1G06DBVTE4,IB
    U15
    ./ocad_parts_lib/inv_1ch_od/chips/chips.prt
    INV_1CH_OD
    INV_1CH_OD-SN74LVC1G06DBVTE4,INV_1CH_OD
    INV_1CH_OD
    
    
    F240
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i176@ocad_parts_lib.\led green 0603_0\(chips)
    LED GREEN 0603_0-LNJ326W83RA,LB
    D6
    ./ocad_parts_lib/led#20green#200603_0/chips/chips.prt
    LED GREEN 0603_0
    LED GREEN 0603_0-LNJ326W83RA,LED GREEN 0603_0
    LED GREEN 0603_0
    
    
    F236
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_165p@ocad_parts_lib.\led green 0603_0\(chips)
    LED GREEN 0603_0-LNJ326W83RA,LB
    D1
    ./ocad_parts_lib/led#20green#200603_0/chips/chips.prt
    LED GREEN 0603_0
    LED GREEN 0603_0-LNJ326W83RA,LED GREEN 0603_0
    LED GREEN 0603_0
    
    
    F238
    
    MMC
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_191p@ocad_parts_lib.\led green 0603_0\(chips)
    LED GREEN 0603_0-LNJ326W83RA,LB
    D5
    ./ocad_parts_lib/led#20green#200603_0/chips/chips.prt
    LED GREEN 0603_0
    LED GREEN 0603_0-LNJ326W83RA,LED GREEN 0603_0
    LED GREEN 0603_0
    
    
    F237
    
    MMC
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_121p@atcs.\led red 0603_0\(chips)
    LED RED 0603_0-LNJ237W82RA,LEDB
    D4
    ./atcs/led#20red#200603_0/chips/chips.prt
    LED RED 0603_0
    LED RED 0603_0-LNJ237W82RA,LED RED 0603_0
    LED RED 0603_0
    
    
    F235
    
    VCC3V3I_V
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_163p@ocad_parts_lib.lm75a(chips)
    LM75A-LM75AIMME/NOPB,LM75A-LM7A
    U25
    ./ocad_parts_lib/lm75a/chips/chips.prt
    LM75A
    LM75A-LM75AIMME/NOPB,LM75A
    LM75A
    
    
    F234
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_25p@ocad_parts_lib.\lshm-130-0xxx-l-dv-a-s\(chips)
    LSHM-130-0XXX-L-DV-A-S-LSHM-13B
    J2
    ./ocad_parts_lib/lshm#2d130#2d0xxx#2dl#2ddv#2da#2ds/chips/chips.prt
    LSHM-130-0XXX-L-DV-A-S
    LSHM-130-0XXX-L-DV-A-S-LSHM-130-03.0-L-DV-A-S-K-TR,LSHM-130-0XXX-L-DV-A-S
    LSHM-130-0XXX-L-DV-A-S
    
    
    F233
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_27p@ocad_parts_lib.\lshm-150-0xxx-l-dv-a-s\(chips)
    LSHM-150-0XXX-L-DV-A-S-LSHM-15B
    J9
    ./ocad_parts_lib/lshm#2d150#2d0xxx#2dl#2ddv#2da#2ds/chips/chips.prt
    LSHM-150-0XXX-L-DV-A-S
    LSHM-150-0XXX-L-DV-A-S-LSHM-150-03.0-L-DV-A-S-K-TR,LSHM-150-0XXX-L-DV-A-S
    LSHM-150-0XXX-L-DV-A-S
    
    
    F232
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_19p@ocad_parts_lib.mch_connector1(chips)
    MCH_CONNECTOR1-MCH1B-EDGE-170,B
    J7
    ./ocad_parts_lib/mch_connector1/chips/chips.prt
    MCH_CONNECTOR1
    MCH_CONNECTOR1-MCH1B-EDGE-170,MCH_CONNECTOR1
    MCH_CONNECTOR1
    
    
    F229
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_343p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    MH1
    ./ocad_parts_lib/mt_hole/chips/chips.prt
    MT_HOLE
    MT_HOLE-MT_HOLE,MT_HOLE
    MT_HOLE
    
    
    F228
    
    TE0712
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_347p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    MH2
    ./ocad_parts_lib/mt_hole/chips/chips.prt
    MT_HOLE
    MT_HOLE-MT_HOLE,MT_HOLE
    MT_HOLE
    
    
    F227
    
    TE0712
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_304p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    MH3
    ./ocad_parts_lib/mt_hole/chips/chips.prt
    MT_HOLE
    MT_HOLE-MT_HOLE,MT_HOLE
    MT_HOLE
    
    
    F226
    
    TE0712
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_311p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    MH4
    ./ocad_parts_lib/mt_hole/chips/chips.prt
    MT_HOLE
    MT_HOLE-MT_HOLE,MT_HOLE
    MT_HOLE
    
    
    F225
    
    TE0712
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_23p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    MH5
    ./ocad_parts_lib/mt_hole/chips/chips.prt
    MT_HOLE
    MT_HOLE-MT_HOLE,MT_HOLE
    MT_HOLE
    
    
    TF-15990
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_28p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    MH6
    ./ocad_parts_lib/mt_hole/chips/chips.prt
    MT_HOLE
    MT_HOLE-MT_HOLE,MT_HOLE
    MT_HOLE
    
    
    F224
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_17p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    MH7
    ./ocad_parts_lib/mt_hole/chips/chips.prt
    MT_HOLE
    MT_HOLE-MT_HOLE,MT_HOLE
    MT_HOLE
    
    
    F223
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_18p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    MH8
    ./ocad_parts_lib/mt_hole/chips/chips.prt
    MT_HOLE
    MT_HOLE-MT_HOLE,MT_HOLE
    MT_HOLE
    
    
    F222
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_22p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    MH9
    ./ocad_parts_lib/mt_hole/chips/chips.prt
    MT_HOLE
    MT_HOLE-MT_HOLE,MT_HOLE
    MT_HOLE
    
    
    F221
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_21p@ocad_parts_lib.mt_hole(chips)
    MT_HOLE-MT_HOLE,MT_HOLE-MOUNTHA
    MH10
    ./ocad_parts_lib/mt_hole/chips/chips.prt
    MT_HOLE
    MT_HOLE-MT_HOLE,MT_HOLE
    MT_HOLE
    
    
    F220
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i159@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    R16
    ./discrete/r/chips/chips.prt
    R
    R-311-24.9LRCT-ND,R
    R
    
    
    F211
    
    JTAG
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i154@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    R31
    ./discrete/r/chips/chips.prt
    R
    R-311-24.9LRCT-ND,R
    R
    
    
    F210
    
    JTAG
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_336p@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    R48
    ./discrete/r/chips/chips.prt
    R
    R-311-24.9LRCT-ND,R
    R
    
    
    F209
    
    JTAG
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_306p@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    R50
    ./discrete/r/chips/chips.prt
    R
    R-311-24.9LRCT-ND,R
    R
    
    
    F208
    
    JTAG
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_332p@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    R51
    ./discrete/r/chips/chips.prt
    R
    R-311-24.9LRCT-ND,R
    R
    
    
    F207
    
    JTAG
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_305p@discrete.r(chips)
    R-311-24.9LRCT-ND,R-311-24.9LRA
    R53
    ./discrete/r/chips/chips.prt
    R
    R-311-24.9LRCT-ND,R
    R
    
    
    F206
    
    JTAG
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_296p@discrete.r(chips)
    R-311-49.9LRCT-ND,R-311-49.9LRA
    R20
    ./discrete/r/chips/chips.prt
    R
    R-311-49.9LRCT-ND,R
    R
    
    
    F205
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_299p@discrete.r(chips)
    R-311-49.9LRCT-ND,R-311-49.9LRA
    R23
    ./discrete/r/chips/chips.prt
    R
    R-311-49.9LRCT-ND,R
    R
    
    
    F204
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_26p@discrete.r(chips)
    R-CRCW060310M0FKEAC,R-CRCW0603A
    R137
    ./discrete/r/chips/chips.prt
    R
    R-CRCW060310M0FKEAC,R
    R
    
    
    F203
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_24p@discrete.r(chips)
    R-CRCW060310M0FKEAC,R-CRCW0603A
    R138
    ./discrete/r/chips/chips.prt
    R
    R-CRCW060310M0FKEAC,R
    R
    
    
    F202
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i177@discrete.r(chips)
    R-EMA-00003608,R-EMA-00003608,A
    R63
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00003608,R
    R
    
    
    F198
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_183p@discrete.r(chips)
    R-EMA-00003608,R-EMA-00003608,A
    R3
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00003608,R
    R
    
    
    F199
    
    MMC
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_111p@discrete.r(chips)
    R-EMA-00003608,R-EMA-00003608,A
    R135
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00003608,R
    R
    
    
    F197
    
    VCC3V3I_V
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i798@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R26
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F195
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i799@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R91
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F187
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i800@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R147
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F185
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i801@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R154
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F184
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i796@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R191
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F183
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i797@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R192
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F182
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i567@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R19
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F196
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i574@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R97
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F186
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i568@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R28
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F194
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i575@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R29
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F193
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i558@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R35
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F192
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i559@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R36
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F191
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_299p@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R73
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F190
    
    EEPROM
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_352p@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R75
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F189
    
    EEPROM
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_300p@discrete.r(chips)
    R-EMA-00007500V42,R-EMA-000075A
    R77
    ./discrete/r/chips/chips.prt
    R
    R-EMA-00007500V42,R
    R
    
    
    F188
    
    EEPROM
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_168p@discrete.r(chips)
    R-ERA-2AEB303X,R-ERA-2AEB303X,A
    R110
    ./discrete/r/chips/chips.prt
    R
    R-ERA-2AEB303X,R
    R
    
    
    F181
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i804@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    R8
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1000X,R
    R
    
    
    F179
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i810@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    R10
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1000X,R
    R
    
    
    F178
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i656@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    R1
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1000X,R
    R
    
    
    F180
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i319@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    R32
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1000X,R
    R
    
    
    F174
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_i350@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    R34
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1000X,R
    R
    
    
    F173
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_302p@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    R25
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1000X,R
    R
    
    
    F177
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_301p@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    R27
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1000X,R
    R
    
    
    F176
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_298p@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    R30
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1000X,R
    R
    
    
    F175
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page1_i660@discrete.r(chips)
    R-ERJ-2RKF1000X,R-ERJ-2RKF1000A
    R134
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1000X,R
    R
    
    
    F172
    
    SFP_DFF_AND_FANOUT
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_138p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    R68
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1001X,R
    R
    
    
    F171
    
    VCC1V8
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_191p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    R107
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1001X,R
    R
    
    
    F170
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_175p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    R108
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1001X,R
    R
    
    
    F169
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_162p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    R109
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1001X,R
    R
    
    
    F168
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_185p@discrete.r(chips)
    R-ERJ-2RKF1001X,R-ERJ-2RKF1001A
    R113
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1001X,R
    R
    
    
    F167
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i141@discrete.r(chips)
    R-ERJ-2RKF1503X,R-ERJ-2RKF1503A
    R33
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1503X,R
    R
    
    
    F166
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_187p@discrete.r(chips)
    R-ERJ-2RKF1503X,R-ERJ-2RKF1503A
    R111
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF1503X,R
    R
    
    
    F165
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_172p@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    R54
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF2201X,R
    R
    
    
    F164
    
    MMC
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_164p@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    R58
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF2201X,R
    R
    
    
    F163
    
    MMC
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i399@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    R119
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF2201X,R
    R
    
    
    F162
    
    SFP I2C SWITCH
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i397@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    R120
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF2201X,R
    R
    
    
    F161
    
    SFP I2C SWITCH
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i398@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    R121
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF2201X,R
    R
    
    
    F160
    
    SFP I2C SWITCH
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i396@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    R122
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF2201X,R
    R
    
    
    F159
    
    SFP I2C SWITCH
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i403@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    R124
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF2201X,R
    R
    
    
    F158
    
    SFP I2C SWITCH
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i401@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    R125
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF2201X,R
    R
    
    
    F157
    
    SFP I2C SWITCH
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i402@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    R126
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF2201X,R
    R
    
    
    F156
    
    SFP I2C SWITCH
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_i400@discrete.r(chips)
    R-ERJ-2RKF2201X,R-ERJ-2RKF2201A
    R127
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF2201X,R
    R
    
    
    F155
    
    SFP I2C SWITCH
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_180p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    R39
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF3302X,R
    R
    
    
    F154
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_199p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    R44
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF3302X,R
    R
    
    
    F153
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_189p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    R45
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF3302X,R
    R
    
    
    F152
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_182p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    R47
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF3302X,R
    R
    
    
    F151
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_186p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    R57
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF3302X,R
    R
    
    
    F150
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_167p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    R61
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF3302X,R
    R
    
    
    F149
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_196p@discrete.r(chips)
    R-ERJ-2RKF3302X,R-ERJ-2RKF3302A
    R93
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF3302X,R
    R
    
    
    F148
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_188p@discrete.r(chips)
    R-ERJ-2RKF33R0X,R-ERJ-2RKF33R0A
    R102
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF33R0X,R
    R
    
    
    F147
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_201p@discrete.r(chips)
    R-ERJ-2RKF3903X,R-ERJ-2RKF3903A
    R104
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF3903X,R
    R
    
    
    F146
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_170p@discrete.r(chips)
    R-ERJ-2RKF4701X,R-ERJ-2RKF4701A
    R41
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4701X,R
    R
    
    
    F145
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_184p@discrete.r(chips)
    R-ERJ-2RKF4701X,R-ERJ-2RKF4701A
    R52
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4701X,R
    R
    
    
    F144
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_288p@discrete.r(chips)
    R-ERJ-2RKF4990X,R-ERJ-2RKF4990A
    R21
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4990X,R
    R
    
    
    F143
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_269p@discrete.r(chips)
    R-ERJ-2RKF4990X,R-ERJ-2RKF4990A
    R22
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4990X,R
    R
    
    
    F142
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i182@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R71
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F137
    
    VP3V3
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_322p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R13
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F141
    
    TE0712
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_279p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R17
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F140
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_145p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R59
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F139
    
    VCC1V8
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_190p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R67
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F138
    
    VCC1V8
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_117p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R86
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F136
    
    VP3V3
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_52p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R92
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F135
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_56p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R95
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F134
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_51p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R96
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F133
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_58p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R98
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F132
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_50p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R99
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F131
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_52p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R112
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F130
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_56p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R114
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F129
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_51p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R115
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F128
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_58p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R116
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F127
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_50p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R117
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F126
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_278p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R123
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F125
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_52p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R128
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F124
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_270p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R129
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F123
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_56p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R130
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F122
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_51p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R131
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F121
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_58p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R132
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F120
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_50p@discrete.r(chips)
    R-ERJ-2RKF4991X,R-ERJ-2RKF4991A
    R133
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF4991X,R
    R
    
    
    F119
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_203p@discrete.r(chips)
    R-ERJ-2RKF49R9X,R-ERJ-2RKF49R9A
    R55
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF49R9X,R
    R
    
    
    F118
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_174p@discrete.r(chips)
    R-ERJ-2RKF49R9X,R-ERJ-2RKF49R9A
    R56
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-2RKF49R9X,R
    R
    
    
    F117
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):page2_20p@discrete.r(chips)
    R-ERJ-6GEY0R00V,R-ERJ-6GEY0R00A
    R80
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-6GEY0R00V,R
    R
    
    
    F116
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_169p@discrete.r(chips)
    R-ERJ-PA2F3300X,R-ERJ-PA2F3300A
    R105
    ./discrete/r/chips/chips.prt
    R
    R-ERJ-PA2F3300X,R
    R
    
    
    F115
    
    MMC_DISCRETE
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_168p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    R72
    ./discrete/r/chips/chips.prt
    R
    R-M55342K11B10E0RS3,R
    R
    
    
    F114
    
    VCC1V8
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_108p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    R85
    ./discrete/r/chips/chips.prt
    R
    R-M55342K11B10E0RS3,R
    R
    
    
    F113
    
    MAIN_PWR
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):page1_193p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    R94
    ./discrete/r/chips/chips.prt
    R
    R-M55342K11B10E0RS3,R
    R
    
    
    F112
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_342p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    R106
    ./discrete/r/chips/chips.prt
    R
    R-M55342K11B10E0RS3,R
    R
    
    
    F111
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_340p@discrete.r(chips)
    R-M55342K11B10E0RS3,R-M55342K1A
    R136
    ./discrete/r/chips/chips.prt
    R
    R-M55342K11B10E0RS3,R
    R
    
    
    F110
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_298p@discrete.r(chips)
    R-NO_STUFF,R-NO_STUFF,R,RES0402
    R74
    ./discrete/r/chips/chips.prt
    R
    R-NO_STUFF,R
    R
    
    
    F109
    
    EEPROM
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_330p@discrete.r(chips)
    R-NO_STUFF,R-NO_STUFF,R,RES0402
    R76
    ./discrete/r/chips/chips.prt
    R
    R-NO_STUFF,R
    R
    
    
    F108
    
    EEPROM
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_345p@discrete.r(chips)
    R-NO_STUFF,R-NO_STUFF,R,RES0402
    R78
    ./discrete/r/chips/chips.prt
    R
    R-NO_STUFF,R
    R
    
    
    F107
    
    EEPROM
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    U5
    ./ocad_parts_lib/sfp_cage#2d2227023#2d1/chips/chips.prt
    SFP_CAGE-2227023-1
    SFP_CAGE-2227023-1-2227023-1,SFP_CAGE-2227023-1
    SFP_CAGE-2227023-1
    
    
    F39
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    U11
    ./ocad_parts_lib/sfp_cage#2d2227023#2d1/chips/chips.prt
    SFP_CAGE-2227023-1
    SFP_CAGE-2227023-1-2227023-1,SFP_CAGE-2227023-1
    SFP_CAGE-2227023-1
    
    
    F38
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):page1_60p@ocad_parts_lib.\sfp_cage-2227023-1\(chips)
    SFP_CAGE-2227023-1-2227023-1,SB
    U14
    ./ocad_parts_lib/sfp_cage#2d2227023#2d1/chips/chips.prt
    SFP_CAGE-2227023-1
    SFP_CAGE-2227023-1-2227023-1,SFP_CAGE-2227023-1
    SFP_CAGE-2227023-1
    
    
    F37
    
    SFP0
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):page2_285p@ocad_parts_lib.\si5395a-a-gm\(chips)
    SI5395A-A-GM-SI5395A-A-GM,SI53B
    U6
    ./ocad_parts_lib/si5395a#2da#2dgm/chips/chips.prt
    SI5395A-A-GM
    SI5395A-A-GM-SI5395A-A-GM,SI5395A-A-GM
    SI5395A-A-GM
    
    
    F35
    
    CLK_GEN_X12
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_350p@ocad_parts_lib.\te0712 connector-jb1\(chips)
    TE0712 CONNECTOR-JB1-LSHM-150-B
    J1
    ./ocad_parts_lib/te0712#20connector#2djb1/chips/chips.prt
    TE0712 CONNECTOR-JB1
    TE0712 CONNECTOR-JB1-LSHM-150-03.0-L-DV-A-S-K-TR,TE0712 CONNECTOR-JB1
    TE0712 CONNECTOR-JB1
    
    
    F20
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_307p@ocad_parts_lib.\te0712 connector-jb2\(chips)
    TE0712 CONNECTOR-JB2-LSHM-150-B
    J8
    ./ocad_parts_lib/te0712#20connector#2djb2/chips/chips.prt
    TE0712 CONNECTOR-JB2
    TE0712 CONNECTOR-JB2-LSHM-150-03.0-L-DV-A-S-K-TR,TE0712 CONNECTOR-JB2
    TE0712 CONNECTOR-JB2
    
    
    F19
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page2_333p@ocad_parts_lib.\te0712 connector-jb3\(chips)
    TE0712 CONNECTOR-JB3-LSHM-130-B
    J5
    ./ocad_parts_lib/te0712#20connector#2djb3/chips/chips.prt
    TE0712 CONNECTOR-JB3
    TE0712 CONNECTOR-JB3-LSHM-130-03.0-L-DV-A-S-K-TR,TE0712 CONNECTOR-JB3
    TE0712 CONNECTOR-JB3
    
    
    F18
    
    
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i176@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    TP7
    ./testpoint/testpoint/chips/chips.prt
    TESTPOINT
    TESTPOINT-EMA-00001481V22,TESTPOINT
    TESTPOINT
    
    
    F15
    
    POWER
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_i178@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    TP11
    ./testpoint/testpoint/chips/chips.prt
    TESTPOINT
    TESTPOINT-EMA-00001481V22,TESTPOINT
    TESTPOINT
    
    
    F13
    
    VCC3V3I_V
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_i177@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    TP13
    ./testpoint/testpoint/chips/chips.prt
    TESTPOINT
    TESTPOINT-EMA-00001481V22,TESTPOINT
    TESTPOINT
    
    
    F12
    
    VCC3V3I_V
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page4_130p@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    TP4
    ./testpoint/testpoint/chips/chips.prt
    TESTPOINT
    TESTPOINT-EMA-00001481V22,TESTPOINT
    TESTPOINT
    
    
    F17
    
    MAIN_PWR
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page1_130p@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    TP5
    ./testpoint/testpoint/chips/chips.prt
    TESTPOINT
    TESTPOINT-EMA-00001481V22,TESTPOINT
    TESTPOINT
    
    
    F16
    
    MAIN_PWR
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_174p@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    TP9
    ./testpoint/testpoint/chips/chips.prt
    TESTPOINT
    TESTPOINT-EMA-00001481V22,TESTPOINT
    TESTPOINT
    
    
    F14
    
    VCC1V8
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_140p@testpoint.testpoint(chips)
    TESTPOINT-EMA-00001481V22,TESTB
    TP14
    ./testpoint/testpoint/chips/chips.prt
    TESTPOINT
    TESTPOINT-EMA-00001481V22,TESTPOINT
    TESTPOINT
    
    
    F11
    
    VCC1V8
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):page2_159p@ocad_parts_lib.tps74618p(chips)
    TPS74618P-TPS74618PQWDRVRQ1,TPB
    U16
    ./ocad_parts_lib/tps74618p/chips/chips.prt
    TPS74618P
    TPS74618P-TPS74618PQWDRVRQ1,TPS74618P
    TPS74618P
    
    
    F9
    
    VCC1V8
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_301p@ocad_parts_lib.tvs_2x(chips)
    TVS_2X-PGB1010603NR,TVS_2X-D06A
    D8
    ./ocad_parts_lib/tvs_2x/chips/chips.prt
    TVS_2X
    TVS_2X-PGB1010603NR,TVS_2X
    TVS_2X
    
    
    F3
    
    JTAG
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_314p@ocad_parts_lib.tvs_2x(chips)
    TVS_2X-PGB1010603NR,TVS_2X-D06A
    D9
    ./ocad_parts_lib/tvs_2x/chips/chips.prt
    TVS_2X
    TVS_2X-PGB1010603NR,TVS_2X
    TVS_2X
    
    
    F2
    
    JTAG
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_326p@ocad_parts_lib.tvs_2x(chips)
    TVS_2X-PGB1010603NR,TVS_2X-D06A
    D10
    ./ocad_parts_lib/tvs_2x/chips/chips.prt
    TVS_2X
    TVS_2X-PGB1010603NR,TVS_2X
    TVS_2X
    
    
    F1
    
    JTAG
    
    
    
    
Line Values: 
    S
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):page1_338p@ocad_parts_lib.tvs_2x(chips)
    TVS_2X-PGB1010603NR,TVS_2X-D06A
    D11
    ./ocad_parts_lib/tvs_2x/chips/chips.prt
    TVS_2X
    TVS_2X-PGB1010603NR,TVS_2X
    TVS_2X
    
    
    F0
    
    JTAG
    
    
    
    
COMP Header Properties: 
    A
    REFDES
    REUSE_ID
    SIGNAL_MODEL
    NO_XNET_CONNECTION
    PARENT_PPT
    SYMBOL_EDITED
    PARENT_PPT_PART
    EMBEDDED_PLACEMENT
    RKO_NUM_LAYERS
    RKO_SHORT_SIDE_OVERSIZE
    RKO_LONG_SIDE_OVERSIZE
    RKO_REF_LAYER
    ASI_MODEL
Line Values: 
    S
    R60
    9
    
    
    RSMD0603
    
    RSMD0603_1/10W-5.6K,1%
    
    
    
    
    
    
Line Values: 
    S
    R6
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-75K,1%
    
    
    
    
    
    
Line Values: 
    S
    DS1
    
    
    
    WURTH_SMSW
    
    155060RS73200
    
    
    
    
    
    
Line Values: 
    S
    DS2
    
    
    
    WURTH_SMSW
    
    155124BS73200
    
    
    
    
    
    
Line Values: 
    S
    R4
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-20,1%
    
    
    
    
    
    
Line Values: 
    S
    R7
    
    
    
    RSMD0603
    
    RSMD0603_1/16W-270,1%
    
    
    
    
    
    
Line Values: 
    S
    IC6
    
    
    
    LTC2991
    
    LTC2991CMS#PBF
    
    
    
    
    
    
Line Values: 
    S
    IC8
    
    
    
    854S01I
    
    854S01AKILF
    
    
    
    
    
    
Line Values: 
    S
    D12
    
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    R81
    
    
    
    R
    
    R-DNF,R
    
    
    
    
    
    
Line Values: 
    S
    R103
    256
    
    
    R
    
    R-DNF,R
    
    
    
    
    
    
Line Values: 
    S
    J13
    
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    F2
    
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    R69
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-1,1%
    
    
    
    
    
    
Line Values: 
    S
    R84
    
    
    
    RSMD0603
    
    RSMD0603_1/10W-1,1%
    
    
    
    
    
    
Line Values: 
    S
    F1
    
    
    
    
    
    
    
    
    
    
    
    
Line Values: 
    S
    SK1
    
    
    
    KKCON3
    
    KKCON3_STR-MOLEX
    
    
    
    
    
    
Line Values: 
    S
    PL1
    
    
    
    HEADER2X1
    
    HEADER2X1_STR-HARWIN
    
    
    
    
    
    
Line Values: 
    S
    IC7
    
    
    
    74AVC1T45
    
    SN74AVC1T45DCK
    
    
    
    
    
    
Line Values: 
    S
    U4
    
    
    
    ATMGA128
    
    ATMGA128-ATMEGA128A-AU,ATMGA128
    
    
    
    
    
    
Line Values: 
    S
    R87
    
    
    
    RSMD0805
    
    RSMD0805_125MW-0.27,1%
    
    
    
    
    
    
Line Values: 
    S
    C17
    
    
    
    TANTPOLY
    
    TANTPOLY_SMD-220UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C44
    
    
    
    TANTPOLY
    
    TANTPOLY_SMD-220UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C67
    
    
    
    TANTPOLY
    
    TANTPOLY_SMD-220UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C70
    
    
    
    TANTPOLY
    
    TANTPOLY_SMD-220UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C73
    
    
    
    TANTPOLY
    
    TANTPOLY_SMD-220UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C74
    
    
    
    TANTPOLY
    
    TANTPOLY_SMD-220UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C61
    
    
    
    TANTPOLY
    
    TANTPOLY_SMD-220UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C63
    
    
    
    TANTPOLY
    
    TANTPOLY_SMD-220UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    R62
    
    
    
    RES_SR
    
    RES_SR_LVK12-0.05,1%
    
    
    
    
    
    
Line Values: 
    S
    R90
    
    
    
    RES_SR
    
    RES_SR_LVK12-0.05,1%
    
    
    
    
    
    
Line Values: 
    S
    C25
    
    
    
    ELCAPTAN
    
    ELCAPTAN_SMD-220UF,25V
    
    
    
    
    
    
Line Values: 
    S
    C51
    
    
    
    ELCAPTAN
    
    ELCAPTAN_SMD-220UF,25V
    
    
    
    
    
    
Line Values: 
    S
    C52
    
    
    
    ELCAPTAN
    
    ELCAPTAN_SMD-220UF,25V
    
    
    
    
    
    
Line Values: 
    S
    C58
    
    
    
    ELCAPTAN
    
    ELCAPTAN_SMD-220UF,25V
    
    
    
    
    
    
Line Values: 
    S
    R88
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-6.2K,1%
    
    
    
    
    
    
Line Values: 
    S
    C23
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    C41
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    L12
    
    
    
    FERRITE
    
    FERRITE_SMD-MPZ1608S101A,TDK
    
    
    
    
    
    
Line Values: 
    S
    PWR1
    
    
    
    PTH08T210W
    
    PTH08T210WAD
    
    
    
    
    
    
Line Values: 
    S
    POWER1
    
    
    
    PTH08T210W
    
    PTH08T210WAD
    
    
    
    
    
    
Line Values: 
    S
    R2
    
    
    
    RSMD0603
    
    RSMD0603_-00,
    
    
    
    
    
    
Line Values: 
    S
    R5
    
    
    
    RSMD0603
    
    RSMD0603_-00,
    
    
    
    
    
    
Line Values: 
    S
    R89
    
    
    
    RSMD0603
    
    RSMD0603_-00,
    
    
    
    
    
    
Line Values: 
    S
    R64
    
    
    
    RSMD0603
    
    RSMD0603_-00,
    
    
    
    
    
    
Line Values: 
    S
    R66
    
    
    
    RSMD0603
    
    RSMD0603_-00,
    
    
    
    
    
    
Line Values: 
    S
    R82
    
    
    
    RSMD0603
    
    RSMD0603_-00,
    
    
    
    
    
    
Line Values: 
    S
    R70
    178
    
    
    RSMD0603
    
    RSMD0603_1/10W-1.6K,1%
    
    
    
    
    
    
Line Values: 
    S
    R79
    2
    
    
    RSMD0603
    
    RSMD0603_1/10W-XX,1%
    
    
    
    
    
    
Line Values: 
    S
    R65
    147
    
    
    RSMD0603
    
    RSMD0603_1/10W-XX,1%
    
    
    
    
    
    
Line Values: 
    S
    IC5
    
    
    
    OPTOCOUPLER_AC_EC
    
    TOSHIBA
    
    
    
    
    
    
Line Values: 
    S
    T2
    
    
    
    TRANS MOSFET
    
    TRANS MOSFET_GSD-PJE8408,SOT523
    
    
    
    
    
    
Line Values: 
    S
    T1
    
    
    
    TRANS MOSFET
    
    TRANS MOSFET_GSD-PJE8408,SOT523
    
    
    
    
    
    
Line Values: 
    S
    L9
    
    
    
    FERRITE
    
    FERRITE_SMD-BLM21PG221SN1,MURATA
    
    
    
    
    
    
Line Values: 
    S
    J16
    
    
    
    CON4P
    
    CON4P-53398-0471
    
    
    
    
    
    
Line Values: 
    S
    TP1
    
    
    
    TP
    
    TP_HOLE-1.0MM
    
    
    
    
    
    
Line Values: 
    S
    TP2
    
    
    
    TP
    
    TP_HOLE-1.0MM
    
    
    
    
    
    
Line Values: 
    S
    TP3
    
    
    
    TP
    
    TP_HOLE-1.0MM
    
    
    
    
    
    
Line Values: 
    S
    IC3
    
    
    
    ADCLK948
    
    ADCLK948BCPZ
    
    
    
    
    
    
Line Values: 
    S
    IC4
    
    
    
    ADCLK948
    
    ADCLK948BCPZ
    
    
    
    
    
    
Line Values: 
    S
    R159
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R160
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R161
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R162
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R163
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R164
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R165
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R166
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R167
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R168
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R169
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R170
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R171
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R172
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R173
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R174
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R175
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R176
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R177
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R178
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R179
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R180
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R181
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R182
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R183
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R184
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R185
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R186
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R187
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R188
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R189
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    R190
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-200,1%
    
    
    
    
    
    
Line Values: 
    S
    C139
    223
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C175
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C176
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C177
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C178
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C179
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C180
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C181
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C182
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C183
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C184
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C185
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C186
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C187
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C188
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C189
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C190
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C191
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C192
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C193
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C194
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C195
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C196
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C197
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C198
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C199
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C8
    5
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C19
    8
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C37
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C135
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C136
    145
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C148
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C165
    4
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C166
    202
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C84
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C77
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C78
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C79
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C80
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C137
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C12
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C13
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C14
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C15
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C24
    194
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C27
    202
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C29
    158
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C32
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C49
    263
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C97
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C99
    264
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C102
    261
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C122
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C133
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C174
    146
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C138
    10
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C142
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C146
    12
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C149
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C150
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C151
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C152
    150
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C153
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C154
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C157
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C158
    214
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C159
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C167
    216
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C169
    203
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C170
    219
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-100NF,16V_GEN
    
    
    
    
    
    
Line Values: 
    S
    C85
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1NF_X7R,50V
    
    
    
    
    
    
Line Values: 
    S
    C18
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1NF_X7R,50V
    
    
    
    
    
    
Line Values: 
    S
    C21
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1NF_X7R,50V
    
    
    
    
    
    
Line Values: 
    S
    C22
    159
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1NF_X7R,50V
    
    
    
    
    
    
Line Values: 
    S
    C125
    147
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1NF_X7R,50V
    
    
    
    
    
    
Line Values: 
    S
    C83
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    C130
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    C5
    193
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    C6
    217
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    C7
    206
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    C118
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    C173
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    C131
    196
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    C132
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    C134
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    C160
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    C168
    204
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0402-1UF,16V
    
    
    
    
    
    
Line Values: 
    S
    C126
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-10UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C128
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-10UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C171
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-10UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C127
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-10UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C172
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-10UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C129
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-10UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C162
    205
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-10UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    C163
    
    
    
    CAPCERSMDCL2
    
    CAPCERSMDCL2_0603-10UF,6.3V
    
    
    
    
    
    
Line Values: 
    S
    U2
    211
    
    
    MAX9381ESA
    
    MAX9381ESA_SMD-MAX9381ESA
    
    
    
    
    
    
Line Values: 
    S
    J17
    
    
    
    PCOAX
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
Line Values: 
    S
    J18
    
    
    
    PCOAX
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
Line Values: 
    S
    J19
    
    
    
    PCOAX
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
Line Values: 
    S
    TE1
    
    
    
    PCOAX
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
Line Values: 
    S
    J14
    
    
    
    PCOAX
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
Line Values: 
    S
    J15
    
    
    
    PCOAX
    
    PCOAX-U.FL-R-SMT-1(10)
    
    
    
    
    
    
Line Values: 
    S
    R11
    199
    
    
    RSMD0402
    
    RSMD0402_1/16W-1K,1%
    
    
    
    
    
    
Line Values: 
    S
    R24
    160
    
    
    RSMD0402
    
    RSMD0402_1/16W-1K,1%
    
    
    
    
    
    
Line Values: 
    S
    R155
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-1K,1%
    
    
    
    
    
    
Line Values: 
    S
    R156
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-1K,1%
    
    
    
    
    
    
Line Values: 
    S
    R37
    199
    
    
    RSMD0402
    
    RSMD0402_1/16W-1K,1%
    
    
    
    
    
    
Line Values: 
    S
    R38
    198
    
    
    RSMD0402
    
    RSMD0402_1/16W-1K,1%
    
    
    
    
    
    
Line Values: 
    S
    R40
    27
    
    
    RSMD0402
    
    RSMD0402_1/16W-1K,1%
    
    
    
    
    
    
Line Values: 
    S
    R42
    28
    
    
    RSMD0402
    
    RSMD0402_1/16W-1K,1%
    
    
    
    
    
    
Line Values: 
    S
    R157
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-2.2K,1%
    
    
    
    
    
    
Line Values: 
    S
    R158
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-2.2K,1%
    
    
    
    
    
    
Line Values: 
    S
    R43
    269
    
    
    RSMD0402
    
    RSMD0402_1/16W-2.2K,1%
    
    
    
    
    
    
Line Values: 
    S
    R46
    262
    
    
    RSMD0402
    
    RSMD0402_1/16W-2.2K,1%
    
    
    
    
    
    
Line Values: 
    S
    R49
    268
    
    
    RSMD0402
    
    RSMD0402_1/16W-2.2K,1%
    
    
    
    
    
    
Line Values: 
    S
    R100
    
    
    
    RSMD0402
    
    RSMD0402_1/16W-2.2K,1%
    
    
    
    
    
    
Line Values: 
    S
    QZ1
    
    
    
    OSC_6P_ENDIS_OUTP_OUTN
    
    SIT5021AI-2DE-25E-50.000000
    
    
    
    
    
    
Line Values: 
    S
    IC1
    
    
    
    SY58608U
    
    SY58608UMG
    
    
    
    
    
    
Line Values: 
    S
    IC2
    
    
    
    SY58608U
    
    SY58608UMG
    
    
    
    
    
    
Line Values: 
    S
    TIMING1
    
    
    
    SY58608U
    
    SY58608UMG
    
    
    
    
    
    
Line Values: 
    S
    U18
    5
    
    
    24AA025E48T-I/SN
    
    24AA025E48T-I/SN-24AA025E48T-I/SN,24AA025E48T-I/SN
    
    
    
    
    
    
Line Values: 
    S
    J10
    39
    
    
    7X2RECPT_SMD_2MM
    
    7X2RECPT_SMD_2MM-878321420,7X2RECPT_SMD_2MM
    
    
    
    
    
    
Line Values: 
    S
    C62
    18
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C69
    18
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C57
    54
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C64
    148
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C66
    8
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C86
    182
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C90
    175
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C94
    
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C103
    23
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C107
    195
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C111
    
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C115
    
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C140
    225
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C145
    151
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C156
    
    
    
    CAP_NP
    
    CAP_NP-445-7348-2-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C75
    
    
    
    CAP_NP
    
    CAP_NP-445-8173-1-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C76
    
    
    
    CAP_NP
    
    CAP_NP-445-8173-1-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C42
    
    
    
    CAP_NP
    
    CAP_NP-445-8173-1-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C47
    
    
    
    CAP_NP
    
    CAP_NP-445-8173-1-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C48
    
    
    
    CAP_NP
    
    CAP_NP-445-8173-1-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C92
    
    
    
    CAP_NP
    
    CAP_NP-445-8173-1-ND,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C53
    5
    
    
    CAP_NP
    
    CAP_NP-C0402C104K9RACTU,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C93
    180
    
    
    CAP_NP
    
    CAP_NP-C0402C104K9RACTU,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C104
    259
    
    
    CAP_NP
    
    CAP_NP-C0402C104K9RACTU,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C9
    6
    
    
    CAP_NP
    
    CAP_NP-GRM152R60J105ME15D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C20
    
    
    
    CAP_NP
    
    CAP_NP-GRM152R60J105ME15D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C38
    
    
    
    CAP_NP
    
    CAP_NP-GRM152R60J105ME15D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C147
    13
    
    
    CAP_NP
    
    CAP_NP-GRM152R60J105ME15D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C46
    24
    
    
    CAP_NP
    
    CAP_NP-GRM155R60J474KE19J,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C88
    181
    
    
    CAP_NP
    
    CAP_NP-GRM188R60J226MEA0D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C96
    47
    
    
    CAP_NP
    
    CAP_NP-GRM188R60J226MEA0D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C109
    184
    
    
    CAP_NP
    
    CAP_NP-GRM188R60J226MEA0D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C117
    
    
    
    CAP_NP
    
    CAP_NP-GRM188R60J226MEA0D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C143
    214
    
    
    CAP_NP
    
    CAP_NP-GRM188R60J226MEA0D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C161
    220
    
    
    CAP_NP
    
    CAP_NP-GRM188R60J226MEA0D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C87
    190
    
    
    CAP_NP
    
    CAP_NP-GRM188R61A106KE69D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C108
    198
    
    
    CAP_NP
    
    CAP_NP-GRM188R61A106KE69D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C112
    207
    
    
    CAP_NP
    
    CAP_NP-GRM188R61A106KE69D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C121
    
    
    
    CAP_NP
    
    CAP_NP-GRM188R61A106KE69D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C141
    
    
    
    CAP_NP
    
    CAP_NP-GRM188R61A106KE69D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C155
    211
    
    
    CAP_NP
    
    CAP_NP-GRM188R61A106KE69D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C50
    
    
    
    CAP_NP
    
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C54
    
    
    
    CAP_NP
    
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C59
    
    
    
    CAP_NP
    
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C65
    
    
    
    CAP_NP
    
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C68
    
    
    
    CAP_NP
    
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C71
    
    
    
    CAP_NP
    
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C72
    
    
    
    CAP_NP
    
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C81
    
    
    
    CAP_NP
    
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C82
    
    
    
    CAP_NP
    
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C56
    
    
    
    CAP_NP
    
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C60
    172
    
    
    CAP_NP
    
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C55
    179
    
    
    CAP_NP
    
    CAP_NP-GRM21BR60J476ME15K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C16
    
    
    
    CAP_NP
    
    CAP_NP-GRM31CD80J107ME39K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C95
    185
    
    
    CAP_NP
    
    CAP_NP-GRM31CD80J107ME39K,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C89
    177
    
    
    CAP_NP
    
    CAP_NP-GRT155R61E105ME01D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C110
    201
    
    
    CAP_NP
    
    CAP_NP-GRT155R61E105ME01D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C144
    213
    
    
    CAP_NP
    
    CAP_NP-GRT155R61E105ME01D,CAP_NP
    
    
    
    
    
    
Line Values: 
    S
    C3
    194
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C4
    195
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C1
    
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C2
    
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C10
    1
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C11
    2
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C26
    
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C28
    136
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C30
    
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C31
    143
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C33
    2
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C34
    3
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C35
    140
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C36
    141
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C39
    
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C40
    
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C43
    
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C45
    
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    C91
    169
    
    
    CAP_NP_0
    
    CAP_NP_0-445-7348-2-ND,CAP_NP_0
    
    
    
    
    
    
Line Values: 
    S
    J3
    
    
    
    CON20P_SFP-1367073-1
    
    CON20P_SFP-1367073-1-1367073-1,CON20P_SFP-1367073-1
    
    
    
    
    
    
Line Values: 
    S
    J6
    
    
    
    CON20P_SFP-1367073-1
    
    CON20P_SFP-1367073-1-1367073-1,CON20P_SFP-1367073-1
    
    
    
    
    
    
Line Values: 
    S
    J11
    
    
    
    CON20P_SFP-1367073-1
    
    CON20P_SFP-1367073-1-1367073-1,CON20P_SFP-1367073-1
    
    
    
    
    
    
Line Values: 
    S
    J4
    212
    
    
    CONN30P
    
    CONN30P-FTSH-115-01-L-DV,CONN30P
    
    
    
    
    
    
Line Values: 
    S
    J12
    173
    
    
    HDR1X3
    
    HDR1X3-HDR1X3,HDR1X3
    
    
    
    
    
    
Line Values: 
    S
    SW1
    
    
    
    HDT0001
    
    HDT0001-HDT0001,HDT0001
    
    
    
    
    
    
Line Values: 
    S
    L4
    
    
    
    IND
    
    IND-74438323100,IND
    
    
    
    
    
    
Line Values: 
    S
    L3
    
    
    
    IND
    
    IND-BLM18AG121SN1D,IND
    
    
    
    
    
    
Line Values: 
    S
    L1
    
    
    
    IND
    
    IND-BLM18AG121SN1D,IND
    
    
    
    
    
    
Line Values: 
    S
    L2
    
    
    
    IND
    
    IND-BLM18AG121SN1D,IND
    
    
    
    
    
    
Line Values: 
    S
    L10
    
    
    
    IND
    
    IND-BLM18AG121SN1D,IND
    
    
    
    
    
    
Line Values: 
    S
    L5
    
    
    
    IND
    
    IND-CIGT201208EH1R0MNE,IND
    
    
    
    
    
    
Line Values: 
    S
    L6
    
    
    
    IND
    
    IND-CIGT201208EH1R0MNE,IND
    
    
    
    
    
    
Line Values: 
    S
    L7
    
    
    
    IND
    
    IND-CIGT201208EH1R0MNE,IND
    
    
    
    
    
    
Line Values: 
    S
    L8
    
    
    
    IND
    
    IND-CIGT201208EH1R0MNE,IND
    
    
    
    
    
    
Line Values: 
    S
    L11
    
    
    
    IND
    
    IND-CIGT201208EH1R0MNE,IND
    
    
    
    
    
    
Line Values: 
    S
    L13
    
    
    
    IND
    
    IND-CIGT201208EH1R0MNE,IND
    
    
    
    
    
    
Line Values: 
    S
    U15
    4
    
    
    INV_1CH_OD
    
    INV_1CH_OD-SN74LVC1G06DBVTE4,INV_1CH_OD
    
    
    
    
    
    
Line Values: 
    S
    D6
    151
    
    
    LED GREEN 0603_0
    
    LED GREEN 0603_0-LNJ326W83RA,LED GREEN 0603_0
    
    
    
    
    
    
Line Values: 
    S
    D1
    245
    
    
    LED GREEN 0603_0
    
    LED GREEN 0603_0-LNJ326W83RA,LED GREEN 0603_0
    
    
    
    
    
    
Line Values: 
    S
    D5
    174
    
    
    LED GREEN 0603_0
    
    LED GREEN 0603_0-LNJ326W83RA,LED GREEN 0603_0
    
    
    
    
    
    
Line Values: 
    S
    D4
    
    
    
    LED RED 0603_0
    
    LED RED 0603_0-LNJ237W82RA,LED RED 0603_0
    
    
    
    
    
    
Line Values: 
    S
    U25
    255
    
    
    LM75A
    
    LM75A-LM75AIMME/NOPB,LM75A
    
    
    
    
    
    
Line Values: 
    S
    J2
    
    
    
    LSHM-130-0XXX-L-DV-A-S
    
    LSHM-130-0XXX-L-DV-A-S-LSHM-130-03.0-L-DV-A-S-K-TR,LSHM-130-0XXX-L-DV-A-S
    
    
    
    
    
    
Line Values: 
    S
    J9
    
    
    
    LSHM-150-0XXX-L-DV-A-S
    
    LSHM-150-0XXX-L-DV-A-S-LSHM-150-03.0-L-DV-A-S-K-TR,LSHM-150-0XXX-L-DV-A-S
    
    
    
    
    
    
Line Values: 
    S
    J7
    191
    
    
    MCH_CONNECTOR1
    
    MCH_CONNECTOR1-MCH1B-EDGE-170,MCH_CONNECTOR1
    
    
    
    
    
    
Line Values: 
    S
    MH1
    174
    
    
    MT_HOLE
    
    MT_HOLE-MT_HOLE,MT_HOLE
    
    
    
    
    
    
Line Values: 
    S
    MH2
    175
    
    
    MT_HOLE
    
    MT_HOLE-MT_HOLE,MT_HOLE
    
    
    
    
    
    
Line Values: 
    S
    MH3
    176
    
    
    MT_HOLE
    
    MT_HOLE-MT_HOLE,MT_HOLE
    
    
    
    
    
    
Line Values: 
    S
    MH4
    173
    
    
    MT_HOLE
    
    MT_HOLE-MT_HOLE,MT_HOLE
    
    
    
    
    
    
Line Values: 
    S
    MH5
    
    
    
    MT_HOLE
    
    MT_HOLE-MT_HOLE,MT_HOLE
    
    
    
    
    
    
Line Values: 
    S
    MH6
    
    
    
    MT_HOLE
    
    MT_HOLE-MT_HOLE,MT_HOLE
    
    
    
    
    
    
Line Values: 
    S
    MH7
    
    
    
    MT_HOLE
    
    MT_HOLE-MT_HOLE,MT_HOLE
    
    
    
    
    
    
Line Values: 
    S
    MH8
    
    
    
    MT_HOLE
    
    MT_HOLE-MT_HOLE,MT_HOLE
    
    
    
    
    
    
Line Values: 
    S
    MH9
    
    
    
    MT_HOLE
    
    MT_HOLE-MT_HOLE,MT_HOLE
    
    
    
    
    
    
Line Values: 
    S
    MH10
    
    
    
    MT_HOLE
    
    MT_HOLE-MT_HOLE,MT_HOLE
    
    
    
    
    
    
Line Values: 
    S
    R16
    38
    
    
    R
    
    R-311-24.9LRCT-ND,R
    
    
    
    
    
    
Line Values: 
    S
    R31
    38
    
    
    R
    
    R-311-24.9LRCT-ND,R
    
    
    
    
    
    
Line Values: 
    S
    R48
    45
    
    
    R
    
    R-311-24.9LRCT-ND,R
    
    
    
    
    
    
Line Values: 
    S
    R50
    44
    
    
    R
    
    R-311-24.9LRCT-ND,R
    
    
    
    
    
    
Line Values: 
    S
    R51
    38
    
    
    R
    
    R-311-24.9LRCT-ND,R
    
    
    
    
    
    
Line Values: 
    S
    R53
    47
    
    
    R
    
    R-311-24.9LRCT-ND,R
    
    
    
    
    
    
Line Values: 
    S
    R20
    205
    
    
    R
    
    R-311-49.9LRCT-ND,R
    
    
    
    
    
    
Line Values: 
    S
    R23
    161
    
    
    R
    
    R-311-49.9LRCT-ND,R
    
    
    
    
    
    
Line Values: 
    S
    R137
    198
    
    
    R
    
    R-CRCW060310M0FKEAC,R
    
    
    
    
    
    
Line Values: 
    S
    R138
    
    
    
    R
    
    R-CRCW060310M0FKEAC,R
    
    
    
    
    
    
Line Values: 
    S
    R63
    
    
    
    R
    
    R-EMA-00003608,R
    
    
    
    
    
    
Line Values: 
    S
    R3
    248
    
    
    R
    
    R-EMA-00003608,R
    
    
    
    
    
    
Line Values: 
    S
    R135
    219
    
    
    R
    
    R-EMA-00003608,R
    
    
    
    
    
    
Line Values: 
    S
    R26
    
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R91
    
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R147
    
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R154
    
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R191
    
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R192
    
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R19
    162
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R97
    
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R28
    201
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R29
    
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R35
    
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R36
    208
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R73
    144
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R75
    169
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R77
    6
    
    
    R
    
    R-EMA-00007500V42,R
    
    
    
    
    
    
Line Values: 
    S
    R110
    21
    
    
    R
    
    R-ERA-2AEB303X,R
    
    
    
    
    
    
Line Values: 
    S
    R8
    
    
    
    R
    
    R-ERJ-2RKF1000X,R
    
    
    
    
    
    
Line Values: 
    S
    R10
    
    
    
    R
    
    R-ERJ-2RKF1000X,R
    
    
    
    
    
    
Line Values: 
    S
    R1
    210
    
    
    R
    
    R-ERJ-2RKF1000X,R
    
    
    
    
    
    
Line Values: 
    S
    R32
    
    
    
    R
    
    R-ERJ-2RKF1000X,R
    
    
    
    
    
    
Line Values: 
    S
    R34
    
    
    
    R
    
    R-ERJ-2RKF1000X,R
    
    
    
    
    
    
Line Values: 
    S
    R25
    156
    
    
    R
    
    R-ERJ-2RKF1000X,R
    
    
    
    
    
    
Line Values: 
    S
    R27
    137
    
    
    R
    
    R-ERJ-2RKF1000X,R
    
    
    
    
    
    
Line Values: 
    S
    R30
    204
    
    
    R
    
    R-ERJ-2RKF1000X,R
    
    
    
    
    
    
Line Values: 
    S
    R134
    217
    
    
    R
    
    R-ERJ-2RKF1000X,R
    
    
    
    
    
    
Line Values: 
    S
    R68
    
    
    
    R
    
    R-ERJ-2RKF1001X,R
    
    
    
    
    
    
Line Values: 
    S
    R107
    14
    
    
    R
    
    R-ERJ-2RKF1001X,R
    
    
    
    
    
    
Line Values: 
    S
    R108
    16
    
    
    R
    
    R-ERJ-2RKF1001X,R
    
    
    
    
    
    
Line Values: 
    S
    R109
    
    
    
    R
    
    R-ERJ-2RKF1001X,R
    
    
    
    
    
    
Line Values: 
    S
    R113
    31
    
    
    R
    
    R-ERJ-2RKF1001X,R
    
    
    
    
    
    
Line Values: 
    S
    R33
    
    
    
    R
    
    R-ERJ-2RKF1503X,R
    
    
    
    
    
    
Line Values: 
    S
    R111
    32
    
    
    R
    
    R-ERJ-2RKF1503X,R
    
    
    
    
    
    
Line Values: 
    S
    R54
    2
    
    
    R
    
    R-ERJ-2RKF2201X,R
    
    
    
    
    
    
Line Values: 
    S
    R58
    1
    
    
    R
    
    R-ERJ-2RKF2201X,R
    
    
    
    
    
    
Line Values: 
    S
    R119
    203
    
    
    R
    
    R-ERJ-2RKF2201X,R
    
    
    
    
    
    
Line Values: 
    S
    R120
    205
    
    
    R
    
    R-ERJ-2RKF2201X,R
    
    
    
    
    
    
Line Values: 
    S
    R121
    
    
    
    R
    
    R-ERJ-2RKF2201X,R
    
    
    
    
    
    
Line Values: 
    S
    R122
    214
    
    
    R
    
    R-ERJ-2RKF2201X,R
    
    
    
    
    
    
Line Values: 
    S
    R124
    209
    
    
    R
    
    R-ERJ-2RKF2201X,R
    
    
    
    
    
    
Line Values: 
    S
    R125
    208
    
    
    R
    
    R-ERJ-2RKF2201X,R
    
    
    
    
    
    
Line Values: 
    S
    R126
    134
    
    
    R
    
    R-ERJ-2RKF2201X,R
    
    
    
    
    
    
Line Values: 
    S
    R127
    212
    
    
    R
    
    R-ERJ-2RKF2201X,R
    
    
    
    
    
    
Line Values: 
    S
    R39
    271
    
    
    R
    
    R-ERJ-2RKF3302X,R
    
    
    
    
    
    
Line Values: 
    S
    R44
    12
    
    
    R
    
    R-ERJ-2RKF3302X,R
    
    
    
    
    
    
Line Values: 
    S
    R45
    272
    
    
    R
    
    R-ERJ-2RKF3302X,R
    
    
    
    
    
    
Line Values: 
    S
    R47
    19
    
    
    R
    
    R-ERJ-2RKF3302X,R
    
    
    
    
    
    
Line Values: 
    S
    R57
    
    
    
    R
    
    R-ERJ-2RKF3302X,R
    
    
    
    
    
    
Line Values: 
    S
    R61
    
    
    
    R
    
    R-ERJ-2RKF3302X,R
    
    
    
    
    
    
Line Values: 
    S
    R93
    
    
    
    R
    
    R-ERJ-2RKF3302X,R
    
    
    
    
    
    
Line Values: 
    S
    R102
    174
    
    
    R
    
    R-ERJ-2RKF33R0X,R
    
    
    
    
    
    
Line Values: 
    S
    R104
    
    
    
    R
    
    R-ERJ-2RKF3903X,R
    
    
    
    
    
    
Line Values: 
    S
    R41
    270
    
    
    R
    
    R-ERJ-2RKF4701X,R
    
    
    
    
    
    
Line Values: 
    S
    R52
    267
    
    
    R
    
    R-ERJ-2RKF4701X,R
    
    
    
    
    
    
Line Values: 
    S
    R21
    206
    
    
    R
    
    R-ERJ-2RKF4990X,R
    
    
    
    
    
    
Line Values: 
    S
    R22
    157
    
    
    R
    
    R-ERJ-2RKF4990X,R
    
    
    
    
    
    
Line Values: 
    S
    R71
    
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R13
    48
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R17
    208
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R59
    146
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R67
    
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R86
    
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R92
    
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R95
    178
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R96
    8
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R98
    179
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R99
    188
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R112
    22
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R114
    30
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R115
    204
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R116
    29
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R117
    196
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R123
    215
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R128
    213
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R129
    216
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R130
    207
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R131
    221
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R132
    135
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R133
    218
    
    
    R
    
    R-ERJ-2RKF4991X,R
    
    
    
    
    
    
Line Values: 
    S
    R55
    7
    
    
    R
    
    R-ERJ-2RKF49R9X,R
    
    
    
    
    
    
Line Values: 
    S
    R56
    
    
    
    R
    
    R-ERJ-2RKF49R9X,R
    
    
    
    
    
    
Line Values: 
    S
    R80
    3
    
    
    R
    
    R-ERJ-6GEY0R00V,R
    
    
    
    
    
    
Line Values: 
    S
    R105
    13
    
    
    R
    
    R-ERJ-PA2F3300X,R
    
    
    
    
    
    
Line Values: 
    S
    R72
    
    
    
    R
    
    R-M55342K11B10E0RS3,R
    
    
    
    
    
    
Line Values: 
    S
    R85
    
    
    
    R
    
    R-M55342K11B10E0RS3,R
    
    
    
    
    
    
Line Values: 
    S
    R94
    
    
    
    R
    
    R-M55342K11B10E0RS3,R
    
    
    
    
    
    
Line Values: 
    S
    R106
    15
    
    
    R
    
    R-M55342K11B10E0RS3,R
    
    
    
    
    
    
Line Values: 
    S
    R136
    222
    
    
    R
    
    R-M55342K11B10E0RS3,R
    
    
    
    
    
    
Line Values: 
    S
    R74
    163
    
    
    R
    
    R-NO_STUFF,R
    
    
    
    
    
    
Line Values: 
    S
    R76
    7
    
    
    R
    
    R-NO_STUFF,R
    
    
    
    
    
    
Line Values: 
    S
    R78
    1
    
    
    R
    
    R-NO_STUFF,R
    
    
    
    
    
    
Line Values: 
    S
    U5
    207
    
    
    SFP_CAGE-2227023-1
    
    SFP_CAGE-2227023-1-2227023-1,SFP_CAGE-2227023-1
    
    
    
    
    
    
Line Values: 
    S
    U11
    209
    
    
    SFP_CAGE-2227023-1
    
    SFP_CAGE-2227023-1-2227023-1,SFP_CAGE-2227023-1
    
    
    
    
    
    
Line Values: 
    S
    U14
    208
    
    
    SFP_CAGE-2227023-1
    
    SFP_CAGE-2227023-1-2227023-1,SFP_CAGE-2227023-1
    
    
    
    
    
    
Line Values: 
    S
    U6
    138
    
    
    SI5395A-A-GM
    
    SI5395A-A-GM-SI5395A-A-GM,SI5395A-A-GM
    
    
    
    
    
    
Line Values: 
    S
    J1
    
    
    
    TE0712 CONNECTOR-JB1
    
    TE0712 CONNECTOR-JB1-LSHM-150-03.0-L-DV-A-S-K-TR,TE0712 CONNECTOR-JB1
    
    
    
    
    
    
Line Values: 
    S
    J8
    
    
    
    TE0712 CONNECTOR-JB2
    
    TE0712 CONNECTOR-JB2-LSHM-150-03.0-L-DV-A-S-K-TR,TE0712 CONNECTOR-JB2
    
    
    
    
    
    
Line Values: 
    S
    J5
    
    
    
    TE0712 CONNECTOR-JB3
    
    TE0712 CONNECTOR-JB3-LSHM-130-03.0-L-DV-A-S-K-TR,TE0712 CONNECTOR-JB3
    
    
    
    
    
    
Line Values: 
    S
    TP7
    
    
    
    TESTPOINT
    
    TESTPOINT-EMA-00001481V22,TESTPOINT
    
    
    
    
    
    
Line Values: 
    S
    TP11
    
    
    
    TESTPOINT
    
    TESTPOINT-EMA-00001481V22,TESTPOINT
    
    
    
    
    
    
Line Values: 
    S
    TP13
    
    
    
    TESTPOINT
    
    TESTPOINT-EMA-00001481V22,TESTPOINT
    
    
    
    
    
    
Line Values: 
    S
    TP4
    
    
    
    TESTPOINT
    
    TESTPOINT-EMA-00001481V22,TESTPOINT
    
    
    
    
    
    
Line Values: 
    S
    TP5
    
    
    
    TESTPOINT
    
    TESTPOINT-EMA-00001481V22,TESTPOINT
    
    
    
    
    
    
Line Values: 
    S
    TP9
    177
    
    
    TESTPOINT
    
    TESTPOINT-EMA-00001481V22,TESTPOINT
    
    
    
    
    
    
Line Values: 
    S
    TP14
    167
    
    
    TESTPOINT
    
    TESTPOINT-EMA-00001481V22,TESTPOINT
    
    
    
    
    
    
Line Values: 
    S
    U16
    171
    
    
    TPS74618P
    
    TPS74618P-TPS74618PQWDRVRQ1,TPS74618P
    
    
    
    
    
    
Line Values: 
    S
    D8
    42
    
    
    TVS_2X
    
    TVS_2X-PGB1010603NR,TVS_2X
    
    
    
    
    
    
Line Values: 
    S
    D9
    40
    
    
    TVS_2X
    
    TVS_2X-PGB1010603NR,TVS_2X
    
    
    
    
    
    
Line Values: 
    S
    D10
    46
    
    
    TVS_2X
    
    TVS_2X-PGB1010603NR,TVS_2X
    
    
    
    
    
    
Line Values: 
    S
    D11
    41
    
    
    TVS_2X
    
    TVS_2X-PGB1010603NR,TVS_2X
    
    
    
    
    
    
NET Header Properties: 
    A
    NET_NAME
    
    VOLTAGE
Line Values: 
    S
    UNNAMED_1_RSMD0603_I250_B
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):unnamed_1_rsmd0603_i250_b
    
Line Values: 
    S
    UNNAMED_1_RSMD0603_I249_B
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):unnamed_1_rsmd0603_i249_b
    
Line Values: 
    S
    DATA_SELECT_P2V5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_select_p2v5
    
Line Values: 
    S
    MXCK_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):mxck_p
    
Line Values: 
    S
    UNNAMED_1_RSMD0603_I242_A
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):unnamed_1_rsmd0603_i242_a
    
Line Values: 
    S
    DIFF_CLK_SELECT
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):diff_clk_select
    
Line Values: 
    S
    DCT_DAT2_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dct_dat2_p
    
Line Values: 
    S
    DCT_DAT2_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dct_dat2_n
    
Line Values: 
    S
    MXCK_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):mxck_n
    
Line Values: 
    S
    DIRECT_US_DATA_2_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):direct_us_data_2_p
    
Line Values: 
    S
    DIRECT_US_DATA_2_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):direct_us_data_2_n
    
Line Values: 
    S
    SFPTD2_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):sfptd2_p
    
Line Values: 
    S
    SFPTD2_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):sfptd2_n
    
Line Values: 
    S
    MAX9831_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):max9831_p
    
Line Values: 
    S
    MAX9831_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):max9831_n
    
Line Values: 
    S
    UNNAMED_1_ATMGA128_I235_PE2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):unnamed_1_atmga128_i235_pe2
    
Line Values: 
    S
    MP3V3_IN
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):mp3v3_in
    
Line Values: 
    S
    12V_IN
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):\12v_in\
    
Line Values: 
    S
    P2V5_MON_LOW
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):p2v5_mon_low
    
Line Values: 
    S
    P2V5_MON_HIGH
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):p2v5_mon_high
    
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_V2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_1_ltc2991_i162_v2
    
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_V1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_1_ltc2991_i162_v1
    
Line Values: 
    S
    UNNAMED_1_INV1CHOD_171P_Y
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):unnamed_1_inv1chod_171p_y
    
Line Values: 
    S
    UNNAMED_1_INV1CHOD_171P_A
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):unnamed_1_inv1chod_171p_a
    
Line Values: 
    S
    RESET*
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):\reset*\
    
Line Values: 
    S
    UDATA_IN_P<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):udata_in_p(2)
    
Line Values: 
    S
    UDATA_IN_N<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):udata_in_n(2)
    
Line Values: 
    S
    DFF_CLK_P<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dff_clk_p(2)
    
Line Values: 
    S
    DFF_CLK_N<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dff_clk_n(2)
    
Line Values: 
    S
    VCC3V3_PRE_RSHUNT
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):vcc3v3_pre_rshunt
    
Line Values: 
    S
    LDO_1V8_PG
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ldo_1v8_pg
    
Line Values: 
    S
    SENSE_I2C_SDA
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sense_i2c_sda
    
Line Values: 
    S
    SENSE_I2C_SCL
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sense_i2c_scl
    
Line Values: 
    S
    DCDC_2V5_PG
    @mtca_interface_board_reocc.top_mib_v3(sch_1):dcdc_2v5_pg
    
Line Values: 
    S
    VCC2V5_PRE_RSHUNT
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):vcc2v5_pre_rshunt
    
Line Values: 
    S
    UNNAMED_4_PTH08T210W_I137_VADJ
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_4_pth08t210w_i137_vadj
    
Line Values: 
    S
    UNNAMED_4_PTH08T210W_I137_TURBO
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_4_pth08t210w_i137_turbotrans
    
Line Values: 
    S
    UNNAMED_4_PTH08T210W_I137_SENSP
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_4_pth08t210w_i137_sensp
    
Line Values: 
    S
    UNNAMED_4_LEDGREEN06030_I176_A
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_4_ledgreen06030_i176_a
    
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_ADR2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_1_ltc2991_i162_adr2
    
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_ADR1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_1_ltc2991_i162_adr1
    
Line Values: 
    S
    UNNAMED_1_LTC2991_I162_ADR0
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_1_ltc2991_i162_adr0
    
Line Values: 
    S
    DC_DC_ENABLE
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):dc_dc_enable
    
Line Values: 
    S
    1V8_POST_RSHUNT
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):\1v8_post_rshunt\
    
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I418_B
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):unnamed_2_capcersmdcl2_i418_b
    
Line Values: 
    S
    UNNAMED_1_R_I154_1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_1_r_i154_1
    
Line Values: 
    S
    UNNAMED_1_RSMD0603_I144_B
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_1_rsmd0603_i144_b
    
Line Values: 
    S
    UNNAMED_1_PTH08T210W_I137_VADJ
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_1_pth08t210w_i137_vadj
    
Line Values: 
    S
    UNNAMED_1_PTH08T210W_I137_TURBO
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_1_pth08t210w_i137_turbotrans
    
Line Values: 
    S
    UNNAMED_1_OPTOCOUPLERACEC_I13_1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_1_optocoupleracec_i139_collector
    
Line Values: 
    S
    UNNAMED_1_OPTOCOUPLERACEC_I139_
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_1_optocoupleracec_i139_anode
    
Line Values: 
    S
    UART_TX_FROM_FPGA_3V3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):uart_tx_from_fpga_3v3
    
Line Values: 
    S
    UART_RX_TO_FPGA_3V3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):uart_rx_to_fpga_3v3
    
Line Values: 
    S
    P3V3_OUT1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):p3v3_out1
    
Line Values: 
    S
    P3V3_OUT0
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):p3v3_out0
    
Line Values: 
    S
    P1V8_OUT
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):p1v8_out
    
Line Values: 
    S
    P1V5_OUT
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):p1v5_out
    
Line Values: 
    S
    DATA_FROM_UPSTREAM_N<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):data_from_upstream_n(1)
    
Line Values: 
    S
    DATA_FROM_UPSTREAM_P<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):data_from_upstream_p(0)
    
Line Values: 
    S
    DATA_FROM_UPSTREAM_P<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):data_from_upstream_p(1)
    
Line Values: 
    S
    DATA_FROM_UPSTREAM_N<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):data_from_upstream_n(0)
    
Line Values: 
    S
    AUX_GBE_TX_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):aux_gbe_tx_p
    
Line Values: 
    S
    AUX_GBE_TX_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):aux_gbe_tx_n
    
Line Values: 
    S
    AUX_GBE_RX_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):aux_gbe_rx_p
    
Line Values: 
    S
    AUX_GBE_RX_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):aux_gbe_rx_n
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_VREF0
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i244_vref0
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_Q_3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i244_q_3
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_Q_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i244_q_2
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_Q_1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i244_q_1
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_Q
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i244_q
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_INSEL
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i244_insel
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1_1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i244_clk1_1
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I244_CLK1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i244_clk1
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_VREF0
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i178_vref0
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_Q_3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i178_q_3
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_Q_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i178_q_2
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_Q_1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i178_q_1
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_Q
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i178_q
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_INSEL
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i178_insel
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1_1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i178_clk1_1
    
Line Values: 
    S
    UNNAMED_3_ADCLK948_I178_CLK1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_3_adclk948_i178_clk1
    
Line Values: 
    S
    DC_REF_CLK_P<9>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_p(9)
    
Line Values: 
    S
    DC_REF_CLK_P<8>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_p(8)
    
Line Values: 
    S
    DC_REF_CLK_P<7>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_p(7)
    
Line Values: 
    S
    DC_REF_CLK_P<6>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_p(6)
    
Line Values: 
    S
    DC_REF_CLK_P<5>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_p(5)
    
Line Values: 
    S
    DC_REF_CLK_P<4>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_p(4)
    
Line Values: 
    S
    DC_REF_CLK_P<3>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_p(3)
    
Line Values: 
    S
    DC_REF_CLK_P<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_p(2)
    
Line Values: 
    S
    DC_REF_CLK_P<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_p(1)
    
Line Values: 
    S
    DC_REF_CLK_P<11>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_p(11)
    
Line Values: 
    S
    DC_REF_CLK_P<10>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_p(10)
    
Line Values: 
    S
    DC_REF_CLK_P<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_p(0)
    
Line Values: 
    S
    DC_REF_CLK_N<9>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_n(9)
    
Line Values: 
    S
    DC_REF_CLK_N<8>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_n(8)
    
Line Values: 
    S
    DC_REF_CLK_N<7>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_n(7)
    
Line Values: 
    S
    DC_REF_CLK_N<6>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_n(6)
    
Line Values: 
    S
    DC_REF_CLK_N<5>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_n(5)
    
Line Values: 
    S
    DC_REF_CLK_N<4>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_n(4)
    
Line Values: 
    S
    DC_REF_CLK_N<3>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_n(3)
    
Line Values: 
    S
    DC_REF_CLK_N<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_n(2)
    
Line Values: 
    S
    DC_REF_CLK_N<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_n(1)
    
Line Values: 
    S
    DC_REF_CLK_N<11>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_n(11)
    
Line Values: 
    S
    DC_REF_CLK_N<10>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_n(10)
    
Line Values: 
    S
    DC_REF_CLK_N<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dc_ref_clk_n(0)
    
Line Values: 
    S
    VDD_CLK_BUFFER
    @mtca_interface_board_reocc.top_mib_v3(sch_1):vdd_clk_buffer
    
Line Values: 
    S
    VDDO_CLK
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):vddo_clk
    
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I367_B
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_2_capcersmdcl2_i367_b
    
Line Values: 
    S
    UNNAMED_2_CAPCERSMDCL2_I366_B
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_2_capcersmdcl2_i366_b
    
Line Values: 
    S
    UNNAMED_1_SY58608U_I571_VREF
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_1_sy58608u_i571_vref
    
Line Values: 
    S
    UNNAMED_1_SY58608U_I564_VREF
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_1_sy58608u_i564_vref
    
Line Values: 
    S
    UNNAMED_1_SY58608U_I557_VREF
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_1_sy58608u_i557_vref
    
Line Values: 
    S
    UNNAMED_1_R_I575_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_1_r_i575_2
    
Line Values: 
    S
    UNNAMED_1_R_I574_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_1_r_i574_2
    
Line Values: 
    S
    UNNAMED_1_R_I568_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_1_r_i568_2
    
Line Values: 
    S
    UNNAMED_1_R_I567_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_1_r_i567_2
    
Line Values: 
    S
    UNNAMED_1_R_I559_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_1_r_i559_2
    
Line Values: 
    S
    UNNAMED_1_R_I558_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):unnamed_1_r_i558_2
    
Line Values: 
    S
    UPSTREAM_DATA_P<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):upstream_data_p(0)
    
Line Values: 
    S
    UPSTREAM_DATA_N_<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):\upstream_data_n_\(2)
    
Line Values: 
    S
    UPSTREAM_DATA_N_<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):\upstream_data_n_\(1)
    
Line Values: 
    S
    UPSTREAM_DATA_N_<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):\upstream_data_n_\(0)
    
Line Values: 
    S
    SFP_DATA_OUT_P<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_data_out_p(2)
    
Line Values: 
    S
    SFP_DATA_OUT_P<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_data_out_p(1)
    
Line Values: 
    S
    SFP_DATA_OUT_P<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_data_out_p(0)
    
Line Values: 
    S
    SFP_DATA_OUT_N<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_data_out_n(2)
    
Line Values: 
    S
    SFP_DATA_OUT_N<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_data_out_n(1)
    
Line Values: 
    S
    UPSTREAM_DATA_P<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):upstream_data_p(2)
    
Line Values: 
    S
    UPSTREAM_DATA_P<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):upstream_data_p(1)
    
Line Values: 
    S
    SFP_DATA_OUT_N<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_data_out_n(0)
    
Line Values: 
    S
    SFP2_CLKGEN_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):sfp2_clkgen_p
    
Line Values: 
    S
    SFP2_CLKGEN_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):sfp2_clkgen_n
    
Line Values: 
    S
    SFP1_CLKGEN_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):sfp1_clkgen_p
    
Line Values: 
    S
    SFP1_CLKGEN_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):sfp1_clkgen_n
    
Line Values: 
    S
    SFP0_CLKGEN_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):sfp0_clkgen_p
    
Line Values: 
    S
    SFP0_CLKGEN_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):sfp0_clkgen_n
    
Line Values: 
    S
    DFF_REF_CLK_P<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dff_ref_clk_p(2)
    
Line Values: 
    S
    DFF_REF_CLK_P<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dff_ref_clk_p(1)
    
Line Values: 
    S
    DFF_REF_CLK_P<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dff_ref_clk_p(0)
    
Line Values: 
    S
    DFF_REF_CLK_N<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dff_ref_clk_n(2)
    
Line Values: 
    S
    DFF_REF_CLK_N<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dff_ref_clk_n(1)
    
Line Values: 
    S
    DFF_REF_CLK_N<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):dff_ref_clk_n(0)
    
Line Values: 
    S
    CLK_TST_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):clk_tst_p
    
Line Values: 
    S
    CLK_TST_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):clk_tst_n
    
Line Values: 
    S
    CLKIN2_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):clkin2_p
    
Line Values: 
    S
    CLKIN2_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):clkin2_n
    
Line Values: 
    S
    CLK_SCL
    @mtca_interface_board_reocc.top_mib_v3(sch_1):clk_scl
    
Line Values: 
    S
    CLK_SEL0
    @mtca_interface_board_reocc.top_mib_v3(sch_1):clk_sel0
    
Line Values: 
    S
    CLK_SEL1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):clk_sel1
    
Line Values: 
    S
    CLK_INTR
    @mtca_interface_board_reocc.top_mib_v3(sch_1):clk_intr
    
Line Values: 
    S
    CLK_LOL
    @mtca_interface_board_reocc.top_mib_v3(sch_1):clk_lol
    
Line Values: 
    S
    CLK_P<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):clk_p(1)
    
Line Values: 
    S
    CLK_P<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):clk_p(0)
    
Line Values: 
    S
    CLK_N<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):clk_n(1)
    
Line Values: 
    S
    CLK_SDA
    @mtca_interface_board_reocc.top_mib_v3(sch_1):clk_sda
    
Line Values: 
    S
    CLK_N<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):clk_n(0)
    
Line Values: 
    S
    AVDD
    @mtca_interface_board_reocc.top_mib_v3(sch_1):avdd
    
Line Values: 
    S
    P2V5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):p2v5
    
Line Values: 
    S
    VCCT_3V3_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):vcct_3v3
    
Line Values: 
    S
    VCCT_3V3_1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):vcct_3v3
    
Line Values: 
    S
    VCCT_3V3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):vcct_3v3
    
Line Values: 
    S
    VCCR_3V3_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):vccr_3v3
    
Line Values: 
    S
    VCCR_3V3_1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):vccr_3v3
    
Line Values: 
    S
    VCCR_3V3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):vccr_3v3
    
Line Values: 
    S
    TMS_1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):tms
    
Line Values: 
    S
    CLK_RST
    @mtca_interface_board_reocc.top_mib_v3(sch_1):clk_rst
    
Line Values: 
    S
    TDO_1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):tdo
    
Line Values: 
    S
    TDI_1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):tdi
    
Line Values: 
    S
    TCK_1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):tck
    
Line Values: 
    S
    SFP_TD_P<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_td_p(0)
    
Line Values: 
    S
    SFP_TD_N<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_td_n(2)
    
Line Values: 
    S
    SFP_TD_N<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_td_n(1)
    
Line Values: 
    S
    SFP_TD_N<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_td_n(0)
    
Line Values: 
    S
    SFP_SDA<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_sda(2)
    
Line Values: 
    S
    SFP_SDA<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_sda(1)
    
Line Values: 
    S
    SFP_SDA<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_sda(0)
    
Line Values: 
    S
    SFP_SCL<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_scl(2)
    
Line Values: 
    S
    SFP_RATE_SELECT<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_rate_select(2)
    
Line Values: 
    S
    SFP_RATE_SELECT<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_rate_select(1)
    
Line Values: 
    S
    SFP_RATE_SELECT<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_rate_select(0)
    
Line Values: 
    S
    SFP_TX_DISABLE<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_tx_disable(2)
    
Line Values: 
    S
    SFP_TX_DISABLE<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_tx_disable(1)
    
Line Values: 
    S
    SFP_TX_DISABLE<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_tx_disable(0)
    
Line Values: 
    S
    SFP_TX_FAULT<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_tx_fault(2)
    
Line Values: 
    S
    SFP_TX_FAULT<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_tx_fault(1)
    
Line Values: 
    S
    SFP_TX_FAULT<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_tx_fault(0)
    
Line Values: 
    S
    SFP_LOS<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_los(2)
    
Line Values: 
    S
    SFP_SCL<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_scl(1)
    
Line Values: 
    S
    SFP_LOS<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_los(1)
    
Line Values: 
    S
    SFP_LOS<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_los(0)
    
Line Values: 
    S
    SFP_RD_P<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_rd_p(2)
    
Line Values: 
    S
    SFP_RD_P<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_rd_p(1)
    
Line Values: 
    S
    SFP_RD_P<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_rd_p(0)
    
Line Values: 
    S
    SFP_RD_N<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_rd_n(2)
    
Line Values: 
    S
    SFP_RD_N<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_rd_n(1)
    
Line Values: 
    S
    SFP_RD_N<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_rd_n(0)
    
Line Values: 
    S
    SFP_TD_P<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_td_p(2)
    
Line Values: 
    S
    SFP_TD_P<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_td_p(1)
    
Line Values: 
    S
    SFP_SCL<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):sfp_scl(0)
    
Line Values: 
    S
    RTM_PS
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):rtm_ps
    
Line Values: 
    S
    PRESENCE_12V
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):presence_12v
    
Line Values: 
    S
    DCDC_3V3_PG
    @mtca_interface_board_reocc.top_mib_v3(sch_1):dcdc_3v3_pg
    
Line Values: 
    S
    DCDC_ENABLE
    @mtca_interface_board_reocc.top_mib_v3(sch_1):dcdc_enable
    
Line Values: 
    S
    NOVER_TEMP
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):nover_temp
    
Line Values: 
    S
    N02371
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):n02371
    
Line Values: 
    S
    N00904
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):n00904
    
Line Values: 
    S
    N00902
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):n00902
    
Line Values: 
    S
    N00775
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):n00775
    
Line Values: 
    S
    N00771
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):n00771
    
Line Values: 
    S
    N00505
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):n00505
    
Line Values: 
    S
    N00497
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):n00497
    
Line Values: 
    S
    N00481
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):n00481
    
Line Values: 
    S
    N00473
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):n00473
    
Line Values: 
    S
    N00471
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):n00471
    
Line Values: 
    S
    N00469
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):n00469
    
Line Values: 
    S
    N00455
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):n00455
    
Line Values: 
    S
    N003941
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):n003941
    
Line Values: 
    S
    N00183_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_4p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):n00183
    
Line Values: 
    S
    N00183_1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_3p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):n00183
    
Line Values: 
    S
    N00183
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_3p@mtca_interface_board_reocc.\03_ sfp\(sch_1):page1_2p@mtca_interface_board_reocc.\04_ sfp_module\(sch_1):n00183
    
Line Values: 
    S
    UNNAMED_1_LEDRED06030_121P_A
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):unnamed_1_ledred06030_121p_a
    
Line Values: 
    S
    REF_CLK_N<4>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_n(4)
    
Line Values: 
    S
    REF_CLK_N<3>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_n(3)
    
Line Values: 
    S
    PWR_ON
    @mtca_interface_board_reocc.top_mib_v3(sch_1):pwr_on
    
Line Values: 
    S
    AMC_N_ENABLE
    @mtca_interface_board_reocc.top_mib_v3(sch_1):amc_n_enable
    
Line Values: 
    S
    TCK_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):tck
    
Line Values: 
    S
    TMS_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):tms
    
Line Values: 
    S
    TDO_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):tdo
    
Line Values: 
    S
    TDI_2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):tdi
    
Line Values: 
    S
    GBE_TX_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):gbe_tx_n
    
Line Values: 
    S
    GBE_TX_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):gbe_tx_p
    
Line Values: 
    S
    GBE_RX_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):gbe_rx_n
    
Line Values: 
    S
    REF_CLK_N<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_n(2)
    
Line Values: 
    S
    GBE_RX_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):gbe_rx_p
    
Line Values: 
    S
    IMPB_SCL
    @mtca_interface_board_reocc.top_mib_v3(sch_1):impb_scl
    
Line Values: 
    S
    IMPB_SDA
    @mtca_interface_board_reocc.top_mib_v3(sch_1):impb_sda
    
Line Values: 
    S
    DATA_OUT_P<11>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_p(11)
    
Line Values: 
    S
    DATA_OUT_P<10>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_p(10)
    
Line Values: 
    S
    DATA_OUT_P<9>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_p(9)
    
Line Values: 
    S
    DATA_OUT_P<8>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_p(8)
    
Line Values: 
    S
    DATA_OUT_P<7>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_p(7)
    
Line Values: 
    S
    DATA_OUT_P<6>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_p(6)
    
Line Values: 
    S
    DATA_OUT_P<5>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_p(5)
    
Line Values: 
    S
    REF_CLK_N<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_n(1)
    
Line Values: 
    S
    DATA_OUT_P<4>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_p(4)
    
Line Values: 
    S
    DATA_OUT_P<3>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_p(3)
    
Line Values: 
    S
    DATA_OUT_P<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_p(2)
    
Line Values: 
    S
    DATA_OUT_P<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_p(1)
    
Line Values: 
    S
    DATA_OUT_P<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_p(0)
    
Line Values: 
    S
    DATA_OUT_N<11>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_n(11)
    
Line Values: 
    S
    DATA_OUT_N<10>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_n(10)
    
Line Values: 
    S
    DATA_OUT_N<9>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_n(9)
    
Line Values: 
    S
    DATA_OUT_N<8>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_n(8)
    
Line Values: 
    S
    DATA_OUT_N<7>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_n(7)
    
Line Values: 
    S
    REF_CLK_N<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_n(0)
    
Line Values: 
    S
    DATA_OUT_N<6>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_n(6)
    
Line Values: 
    S
    DATA_OUT_N<5>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_n(5)
    
Line Values: 
    S
    DATA_OUT_N<4>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_n(4)
    
Line Values: 
    S
    DATA_OUT_N<3>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_n(3)
    
Line Values: 
    S
    DATA_OUT_N<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_n(2)
    
Line Values: 
    S
    DATA_OUT_N<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_n(1)
    
Line Values: 
    S
    DATA_OUT_N<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_out_n(0)
    
Line Values: 
    S
    DATA_IN_P<11>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_p(11)
    
Line Values: 
    S
    DATA_IN_P<10>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_p(10)
    
Line Values: 
    S
    DATA_IN_P<9>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_p(9)
    
Line Values: 
    S
    AMC_GA<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):amc_ga(2)
    
Line Values: 
    S
    DATA_IN_P<8>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_p(8)
    
Line Values: 
    S
    DATA_IN_P<7>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_p(7)
    
Line Values: 
    S
    DATA_IN_P<6>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_p(6)
    
Line Values: 
    S
    DATA_IN_P<5>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_p(5)
    
Line Values: 
    S
    DATA_IN_P<4>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_p(4)
    
Line Values: 
    S
    DATA_IN_P<3>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_p(3)
    
Line Values: 
    S
    DATA_IN_P<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_p(2)
    
Line Values: 
    S
    DATA_IN_P<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_p(1)
    
Line Values: 
    S
    DATA_IN_P<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_p(0)
    
Line Values: 
    S
    DATA_IN_N<11>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_n(11)
    
Line Values: 
    S
    AMC_GA<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):amc_ga(1)
    
Line Values: 
    S
    DATA_IN_N<10>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_n(10)
    
Line Values: 
    S
    DATA_IN_N<9>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_n(9)
    
Line Values: 
    S
    DATA_IN_N<8>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_n(8)
    
Line Values: 
    S
    DATA_IN_N<7>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_n(7)
    
Line Values: 
    S
    DATA_IN_N<6>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_n(6)
    
Line Values: 
    S
    DATA_IN_N<5>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_n(5)
    
Line Values: 
    S
    DATA_IN_N<4>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_n(4)
    
Line Values: 
    S
    DATA_IN_N<3>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_n(3)
    
Line Values: 
    S
    DATA_IN_N<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_n(2)
    
Line Values: 
    S
    DATA_IN_N<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_n(1)
    
Line Values: 
    S
    AMC_GA<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):amc_ga(0)
    
Line Values: 
    S
    DATA_IN_N<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):data_in_n(0)
    
Line Values: 
    S
    REF_CLK_P<11>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_p(11)
    
Line Values: 
    S
    REF_CLK_P<10>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_p(10)
    
Line Values: 
    S
    REF_CLK_P<9>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_p(9)
    
Line Values: 
    S
    REF_CLK_P<8>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_p(8)
    
Line Values: 
    S
    REF_CLK_P<7>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_p(7)
    
Line Values: 
    S
    REF_CLK_P<6>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_p(6)
    
Line Values: 
    S
    REF_CLK_P<5>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_p(5)
    
Line Values: 
    S
    REF_CLK_P<4>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_p(4)
    
Line Values: 
    S
    REF_CLK_P<3>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_p(3)
    
Line Values: 
    S
    AMC_N_PS<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):amc_n_ps(1)
    
Line Values: 
    S
    REF_CLK_P<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_p(2)
    
Line Values: 
    S
    REF_CLK_P<1>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_p(1)
    
Line Values: 
    S
    REF_CLK_P<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_p(0)
    
Line Values: 
    S
    REF_CLK_N<11>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_n(11)
    
Line Values: 
    S
    REF_CLK_N<10>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_n(10)
    
Line Values: 
    S
    REF_CLK_N<9>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_n(9)
    
Line Values: 
    S
    REF_CLK_N<8>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_n(8)
    
Line Values: 
    S
    REF_CLK_N<7>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_n(7)
    
Line Values: 
    S
    REF_CLK_N<6>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_n(6)
    
Line Values: 
    S
    REF_CLK_N<5>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):ref_clk_n(5)
    
Line Values: 
    S
    AMC_N_PS<0>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):amc_n_ps(0)
    
Line Values: 
    S
    VP12_EN
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_1p@mtca_interface_board_reocc.\02_ power\(sch_1):vp12_en
    
Line Values: 
    S
    VP12
    @mtca_interface_board_reocc.top_mib_v3(sch_1):vp12
    
Line Values: 
    S
    CLKIN3_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):clkin3_n
    
Line Values: 
    S
    CLKIN3_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):clkin3_p
    
Line Values: 
    S
    XB
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):xb
    
Line Values: 
    S
    XA
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):xa
    
Line Values: 
    S
    AUXIO_N3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):auxio_n3
    
Line Values: 
    S
    AUXIO_N4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):auxio_n4
    
Line Values: 
    S
    AUXIO_N5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):auxio_n5
    
Line Values: 
    S
    AUXIO_P5
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):auxio_p5
    
Line Values: 
    S
    AUXIO_P2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):auxio_p2
    
Line Values: 
    S
    AUXIO_P4
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):auxio_p4
    
Line Values: 
    S
    AUXIO_P3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):auxio_p3
    
Line Values: 
    S
    SCOPE_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):scope_n
    
Line Values: 
    S
    SCOPE_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):scope_p
    
Line Values: 
    S
    DATA_FROM_UPSTREAM_N<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):data_from_upstream_n(2)
    
Line Values: 
    S
    DATA_FROM_UPSTREAM_P<2>
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):data_from_upstream_p(2)
    
Line Values: 
    S
    CLKIN1_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):clkin1_p
    
Line Values: 
    S
    CLKIN1_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):clkin1_n
    
Line Values: 
    S
    I2C_SEL
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):i2c_sel
    
Line Values: 
    S
    CLKIN0_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):clkin0_n
    
Line Values: 
    S
    CLKIN0_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):clkin0_p
    
Line Values: 
    S
    AUXIO_N7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):auxio_n7
    
Line Values: 
    S
    AUXIO_N6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):auxio_n6
    
Line Values: 
    S
    AUXIO_P6
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):auxio_p6
    
Line Values: 
    S
    RCLK_P0
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):rclk_p0
    
Line Values: 
    S
    AUXIO_N2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):auxio_n2
    
Line Values: 
    S
    AUXIO_P1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):auxio_p1
    
Line Values: 
    S
    AUXIO_P7
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):auxio_p7
    
Line Values: 
    S
    RCLK_N0
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):rclk_n0
    
Line Values: 
    S
    REFCLK_OUT1_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):refclk_out1_n
    
Line Values: 
    S
    REFCLK_OUT1_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):refclk_out1_p
    
Line Values: 
    S
    REFCLK_OUT0_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):refclk_out0_n
    
Line Values: 
    S
    REFCLK_OUT0_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):refclk_out0_p
    
Line Values: 
    S
    VP1V8
    @mtca_interface_board_reocc.top_mib_v3(sch_1):vp1v8
    
Line Values: 
    S
    A1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):a1
    
Line Values: 
    S
    A0
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):a0
    
Line Values: 
    S
    FPGA_PG
    @mtca_interface_board_reocc.top_mib_v3(sch_1):fpga_pg
    
Line Values: 
    S
    VREF_JTAG
    @mtca_interface_board_reocc.top_mib_v3(sch_1):vref_jtag
    
Line Values: 
    S
    FBCLK_P
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):fbclk_p
    
Line Values: 
    S
    FBCLK_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):fbclk_n
    
Line Values: 
    S
    VCC3V3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):vcc3v3
    
Line Values: 
    S
    RCLK_P1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):rclk_p1
    
Line Values: 
    S
    RCLK_N1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):rclk_n1
    
Line Values: 
    S
    A2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):a2
    
Line Values: 
    S
    MP3V3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):mp3v3
    
Line Values: 
    S
    RED_LED
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):red_led
    
Line Values: 
    S
    BLUE_LED
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):blue_led
    
Line Values: 
    S
    GREEN_LED
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):green_led
    
Line Values: 
    S
    VDDA_CLK
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):vdda_clk
    
Line Values: 
    S
    HANDLE_SW_CLOSE_N
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_5p@mtca_interface_board_reocc.\01_ module management ctrl\(sch_1):handle_sw_close_n
    
Line Values: 
    S
    VDD_CLK
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_2p@mtca_interface_board_reocc.\08_ timing\(sch_1):vdd_clk
    
Line Values: 
    S
    FPGA_TDI
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):fpga_tdi
    
Line Values: 
    S
    FPGA_TMS
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):fpga_tms
    
Line Values: 
    S
    FPGA_TCK
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):fpga_tck
    
Line Values: 
    S
    FPGA_TDO
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):fpga_tdo
    
Line Values: 
    S
    TDI
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):tdi
    
Line Values: 
    S
    TDO
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):tdo
    
Line Values: 
    S
    TCK
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):tck
    
Line Values: 
    S
    TMS
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_4p@mtca_interface_board_reocc.\05 trenz te0712 fpga module\(sch_1):tms
    
Line Values: 
    S
    SEGMENT3
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):segment3
    
Line Values: 
    S
    SEGMENT2
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):segment2
    
Line Values: 
    S
    GND
    @mtca_interface_board_reocc.top_mib_v3(sch_1):gnd
    
Line Values: 
    S
    SEGMENT1
    @mtca_interface_board_reocc.top_mib_v3(sch_1):page2_6p@mtca_interface_board_reocc.\07_ backplane interface\(sch_1):segment1
    

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I145@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I145@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_VADJ
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I145@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_VADJ

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I195@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I195@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_VADJ
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I195@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_VADJ

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I252@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2             A    -   1    1 FALSE FALSE  -1  -1 
      1        WURTH SMSW    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I252@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      - WURTH SMSW WURTH SMSW    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I250_B
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I252@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      1 WURTH SMSW WURTH SMSW    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I250_B

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I251@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2             A    -   1    1 FALSE FALSE  -1  -1 
      1        WURTH SMSW    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I251@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      - WURTH SMSW WURTH SMSW    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I249_B
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I251@BRIS_CDS_DISCRETE.WURTH_SMSW(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      1 WURTH SMSW WURTH SMSW    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I249_B

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I249@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I249@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):BLUE_LED
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I249_B
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I249@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):BLUE_LED
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I249_B

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I250@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I250@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RED_LED
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I250_B
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I250@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RED_LED
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I250_B

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
     13          ADR0    -   1    1 FALSE FALSE  -1  -1 
     14          ADR1    -   1    1 FALSE FALSE  -1  -1 
     15          ADR2    -   1    1 FALSE FALSE  -1  -1 
     12           PWM    -   1    1 FALSE FALSE  -1  -1 
     11           SCL    -   1    1 FALSE FALSE  -1  -1 
     10           SDA    -   1    1 FALSE FALSE  -1  -1 
      1            V1    -   1    1 FALSE FALSE  -1  -1 
      2            V2    -   1    1 FALSE FALSE  -1  -1 
      3            V3    -   1    1 FALSE FALSE  -1  -1 
      4            V4    -   1    1 FALSE FALSE  -1  -1 
      5            V5    -   1    1 FALSE FALSE  -1  -1 
      6            V6    -   1    1 FALSE FALSE  -1  -1 
      7            V7    -   1    1 FALSE FALSE  -1  -1 
      8            V8    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   ADR0   ADR0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR0
      -   ADR1   ADR1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR1
      -   ADR2   ADR2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR2
      -    PWM    PWM    -   1    1 FALSE FALSE  -1  -1 
      -    SCL    SCL    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SCL
      -    SDA    SDA    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SDA
      -     V1     V1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V1
      -     V2     V2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V2
      -     V3     V3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -     V4     V4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):1V8_POST_RSHUNT
      -     V5     V5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      -     V6     V6    -   1    1 FALSE FALSE  -1  -1 
      -     V7     V7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_HIGH
      -     V8     V8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_LOW
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I162@CNLINEAR.LTC2991(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
     13   ADR0   ADR0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR0
     14   ADR1   ADR1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR1
     15   ADR2   ADR2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR2
     12    PWM    PWM    -   1    1 FALSE FALSE  -1  -1 
     11    SCL    SCL    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SCL
     10    SDA    SDA    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SDA
      1     V1     V1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V1
      2     V2     V2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V2
      3     V3     V3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      4     V4     V4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):1V8_POST_RSHUNT
      5     V5     V5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      6     V6     V6    -   1    1 FALSE FALSE  -1  -1 
      7     V7     V7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_HIGH
      8     V8     V8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_LOW

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I802@CNINTERFACE.854S01I(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      6        CLK_SEL    -   1    0 FALSE FALSE  -1  -1 
     10            NQ    -   1    0 FALSE FALSE  -1  -1 
     11             Q    -   1    0 FALSE FALSE  -1  -1 
      5        RESERVED    -   1    0 FALSE FALSE  -1  -1 
      4        NPCLK<0>    -   1    1 FALSE FALSE  -1  -1 
      3        PCLK<0>    -   1    1 FALSE FALSE  -1  -1 
      2        NPCLK<0>    -   2    2 FALSE FALSE  -1  -1 
      1        PCLK<0>    -   2    2 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I802@CNINTERFACE.854S01I(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - CLK_SEL CLK_SEL    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DIFF_CLK_SELECT
      -     NQ     NQ    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_N
      -      Q      Q    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_P
      - RESERVED RESERVED    -   1    0 FALSE FALSE  -1  -1 
      - NPCLK<1> NPCLK<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_N
      - PCLK<1> PCLK<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_P
      - NPCLK<0> NPCLK<0>    -   2    2 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_N
      - PCLK<0> PCLK<0>    -   2    2 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_P
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I802@CNINTERFACE.854S01I(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      6 CLK_SEL CLK_SEL    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DIFF_CLK_SELECT
     10     NQ     NQ    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_N
     11      Q      Q    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_P
      5 RESERVED RESERVED    -   1    0 FALSE FALSE  -1  -1 
      4 NPCLK<1> NPCLK<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_N
      3 PCLK<1> PCLK<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_P
      2 NPCLK<0> NPCLK<0>    -   2    2 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_N
      1 PCLK<0> PCLK<0>    -   2    2 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_P

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I240@OXFLIB.SS16FP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2             A    -   1    1 FALSE FALSE  -1  -1 
      1             C    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I240@OXFLIB.SS16FP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00497
      -      C      C    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I240@OXFLIB.SS16FP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00497
      1      C      C    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I241@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I241@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_ATMGA128_I235_PE2
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I241@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_ATMGA128_I235_PE2
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I239@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I239@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00473
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I239@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00473
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I238@OXFLIB.SHF-105-01-L-D-SM(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
     10            10    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
      3             3    -   1    1 FALSE FALSE  -1  -1 
      4             4    -   1    1 FALSE FALSE  -1  -1 
      5             5    -   1    1 FALSE FALSE  -1  -1 
      6             6    -   1    1 FALSE FALSE  -1  -1 
      7             7    -   1    1 FALSE FALSE  -1  -1 
      8             8    -   1    1 FALSE FALSE  -1  -1 
      9             9    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I238@OXFLIB.SHF-105-01-L-D-SM(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TCK
      -     10     10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      3      3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDO
      -      4      4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      5      5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TMS
      -      6      6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I242_A
      -      7      7    -   1    1 FALSE FALSE  -1  -1 
      -      8      8    -   1    1 FALSE FALSE  -1  -1 
      -      9      9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDI
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I238@OXFLIB.SHF-105-01-L-D-SM(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TCK
     10     10     10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      3      3      3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDO
      4      4      4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      5      5      5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TMS
      6      6      6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I242_A
      7      7      7    -   1    1 FALSE FALSE  -1  -1 
      8      8      8    -   1    1 FALSE FALSE  -1  -1 
      9      9      9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDI

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I52@OXFLIB.SF-0603FP015F-2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I52@OXFLIB.SF-0603FP015F-2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):MP3V3_IN
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I52@OXFLIB.SF-0603FP015F-2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):MP3V3_IN

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I148@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I148@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_SENSP
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I148@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_SENSP
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_RSMD0603_I144_B
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I148@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_RSMD0603_I144_B
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I51@OXFLIB.SF-0603S300-2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I51@OXFLIB.SF-0603S300-2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_I51@OXFLIB.SF-0603S300-2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I203@OXFLIB.KKCON3(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1         A1<0>    -   1    1 FALSE FALSE  -1  -1 
      3         A2<0>    -   1    1 FALSE FALSE  -1  -1 
      2         B1<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I203@OXFLIB.KKCON3(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -  A1<0>  A1<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      -  A2<0>  A2<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  B1<0>  B1<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I203@OXFLIB.KKCON3(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1  A1<0>  A1<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      3  A2<0>  A2<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2  B1<0>  B1<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I236@OXFLIB.HEADER2X1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I236@OXFLIB.HEADER2X1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_A
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I236@OXFLIB.HEADER2X1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_A

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I803@CNINTERFACE.74AVC1T45(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3             A    -   1    1 FALSE FALSE  -1  -1 
      4             B    -   1    1 FALSE FALSE  -1  -1 
      5           DIR    -   1    1 FALSE FALSE  -1  -1 
      2           GND    -   1    1 FALSE FALSE  -1  -1 
      1          VCCA    -   1    1 FALSE FALSE  -1  -1 
      6          VCCB    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I803@CNINTERFACE.74AVC1T45(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_SELECT_P2V5
      -      B      B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DIFF_CLK_SELECT
      -    DIR    DIR    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -    GND    GND    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   VCCA   VCCA    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -   VCCB   VCCB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I803@CNINTERFACE.74AVC1T45(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_SELECT_P2V5
      4      B      B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DIFF_CLK_SELECT
      5    DIR    DIR    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2    GND    GND    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      1   VCCA   VCCA    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      6   VCCB   VCCB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
     62          AREF    -   1    1 FALSE FALSE  -1  -1 
     64          AVCC    -   1    1 FALSE FALSE  -1  -1 
     22          GND1    -   1    1 FALSE FALSE  -1  -1 
     53          GND2    -   1    1 FALSE FALSE  -1  -1 
     63          GND3    -   1    1 FALSE FALSE  -1  -1 
     51           PA0    -   1    1 FALSE FALSE  -1  -1 
     50           PA1    -   1    1 FALSE FALSE  -1  -1 
     49           PA2    -   1    1 FALSE FALSE  -1  -1 
     48           PA3    -   1    1 FALSE FALSE  -1  -1 
     47           PA4    -   1    1 FALSE FALSE  -1  -1 
     46           PA5    -   1    1 FALSE FALSE  -1  -1 
     45           PA6    -   1    1 FALSE FALSE  -1  -1 
     44           PA7    -   1    1 FALSE FALSE  -1  -1 
     10           PB0    -   1    1 FALSE FALSE  -1  -1 
     11           PB1    -   1    1 FALSE FALSE  -1  -1 
     12           PB2    -   1    1 FALSE FALSE  -1  -1 
     13           PB3    -   1    1 FALSE FALSE  -1  -1 
     14           PB4    -   1    1 FALSE FALSE  -1  -1 
     15           PB5    -   1    1 FALSE FALSE  -1  -1 
     16           PB6    -   1    1 FALSE FALSE  -1  -1 
     17           PB7    -   1    1 FALSE FALSE  -1  -1 
     35           PC0    -   1    1 FALSE FALSE  -1  -1 
     36           PC1    -   1    1 FALSE FALSE  -1  -1 
     37           PC2    -   1    1 FALSE FALSE  -1  -1 
     38           PC3    -   1    1 FALSE FALSE  -1  -1 
     39           PC4    -   1    1 FALSE FALSE  -1  -1 
     40           PC5    -   1    1 FALSE FALSE  -1  -1 
     41           PC6    -   1    1 FALSE FALSE  -1  -1 
     42           PC7    -   1    1 FALSE FALSE  -1  -1 
     25           PD0    -   1    1 FALSE FALSE  -1  -1 
     26           PD1    -   1    1 FALSE FALSE  -1  -1 
     27           PD2    -   1    1 FALSE FALSE  -1  -1 
     28           PD3    -   1    1 FALSE FALSE  -1  -1 
     29           PD4    -   1    1 FALSE FALSE  -1  -1 
     30           PD5    -   1    1 FALSE FALSE  -1  -1 
     31           PD6    -   1    1 FALSE FALSE  -1  -1 
     32           PD7    -   1    1 FALSE FALSE  -1  -1 
      2           PE0    -   1    1 FALSE FALSE  -1  -1 
      3           PE1    -   1    1 FALSE FALSE  -1  -1 
      4           PE2    -   1    1 FALSE FALSE  -1  -1 
      5           PE3    -   1    1 FALSE FALSE  -1  -1 
      6           PE4    -   1    1 FALSE FALSE  -1  -1 
      7           PE5    -   1    1 FALSE FALSE  -1  -1 
      8           PE6    -   1    1 FALSE FALSE  -1  -1 
      9           PE7    -   1    1 FALSE FALSE  -1  -1 
      1          PEN*    -   1    1 FALSE FALSE  -1  -1 
     61           PF0    -   1    1 FALSE FALSE  -1  -1 
     60           PF1    -   1    1 FALSE FALSE  -1  -1 
     59           PF2    -   1    1 FALSE FALSE  -1  -1 
     58           PF3    -   1    1 FALSE FALSE  -1  -1 
     57           PF4    -   1    1 FALSE FALSE  -1  -1 
     56           PF5    -   1    1 FALSE FALSE  -1  -1 
     55           PF6    -   1    1 FALSE FALSE  -1  -1 
     54           PF7    -   1    1 FALSE FALSE  -1  -1 
     33           PG0    -   1    1 FALSE FALSE  -1  -1 
     34           PG1    -   1    1 FALSE FALSE  -1  -1 
     43           PG2    -   1    1 FALSE FALSE  -1  -1 
     18           PG3    -   1    1 FALSE FALSE  -1  -1 
     19           PG4    -   1    1 FALSE FALSE  -1  -1 
     20        RESET*    -   1    1 FALSE FALSE  -1  -1 
     21          VCC1    -   1    1 FALSE FALSE  -1  -1 
     52          VCC2    -   1    1 FALSE FALSE  -1  -1 
     24         XTAL1    -   1    1 FALSE FALSE  -1  -1 
     23         XTAL2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   AREF   AREF    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00455
      -   AVCC   AVCC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00455
      -   GND1   GND1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND2   GND2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND3   GND3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    PA0    PA0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_3V3_PG
      -    PA1    PA1    -   1    1 FALSE FALSE  -1  -1 
      -    PA2    PA2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RTM_PS
      -    PA3    PA3    -   1    1 FALSE FALSE  -1  -1 
      -    PA4    PA4    -   1    1 FALSE FALSE  -1  -1 
      -    PA5    PA5    -   1    1 FALSE FALSE  -1  -1 
      -    PA6    PA6    -   1    1 FALSE FALSE  -1  -1 
      -    PA7    PA7    -   1    1 FALSE FALSE  -1  -1 
      -    PB0    PB0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00481
      -    PB1    PB1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(0)
      -    PB2    PB2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(1)
      -    PB3    PB3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(2)
      -    PB4    PB4    -   1    1 FALSE FALSE  -1  -1 
      -    PB5    PB5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RED_LED
      -    PB6    PB6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):GREEN_LED
      -    PB7    PB7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):BLUE_LED
      -    PC0    PC0    -   1    1 FALSE FALSE  -1  -1 
      -    PC1    PC1    -   1    1 FALSE FALSE  -1  -1 
      -    PC2    PC2    -   1    1 FALSE FALSE  -1  -1 
      -    PC3    PC3    -   1    1 FALSE FALSE  -1  -1 
      -    PC4    PC4    -   1    1 FALSE FALSE  -1  -1 
      -    PC5    PC5    -   1    1 FALSE FALSE  -1  -1 
      -    PC6    PC6    -   1    1 FALSE FALSE  -1  -1 
      -    PC7    PC7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_ENABLE
      -    PD0    PD0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00469
      -    PD1    PD1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SDA
      -    PD2    PD2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):HANDLE_SW_CLOSE_N
      -    PD3    PD3    -   1    1 FALSE FALSE  -1  -1 
      -    PD4    PD4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00471
      -    PD5    PD5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SDA
      -    PD6    PD6    -   1    1 FALSE FALSE  -1  -1 
      -    PD7    PD7    -   1    1 FALSE FALSE  -1  -1 
      -    PE0    PE0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):NOVER_TEMP
      -    PE1    PE1    -   1    1 FALSE FALSE  -1  -1 
      -    PE2    PE2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_ATMGA128_I235_PE2
      -    PE3    PE3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00473
      -    PE4    PE4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):FPGA_PG
      -    PE5    PE5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):LDO_1V8_PG
      -    PE6    PE6    -   1    1 FALSE FALSE  -1  -1 
      -    PE7    PE7    -   1    1 FALSE FALSE  -1  -1 
      -   PEN*   PEN*    -   1    1 FALSE FALSE  -1  -1 
      -    PF0    PF0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PRESENCE_12V
      -    PF1    PF1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_2V5_PG
      -    PF2    PF2    -   1    1 FALSE FALSE  -1  -1 
      -    PF3    PF3    -   1    1 FALSE FALSE  -1  -1 
      -    PF4    PF4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TCK
      -    PF5    PF5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TMS
      -    PF6    PF6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDO
      -    PF7    PF7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDI
      -    PG0    PG0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TCK
      -    PG1    PG1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TMS
      -    PG2    PG2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDO
      -    PG3    PG3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDI
      -    PG4    PG4    -   1    1 FALSE FALSE  -1  -1 
      - RESET* RESET*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RESET*
      -   VCC1   VCC1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -   VCC2   VCC2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -  XTAL1  XTAL1    -   1    1 FALSE FALSE  -1  -1 
      -  XTAL2  XTAL2    -   1    1 FALSE FALSE  -1  -1 
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I235@OCAD_PARTS_LIB.ATMGA128(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
     62   AREF   AREF    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00455
     64   AVCC   AVCC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00455
     22   GND1   GND1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     53   GND2   GND2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     63   GND3   GND3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     51    PA0    PA0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_3V3_PG
     50    PA1    PA1    -   1    1 FALSE FALSE  -1  -1 
     49    PA2    PA2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RTM_PS
     48    PA3    PA3    -   1    1 FALSE FALSE  -1  -1 
     47    PA4    PA4    -   1    1 FALSE FALSE  -1  -1 
     46    PA5    PA5    -   1    1 FALSE FALSE  -1  -1 
     45    PA6    PA6    -   1    1 FALSE FALSE  -1  -1 
     44    PA7    PA7    -   1    1 FALSE FALSE  -1  -1 
     10    PB0    PB0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00481
     11    PB1    PB1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(0)
     12    PB2    PB2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(1)
     13    PB3    PB3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(2)
     14    PB4    PB4    -   1    1 FALSE FALSE  -1  -1 
     15    PB5    PB5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RED_LED
     16    PB6    PB6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):GREEN_LED
     17    PB7    PB7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):BLUE_LED
     35    PC0    PC0    -   1    1 FALSE FALSE  -1  -1 
     36    PC1    PC1    -   1    1 FALSE FALSE  -1  -1 
     37    PC2    PC2    -   1    1 FALSE FALSE  -1  -1 
     38    PC3    PC3    -   1    1 FALSE FALSE  -1  -1 
     39    PC4    PC4    -   1    1 FALSE FALSE  -1  -1 
     40    PC5    PC5    -   1    1 FALSE FALSE  -1  -1 
     41    PC6    PC6    -   1    1 FALSE FALSE  -1  -1 
     42    PC7    PC7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_ENABLE
     25    PD0    PD0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00469
     26    PD1    PD1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SDA
     27    PD2    PD2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):HANDLE_SW_CLOSE_N
     28    PD3    PD3    -   1    1 FALSE FALSE  -1  -1 
     29    PD4    PD4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00471
     30    PD5    PD5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SDA
     31    PD6    PD6    -   1    1 FALSE FALSE  -1  -1 
     32    PD7    PD7    -   1    1 FALSE FALSE  -1  -1 
      2    PE0    PE0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):NOVER_TEMP
      3    PE1    PE1    -   1    1 FALSE FALSE  -1  -1 
      4    PE2    PE2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_ATMGA128_I235_PE2
      5    PE3    PE3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00473
      6    PE4    PE4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):FPGA_PG
      7    PE5    PE5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):LDO_1V8_PG
      8    PE6    PE6    -   1    1 FALSE FALSE  -1  -1 
      9    PE7    PE7    -   1    1 FALSE FALSE  -1  -1 
      1   PEN*   PEN*    -   1    1 FALSE FALSE  -1  -1 
     61    PF0    PF0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PRESENCE_12V
     60    PF1    PF1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_2V5_PG
     59    PF2    PF2    -   1    1 FALSE FALSE  -1  -1 
     58    PF3    PF3    -   1    1 FALSE FALSE  -1  -1 
     57    PF4    PF4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TCK
     56    PF5    PF5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TMS
     55    PF6    PF6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDO
     54    PF7    PF7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDI
     33    PG0    PG0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TCK
     34    PG1    PG1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TMS
     43    PG2    PG2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDO
     18    PG3    PG3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDI
     19    PG4    PG4    -   1    1 FALSE FALSE  -1  -1 
     20 RESET* RESET*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RESET*
     21   VCC1   VCC1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
     52   VCC2   VCC2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
     24  XTAL1  XTAL1    -   1    1 FALSE FALSE  -1  -1 
     23  XTAL2  XTAL2    -   1    1 FALSE FALSE  -1  -1 

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I406@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I406@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):1V8_POST_RSHUNT
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I406@CNPASSIVE.RSMD0805(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):1V8_POST_RSHUNT

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I198@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          B<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I198@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
      -   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I198@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
      2   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I199@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          B<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I199@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
      -   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I199@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
      2   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I193@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          B<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I193@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
      -   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I193@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
      2   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I192@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          B<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I192@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
      -   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I192@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
      2   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I190@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          B<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I190@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I190@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I189@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          B<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I189@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I189@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I201@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          B<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I201@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I201@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I197@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          B<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I197@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I197@BRIS_CDS_DISCRETE.TANTPOLY(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I200@CNPASSIVE.RES_SR(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1         C1<0>    1   1    1 FALSE FALSE  -1  -1 
      2         C2<0>    1   1    1 FALSE FALSE  -1  -1 
      3         S1<0>    1   1    1 FALSE FALSE  -1  -1 
      4         S2<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I200@CNPASSIVE.RES_SR(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -  C1<0>  C1<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
      -  C2<0>  C2<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -  S1<0>  S1<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V1
      -  S2<0>  S2<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V2
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I200@CNPASSIVE.RES_SR(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1  C1<0>  C1<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
      2  C2<0>  C2<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      3  S1<0>  S1<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V1
      4  S2<0>  S2<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_V2

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I188@CNPASSIVE.RES_SR(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1         C1<0>    1   1    1 FALSE FALSE  -1  -1 
      2         C2<0>    1   1    1 FALSE FALSE  -1  -1 
      3         S1<0>    1   1    1 FALSE FALSE  -1  -1 
      4         S2<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I188@CNPASSIVE.RES_SR(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -  C1<0>  C1<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -  C2<0>  C2<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
      -  S1<0>  S1<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_LOW
      -  S2<0>  S2<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_HIGH
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I188@CNPASSIVE.RES_SR(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1  C1<0>  C1<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2  C2<0>  C2<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
      3  S1<0>  S1<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_LOW
      4  S2<0>  S2<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):P2V5_MON_HIGH

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I196@CNPASSIVE.ELCAPTAN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          B<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I196@CNPASSIVE.ELCAPTAN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      -   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I196@CNPASSIVE.ELCAPTAN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      2   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I194@CNPASSIVE.ELCAPTAN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          B<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I194@CNPASSIVE.ELCAPTAN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      -   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I194@CNPASSIVE.ELCAPTAN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      2   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I185@CNPASSIVE.ELCAPTAN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          B<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I185@CNPASSIVE.ELCAPTAN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      -   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I185@CNPASSIVE.ELCAPTAN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      2   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I184@CNPASSIVE.ELCAPTAN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          B<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I184@CNPASSIVE.ELCAPTAN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      -   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I184@CNPASSIVE.ELCAPTAN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      2   B<0>   B<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I183@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I183@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_2V5_PG
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I183@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_2V5_PG
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I418@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I418@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I418@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I417@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I417@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I417@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I416@CNDISCRETE.FERRITE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I416@CNDISCRETE.FERRITE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I416@CNDISCRETE.FERRITE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3        GND<0>    -   1    1 FALSE FALSE  -1  -1 
      4        GND<1>    -   1    1 FALSE FALSE  -1  -1 
      7        GND<2>    -   1    1 FALSE FALSE  -1  -1 
      8        GND<3>    -   1    1 FALSE FALSE  -1  -1 
     11         SENSM    -   1    1 FALSE FALSE  -1  -1 
     10         SENSP    -   1    1 FALSE FALSE  -1  -1 
     14         TRACK    -   1    1 FALSE FALSE  -1  -1 
     13        TURBOTRANS    -   1    1 FALSE FALSE  -1  -1 
      1          UVLO    -   1    1 FALSE FALSE  -1  -1 
     12          VADJ    -   1    1 FALSE FALSE  -1  -1 
      2         VI<0>    -   1    1 FALSE FALSE  -1  -1 
      6         VI<1>    -   1    1 FALSE FALSE  -1  -1 
      5         VO<0>    -   1    1 FALSE FALSE  -1  -1 
      9         VO<1>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - GND<0> GND<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      - GND<1> GND<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      - GND<2> GND<2>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      - GND<3> GND<3>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  SENSM  SENSM    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  SENSP  SENSP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_SENSP
      -  TRACK  TRACK    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      - TURBOTRANS TURBOTRANS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_TURBOTRANS
      -   UVLO   UVLO    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):DC_DC_ENABLE
      -   VADJ   VADJ    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_VADJ
      -  VI<0>  VI<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      -  VI<1>  VI<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      -  VO<0>  VO<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
      -  VO<1>  VO<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I137@CNLINEAR.PTH08T210W(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3 GND<0> GND<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      4 GND<1> GND<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      7 GND<2> GND<2>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      8 GND<3> GND<3>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     11  SENSM  SENSM    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     10  SENSP  SENSP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_SENSP
     14  TRACK  TRACK    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
     13 TURBOTRANS TURBOTRANS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_TURBOTRANS
      1   UVLO   UVLO    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):DC_DC_ENABLE
     12   VADJ   VADJ    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_VADJ
      2  VI<0>  VI<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      6  VI<1>  VI<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      5  VO<0>  VO<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
      9  VO<1>  VO<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3        GND<0>    -   1    1 FALSE FALSE  -1  -1 
      4        GND<1>    -   1    1 FALSE FALSE  -1  -1 
      7        GND<2>    -   1    1 FALSE FALSE  -1  -1 
      8        GND<3>    -   1    1 FALSE FALSE  -1  -1 
     11         SENSM    -   1    1 FALSE FALSE  -1  -1 
     10         SENSP    -   1    1 FALSE FALSE  -1  -1 
     14         TRACK    -   1    1 FALSE FALSE  -1  -1 
     13        TURBOTRANS    -   1    1 FALSE FALSE  -1  -1 
      1          UVLO    -   1    1 FALSE FALSE  -1  -1 
     12          VADJ    -   1    1 FALSE FALSE  -1  -1 
      2         VI<0>    -   1    1 FALSE FALSE  -1  -1 
      6         VI<1>    -   1    1 FALSE FALSE  -1  -1 
      5         VO<0>    -   1    1 FALSE FALSE  -1  -1 
      9         VO<1>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - GND<0> GND<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      - GND<1> GND<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      - GND<2> GND<2>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      - GND<3> GND<3>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  SENSM  SENSM    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  SENSP  SENSP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_RSMD0603_I144_B
      -  TRACK  TRACK    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      - TURBOTRANS TURBOTRANS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_TURBOTRANS
      -   UVLO   UVLO    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):DC_DC_ENABLE
      -   VADJ   VADJ    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_VADJ
      -  VI<0>  VI<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      -  VI<1>  VI<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      -  VO<0>  VO<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
      -  VO<1>  VO<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I137@CNLINEAR.PTH08T210W(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3 GND<0> GND<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      4 GND<1> GND<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      7 GND<2> GND<2>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      8 GND<3> GND<3>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     11  SENSM  SENSM    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     10  SENSP  SENSP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_RSMD0603_I144_B
     14  TRACK  TRACK    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
     13 TURBOTRANS TURBOTRANS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_TURBOTRANS
      1   UVLO   UVLO    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):DC_DC_ENABLE
     12   VADJ   VADJ    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_VADJ
      2  VI<0>  VI<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      6  VI<1>  VI<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      5  VO<0>  VO<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
      9  VO<1>  VO<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I242@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I242@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I242_A
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RESET*
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I242@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_RSMD0603_I242_A
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RESET*

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I233@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I233@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_ENABLE
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_A
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I233@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_ENABLE
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_A

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I232@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I232@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_Y
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RESET*
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_I232@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_Y
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RESET*

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I166@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I166@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR1
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I166@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR1

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I167@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I167@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR2
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I167@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR2

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I165@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I165@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR0
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I165@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LTC2991_I162_ADR0

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_VADJ
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I145@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_VADJ

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_TURBOTRANS
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_RSMD0603_I144_B
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I144@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_PTH08T210W_I137_TURBOTRANS
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_RSMD0603_I144_B

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I144@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I144@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_TURBOTRANS
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_SENSP
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I144@CNPASSIVE.RSMD0603(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_TURBOTRANS
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_SENSP

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I139@CNDISCRETE.OPTOCOUPLER_AC_EC(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1         ANODE    -   1    1 FALSE FALSE  -1  -1 
      3        CATHODE    -   1    1 FALSE FALSE  -1  -1 
      6        COLLECTOR    -   1    1 FALSE FALSE  -1  -1 
      4        EMITTER    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I139@CNDISCRETE.OPTOCOUPLER_AC_EC(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -  ANODE  ANODE    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_ANODE
      - CATHODE CATHODE    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      - COLLECTOR COLLECTOR    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_COLLECTOR
      - EMITTER EMITTER    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I139@CNDISCRETE.OPTOCOUPLER_AC_EC(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1  ANODE  ANODE    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_ANODE
      3 CATHODE CATHODE    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      6 COLLECTOR COLLECTOR    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_COLLECTOR
      4 EMITTER EMITTER    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I398@CNDISCRETE.TRANS MOSFET(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3             D    -   1    1 FALSE FALSE  -1  -1 
      1             G    -   1    1 FALSE FALSE  -1  -1 
      2             S    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I398@CNDISCRETE.TRANS MOSFET(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      D      D    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00902
      -      G      G    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00904
      -      S      S    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I398@CNDISCRETE.TRANS MOSFET(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3      D      D    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00902
      1      G      G    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00904
      2      S      S    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I138@CNDISCRETE.TRANS MOSFET(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3             D    -   1    1 FALSE FALSE  -1  -1 
      1             G    -   1    1 FALSE FALSE  -1  -1 
      2             S    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I138@CNDISCRETE.TRANS MOSFET(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      D      D    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):DC_DC_ENABLE
      -      G      G    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_COLLECTOR
      -      S      S    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I138@CNDISCRETE.TRANS MOSFET(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3      D      D    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):DC_DC_ENABLE
      1      G      G    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_COLLECTOR
      2      S      S    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I255@CNDISCRETE.FERRITE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I255@CNDISCRETE.FERRITE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I255@CNDISCRETE.FERRITE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I414@CNCONNECTOR.CON4P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
      2          A<1>    -   1    1 FALSE FALSE  -1  -1 
      3          A<2>    -   1    1 FALSE FALSE  -1  -1 
      4          A<3>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I414@CNCONNECTOR.CON4P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   A<1>   A<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_RX_TO_FPGA_3V3
      -   A<2>   A<2>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -   A<3>   A<3>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_TX_FROM_FPGA_3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I414@CNCONNECTOR.CON4P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   A<1>   A<1>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_RX_TO_FPGA_3V3
      3   A<2>   A<2>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      4   A<3>   A<3>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_TX_FROM_FPGA_3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I411@CNPASSIVE.TP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I411@CNPASSIVE.TP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT0
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I411@CNPASSIVE.TP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT0

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I412@CNPASSIVE.TP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I412@CNPASSIVE.TP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V8_OUT
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I412@CNPASSIVE.TP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V8_OUT

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I413@CNPASSIVE.TP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I413@CNPASSIVE.TP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V5_OUT
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I413@CNPASSIVE.TP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V5_OUT

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          CLK0    -   1    0 FALSE FALSE  -1  -1 
      2         CLK0*    -   1    0 FALSE FALSE  -1  -1 
      5          CLK1    -   1    0 FALSE FALSE  -1  -1 
      6         CLK1*    -   1    0 FALSE FALSE  -1  -1 
     32        IN_SEL    -   1    0 FALSE FALSE  -1  -1 
      3         VREF0    -   1    0 FALSE FALSE  -1  -1 
      8         VREF1    -   1    0 FALSE FALSE  -1  -1 
      4           VT0    -   1    0 FALSE FALSE  -1  -1 
      7           VT1    -   1    0 FALSE FALSE  -1  -1 
     11         Q*<0>    -   1    1 FALSE FALSE  -1  -1 
     12          Q<0>    -   1    1 FALSE FALSE  -1  -1 
     13         Q*<0>    -   2    2 FALSE FALSE  -1  -1 
     14          Q<0>    -   2    2 FALSE FALSE  -1  -1 
     17         Q*<0>    -   3    3 FALSE FALSE  -1  -1 
     18          Q<0>    -   3    3 FALSE FALSE  -1  -1 
     19         Q*<0>    -   4    4 FALSE FALSE  -1  -1 
     20          Q<0>    -   4    4 FALSE FALSE  -1  -1 
     21         Q*<0>    -   5    5 FALSE FALSE  -1  -1 
     22          Q<0>    -   5    5 FALSE FALSE  -1  -1 
     23         Q*<0>    -   6    6 FALSE FALSE  -1  -1 
     24          Q<0>    -   6    6 FALSE FALSE  -1  -1 
     27         Q*<0>    -   7    7 FALSE FALSE  -1  -1 
     28          Q<0>    -   7    7 FALSE FALSE  -1  -1 
     29         Q*<0>    -   8    8 FALSE FALSE  -1  -1 
     30          Q<0>    -   8    8 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   CLK0   CLK0    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P0
      -  CLK0*  CLK0*    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N0
      -   CLK1   CLK1    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1_1
      -  CLK1*  CLK1*    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1
      - IN_SEL IN_SEL    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_INSEL
      -  VREF0  VREF0    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_VREF0
      -  VREF1  VREF1    -   1    0 FALSE FALSE  -1  -1 
      -    VT0    VT0    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_VREF0
      -    VT1    VT1    -   1    0 FALSE FALSE  -1  -1 
      -  Q*<7>  Q*<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_3
      -   Q<7>   Q<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_2
      -  Q*<6>  Q*<0>    -   2    2 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_1
      -   Q<6>   Q<0>    -   2    2 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q
      -  Q*<5>  Q*<0>    -   3    3 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(5)
      -   Q<5>   Q<0>    -   3    3 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(5)
      -  Q*<4>  Q*<0>    -   4    4 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(4)
      -   Q<4>   Q<0>    -   4    4 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(4)
      -  Q*<3>  Q*<0>    -   5    5 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(3)
      -   Q<3>   Q<0>    -   5    5 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(3)
      -  Q*<2>  Q*<0>    -   6    6 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(2)
      -   Q<2>   Q<0>    -   6    6 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(2)
      -  Q*<1>  Q*<0>    -   7    7 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(1)
      -   Q<1>   Q<0>    -   7    7 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(1)
      -  Q*<0>  Q*<0>    -   8    8 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(0)
      -   Q<0>   Q<0>    -   8    8 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I178@CNINTERFACE.ADCLK948(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   CLK0   CLK0    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P0
      2  CLK0*  CLK0*    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N0
      5   CLK1   CLK1    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1_1
      6  CLK1*  CLK1*    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1
     32 IN_SEL IN_SEL    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_INSEL
      3  VREF0  VREF0    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_VREF0
      8  VREF1  VREF1    -   1    0 FALSE FALSE  -1  -1 
      4    VT0    VT0    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_VREF0
      7    VT1    VT1    -   1    0 FALSE FALSE  -1  -1 
     11  Q*<7>  Q*<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_3
     12   Q<7>   Q<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_2
     13  Q*<6>  Q*<0>    -   2    2 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_1
     14   Q<6>   Q<0>    -   2    2 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q
     17  Q*<5>  Q*<0>    -   3    3 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(5)
     18   Q<5>   Q<0>    -   3    3 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(5)
     19  Q*<4>  Q*<0>    -   4    4 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(4)
     20   Q<4>   Q<0>    -   4    4 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(4)
     21  Q*<3>  Q*<0>    -   5    5 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(3)
     22   Q<3>   Q<0>    -   5    5 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(3)
     23  Q*<2>  Q*<0>    -   6    6 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(2)
     24   Q<2>   Q<0>    -   6    6 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(2)
     27  Q*<1>  Q*<0>    -   7    7 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(1)
     28   Q<1>   Q<0>    -   7    7 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(1)
     29  Q*<0>  Q*<0>    -   8    8 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(0)
     30   Q<0>   Q<0>    -   8    8 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          CLK0    -   1    0 FALSE FALSE  -1  -1 
      2         CLK0*    -   1    0 FALSE FALSE  -1  -1 
      5          CLK1    -   1    0 FALSE FALSE  -1  -1 
      6         CLK1*    -   1    0 FALSE FALSE  -1  -1 
     32        IN_SEL    -   1    0 FALSE FALSE  -1  -1 
      3         VREF0    -   1    0 FALSE FALSE  -1  -1 
      8         VREF1    -   1    0 FALSE FALSE  -1  -1 
      4           VT0    -   1    0 FALSE FALSE  -1  -1 
      7           VT1    -   1    0 FALSE FALSE  -1  -1 
     11         Q*<0>    -   1    1 FALSE FALSE  -1  -1 
     12          Q<0>    -   1    1 FALSE FALSE  -1  -1 
     13         Q*<0>    -   2    2 FALSE FALSE  -1  -1 
     14          Q<0>    -   2    2 FALSE FALSE  -1  -1 
     17         Q*<0>    -   3    3 FALSE FALSE  -1  -1 
     18          Q<0>    -   3    3 FALSE FALSE  -1  -1 
     19         Q*<0>    -   4    4 FALSE FALSE  -1  -1 
     20          Q<0>    -   4    4 FALSE FALSE  -1  -1 
     21         Q*<0>    -   5    5 FALSE FALSE  -1  -1 
     22          Q<0>    -   5    5 FALSE FALSE  -1  -1 
     23         Q*<0>    -   6    6 FALSE FALSE  -1  -1 
     24          Q<0>    -   6    6 FALSE FALSE  -1  -1 
     27         Q*<0>    -   7    7 FALSE FALSE  -1  -1 
     28          Q<0>    -   7    7 FALSE FALSE  -1  -1 
     29         Q*<0>    -   8    8 FALSE FALSE  -1  -1 
     30          Q<0>    -   8    8 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   CLK0   CLK0    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P1
      -  CLK0*  CLK0*    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N1
      -   CLK1   CLK1    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1
      -  CLK1*  CLK1*    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1_1
      - IN_SEL IN_SEL    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_INSEL
      -  VREF0  VREF0    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_VREF0
      -  VREF1  VREF1    -   1    0 FALSE FALSE  -1  -1 
      -    VT0    VT0    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_VREF0
      -    VT1    VT1    -   1    0 FALSE FALSE  -1  -1 
      -  Q*<7>  Q*<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q
      -   Q<7>   Q<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_1
      -  Q*<6>  Q*<0>    -   2    2 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_2
      -   Q<6>   Q<0>    -   2    2 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_3
      -  Q*<5>  Q*<0>    -   3    3 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(11)
      -   Q<5>   Q<0>    -   3    3 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(11)
      -  Q*<4>  Q*<0>    -   4    4 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(10)
      -   Q<4>   Q<0>    -   4    4 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(10)
      -  Q*<3>  Q*<0>    -   5    5 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(9)
      -   Q<3>   Q<0>    -   5    5 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(9)
      -  Q*<2>  Q*<0>    -   6    6 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(8)
      -   Q<2>   Q<0>    -   6    6 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(8)
      -  Q*<1>  Q*<0>    -   7    7 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(7)
      -   Q<1>   Q<0>    -   7    7 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(7)
      -  Q*<0>  Q*<0>    -   8    8 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(6)
      -   Q<0>   Q<0>    -   8    8 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(6)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I244@CNINTERFACE.ADCLK948(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   CLK0   CLK0    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P1
      2  CLK0*  CLK0*    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N1
      5   CLK1   CLK1    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1
      6  CLK1*  CLK1*    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1_1
     32 IN_SEL IN_SEL    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_INSEL
      3  VREF0  VREF0    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_VREF0
      8  VREF1  VREF1    -   1    0 FALSE FALSE  -1  -1 
      4    VT0    VT0    -   1    0 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_VREF0
      7    VT1    VT1    -   1    0 FALSE FALSE  -1  -1 
     11  Q*<7>  Q*<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q
     12   Q<7>   Q<0>    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_1
     13  Q*<6>  Q*<0>    -   2    2 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_2
     14   Q<6>   Q<0>    -   2    2 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_3
     17  Q*<5>  Q*<0>    -   3    3 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(11)
     18   Q<5>   Q<0>    -   3    3 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(11)
     19  Q*<4>  Q*<0>    -   4    4 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(10)
     20   Q<4>   Q<0>    -   4    4 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(10)
     21  Q*<3>  Q*<0>    -   5    5 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(9)
     22   Q<3>   Q<0>    -   5    5 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(9)
     23  Q*<2>  Q*<0>    -   6    6 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(8)
     24   Q<2>   Q<0>    -   6    6 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(8)
     27  Q*<1>  Q*<0>    -   7    7 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(7)
     28   Q<1>   Q<0>    -   7    7 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(7)
     29  Q*<0>  Q*<0>    -   8    8 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(6)
     30   Q<0>   Q<0>    -   8    8 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(6)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I184@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I184@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I184@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I242@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I242@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I242@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I185@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I185@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_2
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I185@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_2

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I241@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I241@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_1
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I241@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_1

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I199@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I199@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_1
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I199@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q_1

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I240@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I240@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_2
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I240@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_2

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I198@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I198@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I198@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_Q

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I239@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I239@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I239@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_Q_3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I197@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I197@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I197@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I238@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I238@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(6)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I238@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(6)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I196@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I196@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I196@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I237@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I237@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(6)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I237@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(6)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I195@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I195@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I195@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I236@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I236@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(7)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I236@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(7)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I194@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I194@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I194@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I235@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I235@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(7)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I235@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(7)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I193@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I193@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I193@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I234@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I234@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(8)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I234@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(8)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I192@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I192@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I192@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I233@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I233@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(8)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I233@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(8)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I191@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I191@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(3)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I191@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(3)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I229@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I229@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(9)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I229@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(9)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I190@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I190@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(3)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I190@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(3)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I228@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I228@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(9)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I228@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(9)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I189@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I189@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(4)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I189@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(4)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I227@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I227@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(10)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I227@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(10)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I188@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I188@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(4)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I188@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(4)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I226@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I226@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(10)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I226@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(10)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I187@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I187@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(5)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I187@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(5)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I225@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I225@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(11)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I225@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(11)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I186@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I186@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(5)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I186@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(5)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I224@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I224@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(11)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I224@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(11)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I246@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I246@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_VREF0
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I246@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_VREF0

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I232@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I232@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(6)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(6)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I232@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(6)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(6)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I231@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I231@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(6)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(6)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I231@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(6)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(6)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I230@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I230@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(7)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(7)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I230@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(7)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(7)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I223@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I223@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(7)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(7)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I223@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(7)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(7)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I222@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I222@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(8)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(8)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I222@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(8)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(8)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I221@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I221@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(8)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(8)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I221@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(8)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(8)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I220@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I220@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(9)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(9)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I220@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(9)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(9)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I215@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I215@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(9)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(9)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I215@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(9)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(9)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I218@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I218@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(10)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(10)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I218@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(10)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(10)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I219@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I219@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(10)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(10)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I219@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(10)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(10)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I217@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I217@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(11)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(11)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I217@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(11)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(11)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I216@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I216@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(11)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(11)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I216@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(11)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(11)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I179@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I179@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_VREF0
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I179@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_VREF0

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I200@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I200@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(0)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I200@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(0)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I211@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I211@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(0)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I211@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(0)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I210@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I210@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(1)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I210@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(1)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I209@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I209@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(1)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I209@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(1)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I208@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I208@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(2)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I208@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(2)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I207@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I207@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(2)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I207@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(2)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I206@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I206@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(3)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(3)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I206@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(3)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(3)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I205@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I205@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(3)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(3)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I205@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(3)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(3)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I204@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I204@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(4)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(4)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I204@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(4)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(4)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I203@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I203@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(4)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(4)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I203@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(4)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(4)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I202@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I202@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(5)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(5)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I202@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_P(5)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(5)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I201@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I201@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(5)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(5)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I201@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DC_REF_CLK_N(5)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(5)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_151P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_151P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_151P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_154P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_154P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_154P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_142P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_142P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_142P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_152P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_152P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_152P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_144P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_144P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_144P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_148P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_148P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_148P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_155P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_155P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_155P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_136P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_136P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_136P@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I814@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I814@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I814@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I806@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I806@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_P
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_P
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I806@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_P
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_P

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I807@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I807@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_N
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I807@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_N
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I808@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I808@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_P
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_P
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I808@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_P
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_P

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I809@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I809@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_N
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I809@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_N
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I382@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I382@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I382@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I753@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I753@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I753@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I760@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I760@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I760@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I765@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I765@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I765@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I784@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I784@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(2)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I784@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(2)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I787@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I787@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(2)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I787@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(2)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I785@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I785@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(2)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I785@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(2)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I786@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I786@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(2)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I786@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(2)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I756@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I756@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I557_VREF
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I756@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I557_VREF

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I757@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I757@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I564_VREF
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I757@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I564_VREF

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I758@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I758@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I571_VREF
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I758@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I571_VREF

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I826@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I826@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I826@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I825@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I825@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I825@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I780@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I780@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I780@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I359@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I359@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I359@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I358@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I358@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I358@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I357@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I357@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I357@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I353@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I353@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I353@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I370@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I370@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I370@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I379@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I379@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I379@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I378@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I378@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I378@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I377@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I377@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I377@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I376@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I376@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I376@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I375@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I375@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I375@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I374@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I374@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I374@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I373@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I373@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I373@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I372@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I372@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I372@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I371@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I371@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I371@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I367@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I367@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_N
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I367_B
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I367@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_N
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I367_B

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I366@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I366@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_P
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I366_B
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I366@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_P
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I366_B

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I365@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I365@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I365@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I813@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I813@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I813@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I755@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I755@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I755@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I759@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I759@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I759@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I764@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I764@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I764@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I779@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I779@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I779@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I815@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I815@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I815@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I385@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I385@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I385@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I754@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I754@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I754@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I762@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I762@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I762@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I767@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I767@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I767@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I782@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I782@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I782@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I354@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I354@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I354@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I360@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I360@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I360@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I355@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I355@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I355@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I356@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I356@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I356@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I381@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I381@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I381@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I364@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I364@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I364@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I389@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I389@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I389@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I386@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I386@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I386@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I368@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I368@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I368@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I369@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I369@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I369@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I361@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I361@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I361@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I363@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I363@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I363@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I380@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I380@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I380@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I362@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I362@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I362@CNPASSIVE.CAPCERSMDCL2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I649@BRIS_CDS_LOGIC.MAX9381ESA(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3           CLK    -   1    1 FALSE FALSE  -1  -1 
      4          CLK*    -   1    1 FALSE FALSE  -1  -1 
      1             D    -   1    1 FALSE FALSE  -1  -1 
      2            D*    -   1    1 FALSE FALSE  -1  -1 
      7             Q    -   1    1 FALSE FALSE  -1  -1 
      6            Q*    -   1    1 FALSE FALSE  -1  -1 
      8           VCC    -   1    1 FALSE FALSE  -1  -1 
      5           VEE    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I649@BRIS_CDS_LOGIC.MAX9381ESA(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -    CLK    CLK    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)
      -   CLK*   CLK*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)
      -      D      D    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)
      -     D*     D*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)
      -      Q      Q    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_P
      -     Q*     Q*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_N
      -    VCC    VCC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -    VEE    VEE    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I649@BRIS_CDS_LOGIC.MAX9381ESA(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3    CLK    CLK    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)
      4   CLK*   CLK*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)
      1      D      D    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)
      2     D*     D*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)
      7      Q      Q    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_P
      6     Q*     Q*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MAX9831_N
      8    VCC    VCC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      5    VEE    VEE    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I422@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I422@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I422@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I423@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I423@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I423@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I424@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I424@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_P
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I424@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_P

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I421@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I421@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_P
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I421@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_P

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I332@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I332@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_P
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I332@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_P

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I333@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I333@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I333@CNCONNECTOR.PCOAX(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I182@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I182@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_INSEL
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I182@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_INSEL

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I252@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I252@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_INSEL
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I252@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_INSEL

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I181@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I181@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1_1
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I181@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1_1
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I253@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I253@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I253@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I726@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I726@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I726@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I732@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I732@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I732@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I731@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I731@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I731@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I733@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I733@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I733@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I183@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I183@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I183@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I178_CLK1

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I245@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I245@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1_1
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_I245@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_3_ADCLK948_I244_CLK1_1

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I727@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I727@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I727@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I729@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I729@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I729@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I728@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I728@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I728@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I730@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1          A<0>    1   1    1 FALSE FALSE  -1  -1 
      2          B<0>    1   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I730@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)
      -   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I730@CNPASSIVE.RSMD0402(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1   A<0>   A<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)
      2   B<0>   B<0>    1   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I341@CNDISCRETE.OSC_6P_ENDIS_OUTP_OUTN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1         ENDIS    -   1    1 FALSE FALSE  -1  -1 
      5          OUTN    -   1    1 FALSE FALSE  -1  -1 
      4          OUTP    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I341@CNDISCRETE.OSC_6P_ENDIS_OUTP_OUTN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -  ENDIS  ENDIS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD
      -   OUTN   OUTN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XB
      -   OUTP   OUTP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XA
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I341@CNDISCRETE.OSC_6P_ENDIS_OUTP_OUTN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1  ENDIS  ENDIS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD
      5   OUTN   OUTN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XB
      4   OUTP   OUTP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XA

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I564@CNINTERFACE.SY58608U(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1            IN    -   1    1 FALSE FALSE  -1  -1 
      4           IN*    -   1    1 FALSE FALSE  -1  -1 
     12            Q0    -   1    1 FALSE FALSE  -1  -1 
     11           Q0*    -   1    1 FALSE FALSE  -1  -1 
     10            Q1    -   1    1 FALSE FALSE  -1  -1 
      9           Q1*    -   1    1 FALSE FALSE  -1  -1 
      3        VREF-AC    -   1    1 FALSE FALSE  -1  -1 
      2            VT    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I564@CNINTERFACE.SY58608U(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     IN     IN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I568_2
      -    IN*    IN*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I567_2
      -     Q0     Q0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_P
      -    Q0*    Q0*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_N
      -     Q1     Q1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(1)
      -    Q1*    Q1*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(1)
      - VREF-AC VREF-AC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I564_VREF
      -     VT     VT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I564_VREF
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I564@CNINTERFACE.SY58608U(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1     IN     IN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I568_2
      4    IN*    IN*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I567_2
     12     Q0     Q0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_P
     11    Q0*    Q0*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_N
     10     Q1     Q1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(1)
      9    Q1*    Q1*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(1)
      3 VREF-AC VREF-AC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I564_VREF
      2     VT     VT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I564_VREF

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I571@CNINTERFACE.SY58608U(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1            IN    -   1    1 FALSE FALSE  -1  -1 
      4           IN*    -   1    1 FALSE FALSE  -1  -1 
     12            Q0    -   1    1 FALSE FALSE  -1  -1 
     11           Q0*    -   1    1 FALSE FALSE  -1  -1 
     10            Q1    -   1    1 FALSE FALSE  -1  -1 
      9           Q1*    -   1    1 FALSE FALSE  -1  -1 
      3        VREF-AC    -   1    1 FALSE FALSE  -1  -1 
      2            VT    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I571@CNINTERFACE.SY58608U(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     IN     IN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I575_2
      -    IN*    IN*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I574_2
      -     Q0     Q0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_P
      -    Q0*    Q0*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_N
      -     Q1     Q1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(2)
      -    Q1*    Q1*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(2)
      - VREF-AC VREF-AC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I571_VREF
      -     VT     VT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I571_VREF
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I571@CNINTERFACE.SY58608U(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1     IN     IN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I575_2
      4    IN*    IN*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I574_2
     12     Q0     Q0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_P
     11    Q0*    Q0*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_N
     10     Q1     Q1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(2)
      9    Q1*    Q1*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(2)
      3 VREF-AC VREF-AC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I571_VREF
      2     VT     VT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I571_VREF

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I557@CNINTERFACE.SY58608U(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1            IN    -   1    1 FALSE FALSE  -1  -1 
      4           IN*    -   1    1 FALSE FALSE  -1  -1 
     12            Q0    -   1    1 FALSE FALSE  -1  -1 
     11           Q0*    -   1    1 FALSE FALSE  -1  -1 
     10            Q1    -   1    1 FALSE FALSE  -1  -1 
      9           Q1*    -   1    1 FALSE FALSE  -1  -1 
      3        VREF-AC    -   1    1 FALSE FALSE  -1  -1 
      2            VT    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I557@CNINTERFACE.SY58608U(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     IN     IN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I559_2
      -    IN*    IN*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I558_2
      -     Q0     Q0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_P
      -    Q0*    Q0*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_N
      -     Q1     Q1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(0)
      -    Q1*    Q1*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(0)
      - VREF-AC VREF-AC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I557_VREF
      -     VT     VT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I557_VREF
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I557@CNINTERFACE.SY58608U(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1     IN     IN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I559_2
      4    IN*    IN*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I558_2
     12     Q0     Q0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_P
     11    Q0*    Q0*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_N
     10     Q1     Q1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(0)
      9    Q1*    Q1*    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(0)
      3 VREF-AC VREF-AC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I557_VREF
      2     VT     VT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_SY58608U_I557_VREF

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_316P@OCAD_PARTS_LIB.24AA025E48T-I/SN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1            A0    -   1    1 FALSE FALSE  -1  -1 
      2            A1    -   1    1 FALSE FALSE  -1  -1 
      3            A2    -   1    1 FALSE FALSE  -1  -1 
      7            NC    -   1    1 FALSE FALSE  -1  -1 
      6           SCL    -   1    1 FALSE FALSE  -1  -1 
      5           SDA    -   1    1 FALSE FALSE  -1  -1 
      8           VCC    -   1    1 FALSE FALSE  -1  -1 
      4           VSS    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_316P@OCAD_PARTS_LIB.24AA025E48T-I/SN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     A0     A0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A0
      -     A1     A1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A1
      -     A2     A2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A2
      -     NC     NC    -   1    1 FALSE FALSE  -1  -1 
      -    SCL    SCL    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SCL
      -    SDA    SDA    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SDA
      -    VCC    VCC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -    VSS    VSS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_316P@OCAD_PARTS_LIB.24AA025E48T-I/SN(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1     A0     A0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A0
      2     A1     A1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A1
      3     A2     A2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A2
      7     NC     NC    -   1    1 FALSE FALSE  -1  -1 
      6    SCL    SCL    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SCL
      5    SDA    SDA    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SDA
      8    VCC    VCC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      4    VSS    VSS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
     10            10    -   1    1 FALSE FALSE  -1  -1 
     11            11    -   1    1 FALSE FALSE  -1  -1 
     12            12    -   1    1 FALSE FALSE  -1  -1 
     13            13    -   1    1 FALSE FALSE  -1  -1 
     14            14    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
      3             3    -   1    1 FALSE FALSE  -1  -1 
      4             4    -   1    1 FALSE FALSE  -1  -1 
      5             5    -   1    1 FALSE FALSE  -1  -1 
      6             6    -   1    1 FALSE FALSE  -1  -1 
      7             7    -   1    1 FALSE FALSE  -1  -1 
      8             8    -   1    1 FALSE FALSE  -1  -1 
      9             9    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     10     10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDI
      -     11     11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     12     12    -   1    1 FALSE FALSE  -1  -1 
      -     13     13    -   1    1 FALSE FALSE  -1  -1 
      -     14     14    -   1    1 FALSE FALSE  -1  -1 
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VREF_JTAG
      -      3      3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      4      4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TMS
      -      5      5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      6      6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TCK
      -      7      7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      8      8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDO
      -      9      9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_349P@OCAD_PARTS_LIB.7X2RECPT_SMD_2MM(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     10     10     10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDI
     11     11     11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     12     12     12    -   1    1 FALSE FALSE  -1  -1 
     13     13     13    -   1    1 FALSE FALSE  -1  -1 
     14     14     14    -   1    1 FALSE FALSE  -1  -1 
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VREF_JTAG
      3      3      3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      4      4      4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TMS
      5      5      5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      6      6      6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TCK
      7      7      7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      8      8      8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDO
      9      9      9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I171@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I171@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I171@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I191@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I191@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I191@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_194P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_194P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_194P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_149P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_149P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_149P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_323P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_323P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_323P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_321P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_321P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VREF_JTAG
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_321P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VREF_JTAG
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_55P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_59P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_48P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I209@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I209@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_RSMD0603_I144_B
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I209@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_RSMD0603_I144_B
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I194@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I194@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_SENSP
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I194@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_PTH08T210W_I137_SENSP
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I167@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I167@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I167@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I168@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I168@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I168@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_118P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_118P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_118P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_198P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_198P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_198P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_200P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_200P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_200P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_166P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_166P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00455
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_166P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00455
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_141P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_141P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_141P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_135P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_135P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_135P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_147P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_147P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_147P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_153P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_153P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_153P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_179P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_179P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_179P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_61P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_53P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_157P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_157P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_157P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_138P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_138P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_138P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_49P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_143P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_143P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_143P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VDD_CLK_BUFFER
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I192@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I192@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I192@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I403@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I403@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I403@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I170@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I170@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I170@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I172@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I172@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I172@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I173@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I173@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I173@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I189@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I189@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I189@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I175@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I188@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I188@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I188@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I186@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I186@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I186@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I399@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I399@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_I399@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_180P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_180P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_180P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_144P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_144P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_144P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_119P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_47P@OCAD_PARTS_LIB.CAP_NP(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I320@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I320@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_P
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_P
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I320@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_P
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_P

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I321@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I321@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_N
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I321@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP2_CLKGEN_N
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I405@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I405@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(1)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I405@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(1)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I406@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I406@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(1)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I406@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(1)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_160P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_160P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_P
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P0
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_160P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_P
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P0

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_145P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_145P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_N
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N0
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_145P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_N
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N0

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_137P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_137P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_P
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P1
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_137P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_P
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_P1

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_290P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_290P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_N
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_290P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_N
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_146P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_146P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_N
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N1
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE3_146P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_N
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):RCLK_N1

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_259P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_259P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_P
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_P
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_259P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP1_CLKGEN_P
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_P

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_276P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_276P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_N
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_276P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_N
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_305P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_305P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_P
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_P
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_305P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_P
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_P

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_266P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_266P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_P
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_P
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_266P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_P
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_P

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_286P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_286P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_N
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_286P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFP0_CLKGEN_N
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_313P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_313P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(2)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_313P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(2)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_329P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_329P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(2)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_329P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(2)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_339P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_339P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(0)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_339P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(0)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_N(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_327P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_327P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(0)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_327P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(0)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_DATA_OUT_P(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_126P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_126P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_126P@OCAD_PARTS_LIB.CAP_NP_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      8           LOS    -   1    1 FALSE FALSE  -1  -1 
      6        MOD_DEF0    -   1    1 FALSE FALSE  -1  -1 
      5        MOD_DEF1    -   1    1 FALSE FALSE  -1  -1 
      4        MOD_DEF2    -   1    1 FALSE FALSE  -1  -1 
      7        RATE_SELECT    -   1    1 FALSE FALSE  -1  -1 
     13           RD+    -   1    1 FALSE FALSE  -1  -1 
     12           RD-    -   1    1 FALSE FALSE  -1  -1 
     18           TD+    -   1    1 FALSE FALSE  -1  -1 
     19           TD-    -   1    1 FALSE FALSE  -1  -1 
      3        TX_DISABLE    -   1    1 FALSE FALSE  -1  -1 
      2        TX_FAULT    -   1    1 FALSE FALSE  -1  -1 
     15          VCCR    -   1    1 FALSE FALSE  -1  -1 
     16          VCCT    -   1    1 FALSE FALSE  -1  -1 
      9         VEER0    -   1    1 FALSE FALSE  -1  -1 
     10         VEER1    -   1    1 FALSE FALSE  -1  -1 
     11         VEER2    -   1    1 FALSE FALSE  -1  -1 
     14         VEER3    -   1    1 FALSE FALSE  -1  -1 
      1         VEET0    -   1    1 FALSE FALSE  -1  -1 
     17         VEET1    -   1    1 FALSE FALSE  -1  -1 
     20         VEET2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -    LOS    LOS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(2)
      - MOD_DEF0 MOD_DEF0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
      - MOD_DEF1 MOD_DEF1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(2)
      - MOD_DEF2 MOD_DEF2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(2)
      - RATE_SELECT RATE_SELECT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(2)
      -    RD+    RD+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(2)
      -    RD-    RD-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(2)
      -    TD+    TD+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(2)
      -    TD-    TD-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(2)
      - TX_DISABLE TX_DISABLE    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(2)
      - TX_FAULT TX_FAULT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(2)
      -   VCCR   VCCR    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      -   VCCT   VCCT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      -  VEER0  VEER0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEER1  VEER1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEER2  VEER2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEER3  VEER3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEET0  VEET0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEET1  VEET1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEET2  VEET2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      8    LOS    LOS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(2)
      6 MOD_DEF0 MOD_DEF0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
      5 MOD_DEF1 MOD_DEF1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(2)
      4 MOD_DEF2 MOD_DEF2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(2)
      7 RATE_SELECT RATE_SELECT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(2)
     13    RD+    RD+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(2)
     12    RD-    RD-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(2)
     18    TD+    TD+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(2)
     19    TD-    TD-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(2)
      3 TX_DISABLE TX_DISABLE    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(2)
      2 TX_FAULT TX_FAULT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(2)
     15   VCCR   VCCR    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
     16   VCCT   VCCT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      9  VEER0  VEER0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     10  VEER1  VEER1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     11  VEER2  VEER2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     14  VEER3  VEER3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      1  VEET0  VEET0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     17  VEET1  VEET1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     20  VEET2  VEET2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      8           LOS    -   1    1 FALSE FALSE  -1  -1 
      6        MOD_DEF0    -   1    1 FALSE FALSE  -1  -1 
      5        MOD_DEF1    -   1    1 FALSE FALSE  -1  -1 
      4        MOD_DEF2    -   1    1 FALSE FALSE  -1  -1 
      7        RATE_SELECT    -   1    1 FALSE FALSE  -1  -1 
     13           RD+    -   1    1 FALSE FALSE  -1  -1 
     12           RD-    -   1    1 FALSE FALSE  -1  -1 
     18           TD+    -   1    1 FALSE FALSE  -1  -1 
     19           TD-    -   1    1 FALSE FALSE  -1  -1 
      3        TX_DISABLE    -   1    1 FALSE FALSE  -1  -1 
      2        TX_FAULT    -   1    1 FALSE FALSE  -1  -1 
     15          VCCR    -   1    1 FALSE FALSE  -1  -1 
     16          VCCT    -   1    1 FALSE FALSE  -1  -1 
      9         VEER0    -   1    1 FALSE FALSE  -1  -1 
     10         VEER1    -   1    1 FALSE FALSE  -1  -1 
     11         VEER2    -   1    1 FALSE FALSE  -1  -1 
     14         VEER3    -   1    1 FALSE FALSE  -1  -1 
      1         VEET0    -   1    1 FALSE FALSE  -1  -1 
     17         VEET1    -   1    1 FALSE FALSE  -1  -1 
     20         VEET2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -    LOS    LOS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(1)
      - MOD_DEF0 MOD_DEF0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
      - MOD_DEF1 MOD_DEF1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(1)
      - MOD_DEF2 MOD_DEF2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(1)
      - RATE_SELECT RATE_SELECT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(1)
      -    RD+    RD+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(1)
      -    RD-    RD-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(1)
      -    TD+    TD+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(1)
      -    TD-    TD-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(1)
      - TX_DISABLE TX_DISABLE    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(1)
      - TX_FAULT TX_FAULT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(1)
      -   VCCR   VCCR    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      -   VCCT   VCCT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      -  VEER0  VEER0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEER1  VEER1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEER2  VEER2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEER3  VEER3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEET0  VEET0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEET1  VEET1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEET2  VEET2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      8    LOS    LOS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(1)
      6 MOD_DEF0 MOD_DEF0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
      5 MOD_DEF1 MOD_DEF1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(1)
      4 MOD_DEF2 MOD_DEF2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(1)
      7 RATE_SELECT RATE_SELECT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(1)
     13    RD+    RD+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(1)
     12    RD-    RD-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(1)
     18    TD+    TD+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(1)
     19    TD-    TD-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(1)
      3 TX_DISABLE TX_DISABLE    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(1)
      2 TX_FAULT TX_FAULT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(1)
     15   VCCR   VCCR    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
     16   VCCT   VCCT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      9  VEER0  VEER0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     10  VEER1  VEER1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     11  VEER2  VEER2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     14  VEER3  VEER3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      1  VEET0  VEET0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     17  VEET1  VEET1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     20  VEET2  VEET2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      8           LOS    -   1    1 FALSE FALSE  -1  -1 
      6        MOD_DEF0    -   1    1 FALSE FALSE  -1  -1 
      5        MOD_DEF1    -   1    1 FALSE FALSE  -1  -1 
      4        MOD_DEF2    -   1    1 FALSE FALSE  -1  -1 
      7        RATE_SELECT    -   1    1 FALSE FALSE  -1  -1 
     13           RD+    -   1    1 FALSE FALSE  -1  -1 
     12           RD-    -   1    1 FALSE FALSE  -1  -1 
     18           TD+    -   1    1 FALSE FALSE  -1  -1 
     19           TD-    -   1    1 FALSE FALSE  -1  -1 
      3        TX_DISABLE    -   1    1 FALSE FALSE  -1  -1 
      2        TX_FAULT    -   1    1 FALSE FALSE  -1  -1 
     15          VCCR    -   1    1 FALSE FALSE  -1  -1 
     16          VCCT    -   1    1 FALSE FALSE  -1  -1 
      9         VEER0    -   1    1 FALSE FALSE  -1  -1 
     10         VEER1    -   1    1 FALSE FALSE  -1  -1 
     11         VEER2    -   1    1 FALSE FALSE  -1  -1 
     14         VEER3    -   1    1 FALSE FALSE  -1  -1 
      1         VEET0    -   1    1 FALSE FALSE  -1  -1 
     17         VEET1    -   1    1 FALSE FALSE  -1  -1 
     20         VEET2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -    LOS    LOS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(0)
      - MOD_DEF0 MOD_DEF0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
      - MOD_DEF1 MOD_DEF1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(0)
      - MOD_DEF2 MOD_DEF2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(0)
      - RATE_SELECT RATE_SELECT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(0)
      -    RD+    RD+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(0)
      -    RD-    RD-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(0)
      -    TD+    TD+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(0)
      -    TD-    TD-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(0)
      - TX_DISABLE TX_DISABLE    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(0)
      - TX_FAULT TX_FAULT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(0)
      -   VCCR   VCCR    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
      -   VCCT   VCCT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      -  VEER0  VEER0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEER1  VEER1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEER2  VEER2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEER3  VEER3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEET0  VEET0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEET1  VEET1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  VEET2  VEET2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_57P@OCAD_PARTS_LIB.CON20P_SFP-1367073-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      8    LOS    LOS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(0)
      6 MOD_DEF0 MOD_DEF0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
      5 MOD_DEF1 MOD_DEF1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(0)
      4 MOD_DEF2 MOD_DEF2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(0)
      7 RATE_SELECT RATE_SELECT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(0)
     13    RD+    RD+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(0)
     12    RD-    RD-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(0)
     18    TD+    TD+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(0)
     19    TD-    TD-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(0)
      3 TX_DISABLE TX_DISABLE    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(0)
      2 TX_FAULT TX_FAULT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(0)
     15   VCCR   VCCR    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
     16   VCCT   VCCT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      9  VEER0  VEER0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     10  VEER1  VEER1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     11  VEER2  VEER2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     14  VEER3  VEER3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      1  VEET0  VEET0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     17  VEET1  VEET1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     20  VEET2  VEET2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
     10            10    -   1    1 FALSE FALSE  -1  -1 
     11            11    -   1    1 FALSE FALSE  -1  -1 
     12            12    -   1    1 FALSE FALSE  -1  -1 
     13            13    -   1    1 FALSE FALSE  -1  -1 
     14            14    -   1    1 FALSE FALSE  -1  -1 
     15            15    -   1    1 FALSE FALSE  -1  -1 
     16            16    -   1    1 FALSE FALSE  -1  -1 
     17            17    -   1    1 FALSE FALSE  -1  -1 
     18            18    -   1    1 FALSE FALSE  -1  -1 
     19            19    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
     20            20    -   1    1 FALSE FALSE  -1  -1 
     21            21    -   1    1 FALSE FALSE  -1  -1 
     22            22    -   1    1 FALSE FALSE  -1  -1 
     23            23    -   1    1 FALSE FALSE  -1  -1 
     24            24    -   1    1 FALSE FALSE  -1  -1 
     25            25    -   1    1 FALSE FALSE  -1  -1 
     26            26    -   1    1 FALSE FALSE  -1  -1 
     27            27    -   1    1 FALSE FALSE  -1  -1 
     28            28    -   1    1 FALSE FALSE  -1  -1 
     29            29    -   1    1 FALSE FALSE  -1  -1 
      3             3    -   1    1 FALSE FALSE  -1  -1 
     30            30    -   1    1 FALSE FALSE  -1  -1 
      4             4    -   1    1 FALSE FALSE  -1  -1 
      5             5    -   1    1 FALSE FALSE  -1  -1 
      6             6    -   1    1 FALSE FALSE  -1  -1 
      7             7    -   1    1 FALSE FALSE  -1  -1 
      8             8    -   1    1 FALSE FALSE  -1  -1 
      9             9    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -     10     10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P2
      -     11     11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     12     12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     13     13    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N3
      -     14     14    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P3
      -     15     15    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     16     16    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     17     17    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N4
      -     18     18    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P4
      -     19     19    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     20     20    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     21     21    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N5
      -     22     22    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P5
      -     23     23    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     24     24    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     25     25    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N6
      -     26     26    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P6
      -     27     27    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     28     28    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     29     29    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N7
      -      3      3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -     30     30    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P7
      -      4      4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      5      5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      6      6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P1
      -      7      7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      8      8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      9      9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N2
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_341P@OCAD_PARTS_LIB.CONN30P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
     10     10     10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P2
     11     11     11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     12     12     12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     13     13     13    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N3
     14     14     14    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P3
     15     15     15    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     16     16     16    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     17     17     17    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N4
     18     18     18    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P4
     19     19     19    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     20     20     20    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     21     21     21    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N5
     22     22     22    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P5
     23     23     23    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     24     24     24    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     25     25     25    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N6
     26     26     26    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P6
     27     27     27    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     28     28     28    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     29     29     29    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N7
      3      3      3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
     30     30     30    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P7
      4      4      4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      5      5      5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      6      6      6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P1
      7      7      7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      8      8      8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      9      9      9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N2

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_127P@OCAD_PARTS_LIB.HDR1X3(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1            P1    -   1    1 FALSE FALSE  -1  -1 
      2            P2    -   1    1 FALSE FALSE  -1  -1 
      3            P3    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_127P@OCAD_PARTS_LIB.HDR1X3(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     P1     P1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -     P2     P2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VP12_EN
      -     P3     P3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_ENABLE
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_127P@OCAD_PARTS_LIB.HDR1X3(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1     P1     P1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2     P2     P2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VP12_EN
      3     P3     P3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_ENABLE

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_176P@OCAD_PARTS_LIB.HDT0001(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             A    -   1    1 FALSE FALSE  -1  -1 
      3             B    -   1    1 FALSE FALSE  -1  -1 
      2             C    -   1    1 FALSE FALSE  -1  -1 
      4             D    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_176P@OCAD_PARTS_LIB.HDT0001(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      B      B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):HANDLE_SW_CLOSE_N
      -      C      C    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      D      D    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):HANDLE_SW_CLOSE_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_176P@OCAD_PARTS_LIB.HDT0001(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      3      B      B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):HANDLE_SW_CLOSE_N
      2      C      C    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      4      D      D    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):HANDLE_SW_CLOSE_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_194P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_194P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00455
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_194P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00455
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I387@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I387@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I387@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I327@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I327@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I327@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I346@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I346@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I346@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AVDD

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_268P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_268P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_268P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_62P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCR_3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_54P@IND.IND(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):VCCT_3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_171P@OCAD_PARTS_LIB.INV_1CH_OD(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2             A    -   1    1 FALSE FALSE  -1  -1 
      3           GND    -   1    1 FALSE FALSE  -1  -1 
      1            NC    -   1    1 FALSE FALSE  -1  -1 
      5           VCC    -   1    1 FALSE FALSE  -1  -1 
      4             Y    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_171P@OCAD_PARTS_LIB.INV_1CH_OD(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_A
      -    GND    GND    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     NC     NC    -   1    1 FALSE FALSE  -1  -1 
      -    VCC    VCC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      Y      Y    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_Y
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_171P@OCAD_PARTS_LIB.INV_1CH_OD(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_A
      3    GND    GND    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      1     NC     NC    -   1    1 FALSE FALSE  -1  -1 
      5    VCC    VCC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      4      Y      Y    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_Y

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I176@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2             A    -   1    1 FALSE FALSE  -1  -1 
      1             K    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I176@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_LEDGREEN06030_I176_A
      -      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I176@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_LEDGREEN06030_I176_A
      1      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_165P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2             A    -   1    1 FALSE FALSE  -1  -1 
      1             K    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_165P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00505
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_165P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      1      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00505

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_191P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2             A    -   1    1 FALSE FALSE  -1  -1 
      1             K    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_191P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N003941
      -      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00902
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_191P@OCAD_PARTS_LIB.LED GREEN 0603_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N003941
      1      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00902

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_121P@ATCS.LED RED 0603_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2             A    -   1    1 FALSE FALSE  -1  -1 
      1             K    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_121P@ATCS.LED RED 0603_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LEDRED06030_121P_A
      -      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_121P@ATCS.LED RED 0603_0(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LEDRED06030_121P_A
      1      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_163P@OCAD_PARTS_LIB.LM75A(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      8           +VS    -   1    1 FALSE FALSE  -1  -1 
      7            A0    -   1    1 FALSE FALSE  -1  -1 
      6            A1    -   1    1 FALSE FALSE  -1  -1 
      5            A2    -   1    1 FALSE FALSE  -1  -1 
      4           GND    -   1    1 FALSE FALSE  -1  -1 
      3            OS    -   1    1 FALSE FALSE  -1  -1 
      2           SCL    -   1    1 FALSE FALSE  -1  -1 
      1           SDA    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_163P@OCAD_PARTS_LIB.LM75A(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -    +VS    +VS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -     A0     A0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     A1     A1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     A2     A2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    GND    GND    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     OS     OS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):NOVER_TEMP
      -    SCL    SCL    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SCL
      -    SDA    SDA    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SDA
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_163P@OCAD_PARTS_LIB.LM75A(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      8    +VS    +VS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      7     A0     A0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      6     A1     A1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      5     A2     A2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      4    GND    GND    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      3     OS     OS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):NOVER_TEMP
      2    SCL    SCL    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SCL
      1    SDA    SDA    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SDA

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
     10            10    -   1    1 FALSE FALSE  -1  -1 
     11            11    -   1    1 FALSE FALSE  -1  -1 
     12            12    -   1    1 FALSE FALSE  -1  -1 
     13            13    -   1    1 FALSE FALSE  -1  -1 
     14            14    -   1    1 FALSE FALSE  -1  -1 
     15            15    -   1    1 FALSE FALSE  -1  -1 
     16            16    -   1    1 FALSE FALSE  -1  -1 
     17            17    -   1    1 FALSE FALSE  -1  -1 
     18            18    -   1    1 FALSE FALSE  -1  -1 
     19            19    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
     20            20    -   1    1 FALSE FALSE  -1  -1 
     21            21    -   1    1 FALSE FALSE  -1  -1 
     22            22    -   1    1 FALSE FALSE  -1  -1 
     23            23    -   1    1 FALSE FALSE  -1  -1 
     24            24    -   1    1 FALSE FALSE  -1  -1 
     25            25    -   1    1 FALSE FALSE  -1  -1 
     26            26    -   1    1 FALSE FALSE  -1  -1 
     27            27    -   1    1 FALSE FALSE  -1  -1 
     28            28    -   1    1 FALSE FALSE  -1  -1 
     29            29    -   1    1 FALSE FALSE  -1  -1 
      3             3    -   1    1 FALSE FALSE  -1  -1 
     30            30    -   1    1 FALSE FALSE  -1  -1 
     31            31    -   1    1 FALSE FALSE  -1  -1 
     32            32    -   1    1 FALSE FALSE  -1  -1 
     33            33    -   1    1 FALSE FALSE  -1  -1 
     34            34    -   1    1 FALSE FALSE  -1  -1 
     35            35    -   1    1 FALSE FALSE  -1  -1 
     36            36    -   1    1 FALSE FALSE  -1  -1 
     37            37    -   1    1 FALSE FALSE  -1  -1 
     38            38    -   1    1 FALSE FALSE  -1  -1 
     39            39    -   1    1 FALSE FALSE  -1  -1 
      4             4    -   1    1 FALSE FALSE  -1  -1 
     40            40    -   1    1 FALSE FALSE  -1  -1 
     41            41    -   1    1 FALSE FALSE  -1  -1 
     42            42    -   1    1 FALSE FALSE  -1  -1 
     43            43    -   1    1 FALSE FALSE  -1  -1 
     44            44    -   1    1 FALSE FALSE  -1  -1 
     45            45    -   1    1 FALSE FALSE  -1  -1 
     46            46    -   1    1 FALSE FALSE  -1  -1 
     47            47    -   1    1 FALSE FALSE  -1  -1 
     48            48    -   1    1 FALSE FALSE  -1  -1 
     49            49    -   1    1 FALSE FALSE  -1  -1 
      5             5    -   1    1 FALSE FALSE  -1  -1 
     50            50    -   1    1 FALSE FALSE  -1  -1 
     51            51    -   1    1 FALSE FALSE  -1  -1 
     52            52    -   1    1 FALSE FALSE  -1  -1 
     53            53    -   1    1 FALSE FALSE  -1  -1 
     54            54    -   1    1 FALSE FALSE  -1  -1 
     55            55    -   1    1 FALSE FALSE  -1  -1 
     56            56    -   1    1 FALSE FALSE  -1  -1 
     57            57    -   1    1 FALSE FALSE  -1  -1 
     58            58    -   1    1 FALSE FALSE  -1  -1 
     59            59    -   1    1 FALSE FALSE  -1  -1 
      6             6    -   1    1 FALSE FALSE  -1  -1 
     60            60    -   1    1 FALSE FALSE  -1  -1 
      7             7    -   1    1 FALSE FALSE  -1  -1 
      8             8    -   1    1 FALSE FALSE  -1  -1 
      9             9    -   1    1 FALSE FALSE  -1  -1 
     61            F1    -   1    1 FALSE FALSE  -1  -1 
     62            F2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     10     10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     11     11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     12     12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(2)
      -     13     13    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     14     14    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(2)
      -     15     15    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(3)
      -     16     16    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     17     17    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(3)
      -     18     18    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     19     19    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     20     20    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(4)
      -     21     21    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     22     22    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(4)
      -     23     23    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(5)
      -     24     24    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     25     25    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(5)
      -     26     26    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     27     27    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     28     28    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(6)
      -     29     29    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      3      3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     30     30    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(6)
      -     31     31    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(7)
      -     32     32    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     33     33    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(7)
      -     34     34    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     35     35    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     36     36    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(8)
      -     37     37    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     38     38    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(8)
      -     39     39    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(9)
      -      4      4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(0)
      -     40     40    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     41     41    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(9)
      -     42     42    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     43     43    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     44     44    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(10)
      -     45     45    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     46     46    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(10)
      -     47     47    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(11)
      -     48     48    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     49     49    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(11)
      -      5      5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     50     50    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     51     51    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     52     52    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     53     53    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     54     54    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     55     55    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     56     56    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     57     57    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     58     58    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     59     59    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      6      6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(0)
      -     60     60    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      7      7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(1)
      -      8      8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      9      9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(1)
      -     F1     F1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     F2     F2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_25P@OCAD_PARTS_LIB.LSHM-130-0XXX-L-DV-A-S(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     10     10     10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     11     11     11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     12     12     12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(2)
     13     13     13    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     14     14     14    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(2)
     15     15     15    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(3)
     16     16     16    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     17     17     17    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(3)
     18     18     18    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     19     19     19    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     20     20     20    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(4)
     21     21     21    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     22     22     22    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(4)
     23     23     23    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(5)
     24     24     24    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     25     25     25    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(5)
     26     26     26    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     27     27     27    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     28     28     28    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(6)
     29     29     29    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      3      3      3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     30     30     30    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(6)
     31     31     31    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(7)
     32     32     32    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     33     33     33    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(7)
     34     34     34    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     35     35     35    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     36     36     36    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(8)
     37     37     37    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     38     38     38    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(8)
     39     39     39    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(9)
      4      4      4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(0)
     40     40     40    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     41     41     41    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(9)
     42     42     42    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     43     43     43    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     44     44     44    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(10)
     45     45     45    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     46     46     46    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(10)
     47     47     47    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(11)
     48     48     48    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     49     49     49    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(11)
      5      5      5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     50     50     50    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     51     51     51    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     52     52     52    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     53     53     53    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     54     54     54    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     55     55     55    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     56     56     56    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     57     57     57    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     58     58     58    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     59     59     59    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      6      6      6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(0)
     60     60     60    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      7      7      7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_P(1)
      8      8      8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      9      9      9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):REF_CLK_N(1)
     61     F1     F1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     62     F2     F2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
     10            10    -   1    1 FALSE FALSE  -1  -1 
    100           100    -   1    1 FALSE FALSE  -1  -1 
     11            11    -   1    1 FALSE FALSE  -1  -1 
     12            12    -   1    1 FALSE FALSE  -1  -1 
     13            13    -   1    1 FALSE FALSE  -1  -1 
     14            14    -   1    1 FALSE FALSE  -1  -1 
     15            15    -   1    1 FALSE FALSE  -1  -1 
     16            16    -   1    1 FALSE FALSE  -1  -1 
     17            17    -   1    1 FALSE FALSE  -1  -1 
     18            18    -   1    1 FALSE FALSE  -1  -1 
     19            19    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
     20            20    -   1    1 FALSE FALSE  -1  -1 
     21            21    -   1    1 FALSE FALSE  -1  -1 
     22            22    -   1    1 FALSE FALSE  -1  -1 
     23            23    -   1    1 FALSE FALSE  -1  -1 
     24            24    -   1    1 FALSE FALSE  -1  -1 
     25            25    -   1    1 FALSE FALSE  -1  -1 
     26            26    -   1    1 FALSE FALSE  -1  -1 
     27            27    -   1    1 FALSE FALSE  -1  -1 
     28            28    -   1    1 FALSE FALSE  -1  -1 
     29            29    -   1    1 FALSE FALSE  -1  -1 
      3             3    -   1    1 FALSE FALSE  -1  -1 
     30            30    -   1    1 FALSE FALSE  -1  -1 
     31            31    -   1    1 FALSE FALSE  -1  -1 
     32            32    -   1    1 FALSE FALSE  -1  -1 
     33            33    -   1    1 FALSE FALSE  -1  -1 
     34            34    -   1    1 FALSE FALSE  -1  -1 
     35            35    -   1    1 FALSE FALSE  -1  -1 
     36            36    -   1    1 FALSE FALSE  -1  -1 
     37            37    -   1    1 FALSE FALSE  -1  -1 
     38            38    -   1    1 FALSE FALSE  -1  -1 
     39            39    -   1    1 FALSE FALSE  -1  -1 
      4             4    -   1    1 FALSE FALSE  -1  -1 
     40            40    -   1    1 FALSE FALSE  -1  -1 
     41            41    -   1    1 FALSE FALSE  -1  -1 
     42            42    -   1    1 FALSE FALSE  -1  -1 
     43            43    -   1    1 FALSE FALSE  -1  -1 
     44            44    -   1    1 FALSE FALSE  -1  -1 
     45            45    -   1    1 FALSE FALSE  -1  -1 
     46            46    -   1    1 FALSE FALSE  -1  -1 
     47            47    -   1    1 FALSE FALSE  -1  -1 
     48            48    -   1    1 FALSE FALSE  -1  -1 
     49            49    -   1    1 FALSE FALSE  -1  -1 
      5             5    -   1    1 FALSE FALSE  -1  -1 
     50            50    -   1    1 FALSE FALSE  -1  -1 
     51            51    -   1    1 FALSE FALSE  -1  -1 
     52            52    -   1    1 FALSE FALSE  -1  -1 
     53            53    -   1    1 FALSE FALSE  -1  -1 
     54            54    -   1    1 FALSE FALSE  -1  -1 
     55            55    -   1    1 FALSE FALSE  -1  -1 
     56            56    -   1    1 FALSE FALSE  -1  -1 
     57            57    -   1    1 FALSE FALSE  -1  -1 
     58            58    -   1    1 FALSE FALSE  -1  -1 
     59            59    -   1    1 FALSE FALSE  -1  -1 
      6             6    -   1    1 FALSE FALSE  -1  -1 
     60            60    -   1    1 FALSE FALSE  -1  -1 
     61            61    -   1    1 FALSE FALSE  -1  -1 
     62            62    -   1    1 FALSE FALSE  -1  -1 
     63            63    -   1    1 FALSE FALSE  -1  -1 
     64            64    -   1    1 FALSE FALSE  -1  -1 
     65            65    -   1    1 FALSE FALSE  -1  -1 
     66            66    -   1    1 FALSE FALSE  -1  -1 
     67            67    -   1    1 FALSE FALSE  -1  -1 
     68            68    -   1    1 FALSE FALSE  -1  -1 
     69            69    -   1    1 FALSE FALSE  -1  -1 
      7             7    -   1    1 FALSE FALSE  -1  -1 
     70            70    -   1    1 FALSE FALSE  -1  -1 
     71            71    -   1    1 FALSE FALSE  -1  -1 
     72            72    -   1    1 FALSE FALSE  -1  -1 
     73            73    -   1    1 FALSE FALSE  -1  -1 
     74            74    -   1    1 FALSE FALSE  -1  -1 
     75            75    -   1    1 FALSE FALSE  -1  -1 
     76            76    -   1    1 FALSE FALSE  -1  -1 
     77            77    -   1    1 FALSE FALSE  -1  -1 
     78            78    -   1    1 FALSE FALSE  -1  -1 
     79            79    -   1    1 FALSE FALSE  -1  -1 
      8             8    -   1    1 FALSE FALSE  -1  -1 
     80            80    -   1    1 FALSE FALSE  -1  -1 
     81            81    -   1    1 FALSE FALSE  -1  -1 
     82            82    -   1    1 FALSE FALSE  -1  -1 
     83            83    -   1    1 FALSE FALSE  -1  -1 
     84            84    -   1    1 FALSE FALSE  -1  -1 
     85            85    -   1    1 FALSE FALSE  -1  -1 
     86            86    -   1    1 FALSE FALSE  -1  -1 
     87            87    -   1    1 FALSE FALSE  -1  -1 
     88            88    -   1    1 FALSE FALSE  -1  -1 
     89            89    -   1    1 FALSE FALSE  -1  -1 
      9             9    -   1    1 FALSE FALSE  -1  -1 
     90            90    -   1    1 FALSE FALSE  -1  -1 
     91            91    -   1    1 FALSE FALSE  -1  -1 
     92            92    -   1    1 FALSE FALSE  -1  -1 
     93            93    -   1    1 FALSE FALSE  -1  -1 
     94            94    -   1    1 FALSE FALSE  -1  -1 
     95            95    -   1    1 FALSE FALSE  -1  -1 
     96            96    -   1    1 FALSE FALSE  -1  -1 
     97            97    -   1    1 FALSE FALSE  -1  -1 
     98            98    -   1    1 FALSE FALSE  -1  -1 
     99            99    -   1    1 FALSE FALSE  -1  -1 
    101            F1    -   1    1 FALSE FALSE  -1  -1 
    102            F2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     10     10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    100    100    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     11     11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     12     12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(2)
      -     13     13    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     14     14    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(2)
      -     15     15    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(3)
      -     16     16    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     17     17    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(3)
      -     18     18    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     19     19    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     20     20    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(4)
      -     21     21    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     22     22    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(4)
      -     23     23    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(5)
      -     24     24    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     25     25    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(5)
      -     26     26    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     27     27    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     28     28    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(6)
      -     29     29    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      3      3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     30     30    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(6)
      -     31     31    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(7)
      -     32     32    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     33     33    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(7)
      -     34     34    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     35     35    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     36     36    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(8)
      -     37     37    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     38     38    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(8)
      -     39     39    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(9)
      -      4      4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(0)
      -     40     40    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     41     41    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(9)
      -     42     42    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     43     43    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     44     44    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(10)
      -     45     45    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     46     46    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(10)
      -     47     47    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(11)
      -     48     48    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     49     49    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(11)
      -      5      5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     50     50    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     51     51    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     52     52    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(0)
      -     53     53    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     54     54    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(0)
      -     55     55    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(1)
      -     56     56    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     57     57    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(1)
      -     58     58    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     59     59    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      6      6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(0)
      -     60     60    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(2)
      -     61     61    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     62     62    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(2)
      -     63     63    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(3)
      -     64     64    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     65     65    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(3)
      -     66     66    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     67     67    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     68     68    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(4)
      -     69     69    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      7      7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(1)
      -     70     70    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(4)
      -     71     71    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(5)
      -     72     72    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     73     73    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(5)
      -     74     74    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     75     75    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     76     76    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(6)
      -     77     77    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     78     78    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(6)
      -     79     79    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(7)
      -      8      8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     80     80    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     81     81    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(7)
      -     82     82    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     83     83    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     84     84    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(8)
      -     85     85    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     86     86    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(8)
      -     87     87    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(9)
      -     88     88    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     89     89    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(9)
      -      9      9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(1)
      -     90     90    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     91     91    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     92     92    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(10)
      -     93     93    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     94     94    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(10)
      -     95     95    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(11)
      -     96     96    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     97     97    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(11)
      -     98     98    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     99     99    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     F1     F1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     F2     F2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_27P@OCAD_PARTS_LIB.LSHM-150-0XXX-L-DV-A-S(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     10     10     10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    100    100    100    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     11     11     11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     12     12     12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(2)
     13     13     13    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     14     14     14    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(2)
     15     15     15    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(3)
     16     16     16    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     17     17     17    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(3)
     18     18     18    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     19     19     19    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     20     20     20    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(4)
     21     21     21    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     22     22     22    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(4)
     23     23     23    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(5)
     24     24     24    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     25     25     25    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(5)
     26     26     26    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     27     27     27    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     28     28     28    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(6)
     29     29     29    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      3      3      3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     30     30     30    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(6)
     31     31     31    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(7)
     32     32     32    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     33     33     33    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(7)
     34     34     34    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     35     35     35    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     36     36     36    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(8)
     37     37     37    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     38     38     38    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(8)
     39     39     39    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(9)
      4      4      4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(0)
     40     40     40    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     41     41     41    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(9)
     42     42     42    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     43     43     43    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     44     44     44    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(10)
     45     45     45    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     46     46     46    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(10)
     47     47     47    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(11)
     48     48     48    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     49     49     49    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(11)
      5      5      5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     50     50     50    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     51     51     51    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     52     52     52    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(0)
     53     53     53    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     54     54     54    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(0)
     55     55     55    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(1)
     56     56     56    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     57     57     57    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(1)
     58     58     58    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     59     59     59    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      6      6      6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(0)
     60     60     60    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(2)
     61     61     61    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     62     62     62    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(2)
     63     63     63    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(3)
     64     64     64    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     65     65     65    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(3)
     66     66     66    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     67     67     67    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     68     68     68    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(4)
     69     69     69    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      7      7      7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(1)
     70     70     70    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(4)
     71     71     71    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(5)
     72     72     72    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     73     73     73    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(5)
     74     74     74    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     75     75     75    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     76     76     76    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(6)
     77     77     77    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     78     78     78    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(6)
     79     79     79    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(7)
      8      8      8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     80     80     80    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     81     81     81    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(7)
     82     82     82    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     83     83     83    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     84     84     84    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(8)
     85     85     85    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     86     86     86    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(8)
     87     87     87    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(9)
     88     88     88    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     89     89     89    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(9)
      9      9      9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(1)
     90     90     90    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     91     91     91    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     92     92     92    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(10)
     93     93     93    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     94     94     94    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(10)
     95     95     95    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(11)
     96     96     96    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     97     97     97    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(11)
     98     98     98    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     99     99     99    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    101     F1     F1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    102     F2     F2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
     41        ENABLE#    -   1    1 FALSE FALSE  -1  -1 
      5           GA0    -   1    1 FALSE FALSE  -1  -1 
     17           GA1    -   1    1 FALSE FALSE  -1  -1 
     26           GA2    -   1    1 FALSE FALSE  -1  -1 
      1          GND1    -   1    1 FALSE FALSE  -1  -1 
     31         GND10    -   1    1 FALSE FALSE  -1  -1 
     34         GND11    -   1    1 FALSE FALSE  -1  -1 
     37         GND12    -   1    1 FALSE FALSE  -1  -1 
     40         GND13    -   1    1 FALSE FALSE  -1  -1 
     43         GND14    -   1    1 FALSE FALSE  -1  -1 
     46         GND15    -   1    1 FALSE FALSE  -1  -1 
     49         GND16    -   1    1 FALSE FALSE  -1  -1 
     52         GND17    -   1    1 FALSE FALSE  -1  -1 
     55         GND18    -   1    1 FALSE FALSE  -1  -1 
     58         GND19    -   1    1 FALSE FALSE  -1  -1 
      7          GND2    -   1    1 FALSE FALSE  -1  -1 
     61         GND20    -   1    1 FALSE FALSE  -1  -1 
     64         GND21    -   1    1 FALSE FALSE  -1  -1 
     67         GND22    -   1    1 FALSE FALSE  -1  -1 
     70         GND23    -   1    1 FALSE FALSE  -1  -1 
     73         GND24    -   1    1 FALSE FALSE  -1  -1 
     76         GND25    -   1    1 FALSE FALSE  -1  -1 
     79         GND26    -   1    1 FALSE FALSE  -1  -1 
     82         GND27    -   1    1 FALSE FALSE  -1  -1 
     85         GND28    -   1    1 FALSE FALSE  -1  -1 
     86         GND29    -   1    1 FALSE FALSE  -1  -1 
     10          GND3    -   1    1 FALSE FALSE  -1  -1 
     89         GND30    -   1    1 FALSE FALSE  -1  -1 
     92         GND31    -   1    1 FALSE FALSE  -1  -1 
     95         GND32    -   1    1 FALSE FALSE  -1  -1 
     98         GND33    -   1    1 FALSE FALSE  -1  -1 
    101         GND34    -   1    1 FALSE FALSE  -1  -1 
    104         GND35    -   1    1 FALSE FALSE  -1  -1 
    107         GND36    -   1    1 FALSE FALSE  -1  -1 
    110         GND37    -   1    1 FALSE FALSE  -1  -1 
    113         GND38    -   1    1 FALSE FALSE  -1  -1 
    116         GND39    -   1    1 FALSE FALSE  -1  -1 
     13          GND4    -   1    1 FALSE FALSE  -1  -1 
    119         GND40    -   1    1 FALSE FALSE  -1  -1 
    122         GND41    -   1    1 FALSE FALSE  -1  -1 
    125         GND42    -   1    1 FALSE FALSE  -1  -1 
    128         GND43    -   1    1 FALSE FALSE  -1  -1 
    131         GND44    -   1    1 FALSE FALSE  -1  -1 
    134         GND45    -   1    1 FALSE FALSE  -1  -1 
    137         GND46    -   1    1 FALSE FALSE  -1  -1 
    140         GND47    -   1    1 FALSE FALSE  -1  -1 
    143         GND48    -   1    1 FALSE FALSE  -1  -1 
    146         GND49    -   1    1 FALSE FALSE  -1  -1 
     16          GND5    -   1    1 FALSE FALSE  -1  -1 
    149         GND50    -   1    1 FALSE FALSE  -1  -1 
    152         GND51    -   1    1 FALSE FALSE  -1  -1 
    155         GND52    -   1    1 FALSE FALSE  -1  -1 
    158         GND53    -   1    1 FALSE FALSE  -1  -1 
    161         GND54    -   1    1 FALSE FALSE  -1  -1 
    164         GND55    -   1    1 FALSE FALSE  -1  -1 
     19          GND6    -   1    1 FALSE FALSE  -1  -1 
     22          GND7    -   1    1 FALSE FALSE  -1  -1 
     25          GND8    -   1    1 FALSE FALSE  -1  -1 
     28          GND9    -   1    1 FALSE FALSE  -1  -1 
    130        I2C_SCL    -   1    1 FALSE FALSE  -1  -1 
    129        I2C_SDA    -   1    1 FALSE FALSE  -1  -1 
    127        IPMB0-SCL-A    -   1    1 FALSE FALSE  -1  -1 
    124        IPMB0-SCL-B    -   1    1 FALSE FALSE  -1  -1 
    126        IPMB0-SDA-A    -   1    1 FALSE FALSE  -1  -1 
    123        IPMB0-SDA-B    -   1    1 FALSE FALSE  -1  -1 
    121        IPMBL-SCL-1    -   1    1 FALSE FALSE  -1  -1 
     94        IPMBL-SCL-10    -   1    1 FALSE FALSE  -1  -1 
     91        IPMBL-SCL-11    -   1    1 FALSE FALSE  -1  -1 
     88        IPMBL-SCL-12    -   1    1 FALSE FALSE  -1  -1 
    118        IPMBL-SCL-2    -   1    1 FALSE FALSE  -1  -1 
    115        IPMBL-SCL-3    -   1    1 FALSE FALSE  -1  -1 
    112        IPMBL-SCL-4    -   1    1 FALSE FALSE  -1  -1 
    109        IPMBL-SCL-5    -   1    1 FALSE FALSE  -1  -1 
    106        IPMBL-SCL-6    -   1    1 FALSE FALSE  -1  -1 
    103        IPMBL-SCL-7    -   1    1 FALSE FALSE  -1  -1 
    100        IPMBL-SCL-8    -   1    1 FALSE FALSE  -1  -1 
     97        IPMBL-SCL-9    -   1    1 FALSE FALSE  -1  -1 
    120        IPMBL-SDA-1    -   1    1 FALSE FALSE  -1  -1 
     93        IPMBL-SDA-10    -   1    1 FALSE FALSE  -1  -1 
     90        IPMBL-SDA-11    -   1    1 FALSE FALSE  -1  -1 
     87        IPMBL-SDA-12    -   1    1 FALSE FALSE  -1  -1 
    117        IPMBL-SDA-2    -   1    1 FALSE FALSE  -1  -1 
    114        IPMBL-SDA-3    -   1    1 FALSE FALSE  -1  -1 
    111        IPMBL-SDA-4    -   1    1 FALSE FALSE  -1  -1 
    108        IPMBL-SDA-5    -   1    1 FALSE FALSE  -1  -1 
    105        IPMBL-SDA-6    -   1    1 FALSE FALSE  -1  -1 
    102        IPMBL-SDA-7    -   1    1 FALSE FALSE  -1  -1 
     99        IPMBL-SDA-8    -   1    1 FALSE FALSE  -1  -1 
     96        IPMBL-SDA-9    -   1    1 FALSE FALSE  -1  -1 
      4            MP    -   1    1 FALSE FALSE  -1  -1 
     83          PS0#    -   1    1 FALSE FALSE  -1  -1 
      3          PS1#    -   1    1 FALSE FALSE  -1  -1 
      2          PWR1    -   1    1 FALSE FALSE  -1  -1 
      9          PWR2    -   1    1 FALSE FALSE  -1  -1 
     18          PWR3    -   1    1 FALSE FALSE  -1  -1 
     27          PWR4    -   1    1 FALSE FALSE  -1  -1 
     42          PWR5    -   1    1 FALSE FALSE  -1  -1 
     57          PWR6    -   1    1 FALSE FALSE  -1  -1 
     72          PWR7    -   1    1 FALSE FALSE  -1  -1 
     84          PWR8    -   1    1 FALSE FALSE  -1  -1 
    170        PWR_ON    -   1    1 FALSE FALSE  -1  -1 
    132          RSVD    -   1    1 FALSE FALSE  -1  -1 
      6         RSVD0    -   1    1 FALSE FALSE  -1  -1 
      8         RSVD1    -   1    1 FALSE FALSE  -1  -1 
    160        RXFA-1+    -   1    1 FALSE FALSE  -1  -1 
    159        RXFA-1-    -   1    1 FALSE FALSE  -1  -1 
     53        RXFA-10+    -   1    1 FALSE FALSE  -1  -1 
     54        RXFA-10-    -   1    1 FALSE FALSE  -1  -1 
     62        RXFA-11+    -   1    1 FALSE FALSE  -1  -1 
     63        RXFA-11-    -   1    1 FALSE FALSE  -1  -1 
     68        RXFA-12+    -   1    1 FALSE FALSE  -1  -1 
     69        RXFA-12-    -   1    1 FALSE FALSE  -1  -1 
    154        RXFA-2+    -   1    1 FALSE FALSE  -1  -1 
    153        RXFA-2-    -   1    1 FALSE FALSE  -1  -1 
     23        RXFA-3+    -   1    1 FALSE FALSE  -1  -1 
     24        RXFA-3-    -   1    1 FALSE FALSE  -1  -1 
    148        RXFA-4+    -   1    1 FALSE FALSE  -1  -1 
    147        RXFA-4-    -   1    1 FALSE FALSE  -1  -1 
     32        RXFA-5+    -   1    1 FALSE FALSE  -1  -1 
     33        RXFA-5-    -   1    1 FALSE FALSE  -1  -1 
    142        RXFA-6+    -   1    1 FALSE FALSE  -1  -1 
    141        RXFA-6-    -   1    1 FALSE FALSE  -1  -1 
     38        RXFA-7+    -   1    1 FALSE FALSE  -1  -1 
     39        RXFA-7-    -   1    1 FALSE FALSE  -1  -1 
    136        RXFA-8+    -   1    1 FALSE FALSE  -1  -1 
    135        RXFA-8-    -   1    1 FALSE FALSE  -1  -1 
     47        RXFA-9+    -   1    1 FALSE FALSE  -1  -1 
     48        RXFA-9-    -   1    1 FALSE FALSE  -1  -1 
     14        RXFUA+    -   1    1 FALSE FALSE  -1  -1 
     15        RXFUA-    -   1    1 FALSE FALSE  -1  -1 
     56         SCL_L    -   1    1 FALSE FALSE  -1  -1 
     71         SDA_L    -   1    1 FALSE FALSE  -1  -1 
    165           TCK    -   1    1 FALSE FALSE  -1  -1 
    169           TDI    -   1    1 FALSE FALSE  -1  -1 
    168           TDO    -   1    1 FALSE FALSE  -1  -1 
    133        TMREQ#    -   1    1 FALSE FALSE  -1  -1 
    166           TMS    -   1    1 FALSE FALSE  -1  -1 
    167         TRST#    -   1    1 FALSE FALSE  -1  -1 
    163        TXFA-1+    -   1    1 FALSE FALSE  -1  -1 
    162        TXFA-1-    -   1    1 FALSE FALSE  -1  -1 
     50        TXFA-10+    -   1    1 FALSE FALSE  -1  -1 
     51        TXFA-10-    -   1    1 FALSE FALSE  -1  -1 
     59        TXFA-11+    -   1    1 FALSE FALSE  -1  -1 
     60        TXFA-11-    -   1    1 FALSE FALSE  -1  -1 
     65        TXFA-12+    -   1    1 FALSE FALSE  -1  -1 
     66        TXFA-12-    -   1    1 FALSE FALSE  -1  -1 
    157        TXFA-2+    -   1    1 FALSE FALSE  -1  -1 
    156        TXFA-2-    -   1    1 FALSE FALSE  -1  -1 
     20        TXFA-3+    -   1    1 FALSE FALSE  -1  -1 
     21        TXFA-3-    -   1    1 FALSE FALSE  -1  -1 
    151        TXFA-4+    -   1    1 FALSE FALSE  -1  -1 
    150        TXFA-4-    -   1    1 FALSE FALSE  -1  -1 
     29        TXFA-5+    -   1    1 FALSE FALSE  -1  -1 
     30        TXFA-5-    -   1    1 FALSE FALSE  -1  -1 
    145        TXFA-6+    -   1    1 FALSE FALSE  -1  -1 
    144        TXFA-6-    -   1    1 FALSE FALSE  -1  -1 
     35        TXFA-7+    -   1    1 FALSE FALSE  -1  -1 
     36        TXFA-7-    -   1    1 FALSE FALSE  -1  -1 
    139        TXFA-8+    -   1    1 FALSE FALSE  -1  -1 
    138        TXFA-8-    -   1    1 FALSE FALSE  -1  -1 
     44        TXFA-9+    -   1    1 FALSE FALSE  -1  -1 
     45        TXFA-9-    -   1    1 FALSE FALSE  -1  -1 
     11        TXFUA+    -   1    1 FALSE FALSE  -1  -1 
     12        TXFUA-    -   1    1 FALSE FALSE  -1  -1 
     74        XOVER0+    -   1    1 FALSE FALSE  -1  -1 
     75        XOVER0-    -   1    1 FALSE FALSE  -1  -1 
     77        XOVER1+    -   1    1 FALSE FALSE  -1  -1 
     78        XOVER1-    -   1    1 FALSE FALSE  -1  -1 
     80        XOVER2+    -   1    1 FALSE FALSE  -1  -1 
     81        XOVER2-    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - ENABLE# ENABLE#    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_ENABLE
      -    GA0    GA0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(0)
      -    GA1    GA1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(1)
      -    GA2    GA2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(2)
      -   GND1   GND1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND10  GND10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND11  GND11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND12  GND12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND13  GND13    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND14  GND14    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND15  GND15    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND16  GND16    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND17  GND17    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND18  GND18    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND19  GND19    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND2   GND2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND20  GND20    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND21  GND21    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND22  GND22    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND23  GND23    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND24  GND24    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND25  GND25    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND26  GND26    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND27  GND27    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND28  GND28    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND29  GND29    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND3   GND3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND30  GND30    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND31  GND31    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND32  GND32    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND33  GND33    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND34  GND34    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND35  GND35    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND36  GND36    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND37  GND37    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND38  GND38    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND39  GND39    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND4   GND4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND40  GND40    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND41  GND41    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND42  GND42    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND43  GND43    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND44  GND44    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND45  GND45    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND46  GND46    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND47  GND47    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND48  GND48    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND49  GND49    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND5   GND5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND50  GND50    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND51  GND51    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND52  GND52    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND53  GND53    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND54  GND54    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND55  GND55    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND6   GND6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND7   GND7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND8   GND8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND9   GND9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      - I2C_SCL I2C_SCL    -   1    1 FALSE FALSE  -1  -1 
      - I2C_SDA I2C_SDA    -   1    1 FALSE FALSE  -1  -1 
      - IPMB0-SCL-A IPMB0-SCL-A    -   1    1 FALSE FALSE  -1  -1 
      - IPMB0-SCL-B IPMB0-SCL-B    -   1    1 FALSE FALSE  -1  -1 
      - IPMB0-SDA-A IPMB0-SDA-A    -   1    1 FALSE FALSE  -1  -1 
      - IPMB0-SDA-B IPMB0-SDA-B    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SCL-1 IPMBL-SCL-1    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SCL-10 IPMBL-SCL-10    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SCL-11 IPMBL-SCL-11    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SCL-12 IPMBL-SCL-12    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SCL-2 IPMBL-SCL-2    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SCL-3 IPMBL-SCL-3    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SCL-4 IPMBL-SCL-4    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SCL-5 IPMBL-SCL-5    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SCL-6 IPMBL-SCL-6    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SCL-7 IPMBL-SCL-7    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SCL-8 IPMBL-SCL-8    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SCL-9 IPMBL-SCL-9    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SDA-1 IPMBL-SDA-1    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SDA-10 IPMBL-SDA-10    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SDA-11 IPMBL-SDA-11    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SDA-12 IPMBL-SDA-12    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SDA-2 IPMBL-SDA-2    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SDA-3 IPMBL-SDA-3    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SDA-4 IPMBL-SDA-4    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SDA-5 IPMBL-SDA-5    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SDA-6 IPMBL-SDA-6    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SDA-7 IPMBL-SDA-7    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SDA-8 IPMBL-SDA-8    -   1    1 FALSE FALSE  -1  -1 
      - IPMBL-SDA-9 IPMBL-SDA-9    -   1    1 FALSE FALSE  -1  -1 
      -     MP     MP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):MP3V3_IN
      -   PS0#   PS0#    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(0)
      -   PS1#   PS1#    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(1)
      -   PWR1   PWR1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
      -   PWR2   PWR2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
      -   PWR3   PWR3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
      -   PWR4   PWR4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
      -   PWR5   PWR5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
      -   PWR6   PWR6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
      -   PWR7   PWR7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
      -   PWR8   PWR8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
      - PWR_ON PWR_ON    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PWR_ON
      -   RSVD   RSVD    -   1    1 FALSE FALSE  -1  -1 
      -  RSVD0  RSVD0    -   1    1 FALSE FALSE  -1  -1 
      -  RSVD1  RSVD1    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-1+ RXFA-1+    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-1- RXFA-1-    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-10+ RXFA-10+    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-10- RXFA-10-    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-11+ RXFA-11+    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-11- RXFA-11-    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-12+ RXFA-12+    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-12- RXFA-12-    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-2+ RXFA-2+    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-2- RXFA-2-    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-3+ RXFA-3+    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-3- RXFA-3-    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-4+ RXFA-4+    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-4- RXFA-4-    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-5+ RXFA-5+    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-5- RXFA-5-    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-6+ RXFA-6+    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-6- RXFA-6-    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-7+ RXFA-7+    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-7- RXFA-7-    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-8+ RXFA-8+    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-8- RXFA-8-    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-9+ RXFA-9+    -   1    1 FALSE FALSE  -1  -1 
      - RXFA-9- RXFA-9-    -   1    1 FALSE FALSE  -1  -1 
      - RXFUA+ RXFUA+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_P
      - RXFUA- RXFUA-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_N
      -  SCL_L  SCL_L    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SCL
      -  SDA_L  SDA_L    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SDA
      -    TCK    TCK    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TCK
      -    TDI    TDI    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDI
      -    TDO    TDO    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDO
      - TMREQ# TMREQ#    -   1    1 FALSE FALSE  -1  -1 
      -    TMS    TMS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TMS
      -  TRST#  TRST#    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-1+ TXFA-1+    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-1- TXFA-1-    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-10+ TXFA-10+    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-10- TXFA-10-    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-11+ TXFA-11+    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-11- TXFA-11-    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-12+ TXFA-12+    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-12- TXFA-12-    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-2+ TXFA-2+    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-2- TXFA-2-    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-3+ TXFA-3+    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-3- TXFA-3-    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-4+ TXFA-4+    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-4- TXFA-4-    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-5+ TXFA-5+    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-5- TXFA-5-    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-6+ TXFA-6+    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-6- TXFA-6-    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-7+ TXFA-7+    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-7- TXFA-7-    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-8+ TXFA-8+    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-8- TXFA-8-    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-9+ TXFA-9+    -   1    1 FALSE FALSE  -1  -1 
      - TXFA-9- TXFA-9-    -   1    1 FALSE FALSE  -1  -1 
      - TXFUA+ TXFUA+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_P
      - TXFUA- TXFUA-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_N
      - XOVER0+ XOVER0+    -   1    1 FALSE FALSE  -1  -1 
      - XOVER0- XOVER0-    -   1    1 FALSE FALSE  -1  -1 
      - XOVER1+ XOVER1+    -   1    1 FALSE FALSE  -1  -1 
      - XOVER1- XOVER1-    -   1    1 FALSE FALSE  -1  -1 
      - XOVER2+ XOVER2+    -   1    1 FALSE FALSE  -1  -1 
      - XOVER2- XOVER2-    -   1    1 FALSE FALSE  -1  -1 
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_19P@OCAD_PARTS_LIB.MCH_CONNECTOR1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
     41 ENABLE# ENABLE#    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_ENABLE
      5    GA0    GA0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(0)
     17    GA1    GA1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(1)
     26    GA2    GA2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(2)
      1   GND1   GND1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     31  GND10  GND10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     34  GND11  GND11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     37  GND12  GND12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     40  GND13  GND13    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     43  GND14  GND14    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     46  GND15  GND15    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     49  GND16  GND16    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     52  GND17  GND17    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     55  GND18  GND18    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     58  GND19  GND19    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      7   GND2   GND2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     61  GND20  GND20    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     64  GND21  GND21    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     67  GND22  GND22    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     70  GND23  GND23    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     73  GND24  GND24    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     76  GND25  GND25    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     79  GND26  GND26    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     82  GND27  GND27    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     85  GND28  GND28    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     86  GND29  GND29    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     10   GND3   GND3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     89  GND30  GND30    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     92  GND31  GND31    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     95  GND32  GND32    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     98  GND33  GND33    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    101  GND34  GND34    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    104  GND35  GND35    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    107  GND36  GND36    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    110  GND37  GND37    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    113  GND38  GND38    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    116  GND39  GND39    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     13   GND4   GND4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    119  GND40  GND40    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    122  GND41  GND41    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    125  GND42  GND42    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    128  GND43  GND43    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    131  GND44  GND44    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    134  GND45  GND45    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    137  GND46  GND46    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    140  GND47  GND47    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    143  GND48  GND48    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    146  GND49  GND49    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     16   GND5   GND5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    149  GND50  GND50    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    152  GND51  GND51    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    155  GND52  GND52    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    158  GND53  GND53    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    161  GND54  GND54    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    164  GND55  GND55    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     19   GND6   GND6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     22   GND7   GND7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     25   GND8   GND8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     28   GND9   GND9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    130 I2C_SCL I2C_SCL    -   1    1 FALSE FALSE  -1  -1 
    129 I2C_SDA I2C_SDA    -   1    1 FALSE FALSE  -1  -1 
    127 IPMB0-SCL-A IPMB0-SCL-A    -   1    1 FALSE FALSE  -1  -1 
    124 IPMB0-SCL-B IPMB0-SCL-B    -   1    1 FALSE FALSE  -1  -1 
    126 IPMB0-SDA-A IPMB0-SDA-A    -   1    1 FALSE FALSE  -1  -1 
    123 IPMB0-SDA-B IPMB0-SDA-B    -   1    1 FALSE FALSE  -1  -1 
    121 IPMBL-SCL-1 IPMBL-SCL-1    -   1    1 FALSE FALSE  -1  -1 
     94 IPMBL-SCL-10 IPMBL-SCL-10    -   1    1 FALSE FALSE  -1  -1 
     91 IPMBL-SCL-11 IPMBL-SCL-11    -   1    1 FALSE FALSE  -1  -1 
     88 IPMBL-SCL-12 IPMBL-SCL-12    -   1    1 FALSE FALSE  -1  -1 
    118 IPMBL-SCL-2 IPMBL-SCL-2    -   1    1 FALSE FALSE  -1  -1 
    115 IPMBL-SCL-3 IPMBL-SCL-3    -   1    1 FALSE FALSE  -1  -1 
    112 IPMBL-SCL-4 IPMBL-SCL-4    -   1    1 FALSE FALSE  -1  -1 
    109 IPMBL-SCL-5 IPMBL-SCL-5    -   1    1 FALSE FALSE  -1  -1 
    106 IPMBL-SCL-6 IPMBL-SCL-6    -   1    1 FALSE FALSE  -1  -1 
    103 IPMBL-SCL-7 IPMBL-SCL-7    -   1    1 FALSE FALSE  -1  -1 
    100 IPMBL-SCL-8 IPMBL-SCL-8    -   1    1 FALSE FALSE  -1  -1 
     97 IPMBL-SCL-9 IPMBL-SCL-9    -   1    1 FALSE FALSE  -1  -1 
    120 IPMBL-SDA-1 IPMBL-SDA-1    -   1    1 FALSE FALSE  -1  -1 
     93 IPMBL-SDA-10 IPMBL-SDA-10    -   1    1 FALSE FALSE  -1  -1 
     90 IPMBL-SDA-11 IPMBL-SDA-11    -   1    1 FALSE FALSE  -1  -1 
     87 IPMBL-SDA-12 IPMBL-SDA-12    -   1    1 FALSE FALSE  -1  -1 
    117 IPMBL-SDA-2 IPMBL-SDA-2    -   1    1 FALSE FALSE  -1  -1 
    114 IPMBL-SDA-3 IPMBL-SDA-3    -   1    1 FALSE FALSE  -1  -1 
    111 IPMBL-SDA-4 IPMBL-SDA-4    -   1    1 FALSE FALSE  -1  -1 
    108 IPMBL-SDA-5 IPMBL-SDA-5    -   1    1 FALSE FALSE  -1  -1 
    105 IPMBL-SDA-6 IPMBL-SDA-6    -   1    1 FALSE FALSE  -1  -1 
    102 IPMBL-SDA-7 IPMBL-SDA-7    -   1    1 FALSE FALSE  -1  -1 
     99 IPMBL-SDA-8 IPMBL-SDA-8    -   1    1 FALSE FALSE  -1  -1 
     96 IPMBL-SDA-9 IPMBL-SDA-9    -   1    1 FALSE FALSE  -1  -1 
      4     MP     MP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):MP3V3_IN
     83   PS0#   PS0#    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(0)
      3   PS1#   PS1#    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(1)
      2   PWR1   PWR1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
      9   PWR2   PWR2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
     18   PWR3   PWR3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
     27   PWR4   PWR4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
     42   PWR5   PWR5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
     57   PWR6   PWR6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
     72   PWR7   PWR7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
     84   PWR8   PWR8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):12V_IN
    170 PWR_ON PWR_ON    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PWR_ON
    132   RSVD   RSVD    -   1    1 FALSE FALSE  -1  -1 
      6  RSVD0  RSVD0    -   1    1 FALSE FALSE  -1  -1 
      8  RSVD1  RSVD1    -   1    1 FALSE FALSE  -1  -1 
    160 RXFA-1+ RXFA-1+    -   1    1 FALSE FALSE  -1  -1 
    159 RXFA-1- RXFA-1-    -   1    1 FALSE FALSE  -1  -1 
     53 RXFA-10+ RXFA-10+    -   1    1 FALSE FALSE  -1  -1 
     54 RXFA-10- RXFA-10-    -   1    1 FALSE FALSE  -1  -1 
     62 RXFA-11+ RXFA-11+    -   1    1 FALSE FALSE  -1  -1 
     63 RXFA-11- RXFA-11-    -   1    1 FALSE FALSE  -1  -1 
     68 RXFA-12+ RXFA-12+    -   1    1 FALSE FALSE  -1  -1 
     69 RXFA-12- RXFA-12-    -   1    1 FALSE FALSE  -1  -1 
    154 RXFA-2+ RXFA-2+    -   1    1 FALSE FALSE  -1  -1 
    153 RXFA-2- RXFA-2-    -   1    1 FALSE FALSE  -1  -1 
     23 RXFA-3+ RXFA-3+    -   1    1 FALSE FALSE  -1  -1 
     24 RXFA-3- RXFA-3-    -   1    1 FALSE FALSE  -1  -1 
    148 RXFA-4+ RXFA-4+    -   1    1 FALSE FALSE  -1  -1 
    147 RXFA-4- RXFA-4-    -   1    1 FALSE FALSE  -1  -1 
     32 RXFA-5+ RXFA-5+    -   1    1 FALSE FALSE  -1  -1 
     33 RXFA-5- RXFA-5-    -   1    1 FALSE FALSE  -1  -1 
    142 RXFA-6+ RXFA-6+    -   1    1 FALSE FALSE  -1  -1 
    141 RXFA-6- RXFA-6-    -   1    1 FALSE FALSE  -1  -1 
     38 RXFA-7+ RXFA-7+    -   1    1 FALSE FALSE  -1  -1 
     39 RXFA-7- RXFA-7-    -   1    1 FALSE FALSE  -1  -1 
    136 RXFA-8+ RXFA-8+    -   1    1 FALSE FALSE  -1  -1 
    135 RXFA-8- RXFA-8-    -   1    1 FALSE FALSE  -1  -1 
     47 RXFA-9+ RXFA-9+    -   1    1 FALSE FALSE  -1  -1 
     48 RXFA-9- RXFA-9-    -   1    1 FALSE FALSE  -1  -1 
     14 RXFUA+ RXFUA+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_P
     15 RXFUA- RXFUA-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_N
     56  SCL_L  SCL_L    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SCL
     71  SDA_L  SDA_L    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SDA
    165    TCK    TCK    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TCK
    169    TDI    TDI    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDI
    168    TDO    TDO    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TDO
    133 TMREQ# TMREQ#    -   1    1 FALSE FALSE  -1  -1 
    166    TMS    TMS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):TMS
    167  TRST#  TRST#    -   1    1 FALSE FALSE  -1  -1 
    163 TXFA-1+ TXFA-1+    -   1    1 FALSE FALSE  -1  -1 
    162 TXFA-1- TXFA-1-    -   1    1 FALSE FALSE  -1  -1 
     50 TXFA-10+ TXFA-10+    -   1    1 FALSE FALSE  -1  -1 
     51 TXFA-10- TXFA-10-    -   1    1 FALSE FALSE  -1  -1 
     59 TXFA-11+ TXFA-11+    -   1    1 FALSE FALSE  -1  -1 
     60 TXFA-11- TXFA-11-    -   1    1 FALSE FALSE  -1  -1 
     65 TXFA-12+ TXFA-12+    -   1    1 FALSE FALSE  -1  -1 
     66 TXFA-12- TXFA-12-    -   1    1 FALSE FALSE  -1  -1 
    157 TXFA-2+ TXFA-2+    -   1    1 FALSE FALSE  -1  -1 
    156 TXFA-2- TXFA-2-    -   1    1 FALSE FALSE  -1  -1 
     20 TXFA-3+ TXFA-3+    -   1    1 FALSE FALSE  -1  -1 
     21 TXFA-3- TXFA-3-    -   1    1 FALSE FALSE  -1  -1 
    151 TXFA-4+ TXFA-4+    -   1    1 FALSE FALSE  -1  -1 
    150 TXFA-4- TXFA-4-    -   1    1 FALSE FALSE  -1  -1 
     29 TXFA-5+ TXFA-5+    -   1    1 FALSE FALSE  -1  -1 
     30 TXFA-5- TXFA-5-    -   1    1 FALSE FALSE  -1  -1 
    145 TXFA-6+ TXFA-6+    -   1    1 FALSE FALSE  -1  -1 
    144 TXFA-6- TXFA-6-    -   1    1 FALSE FALSE  -1  -1 
     35 TXFA-7+ TXFA-7+    -   1    1 FALSE FALSE  -1  -1 
     36 TXFA-7- TXFA-7-    -   1    1 FALSE FALSE  -1  -1 
    139 TXFA-8+ TXFA-8+    -   1    1 FALSE FALSE  -1  -1 
    138 TXFA-8- TXFA-8-    -   1    1 FALSE FALSE  -1  -1 
     44 TXFA-9+ TXFA-9+    -   1    1 FALSE FALSE  -1  -1 
     45 TXFA-9- TXFA-9-    -   1    1 FALSE FALSE  -1  -1 
     11 TXFUA+ TXFUA+    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_P
     12 TXFUA- TXFUA-    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_N
     74 XOVER0+ XOVER0+    -   1    1 FALSE FALSE  -1  -1 
     75 XOVER0- XOVER0-    -   1    1 FALSE FALSE  -1  -1 
     77 XOVER1+ XOVER1+    -   1    1 FALSE FALSE  -1  -1 
     78 XOVER1- XOVER1-    -   1    1 FALSE FALSE  -1  -1 
     80 XOVER2+ XOVER2+    -   1    1 FALSE FALSE  -1  -1 
     81 XOVER2- XOVER2-    -   1    1 FALSE FALSE  -1  -1 

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_343P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1        MH_SIG    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_343P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_343P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1 MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_347P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1        MH_SIG    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_347P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_347P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1 MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_304P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1        MH_SIG    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_304P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_304P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1 MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_311P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1        MH_SIG    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_311P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_311P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1 MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_23P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1        MH_SIG    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_23P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_23P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1 MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_28P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1        MH_SIG    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_28P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_28P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1 MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_17P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1        MH_SIG    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_17P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_17P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1 MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_18P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1        MH_SIG    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_18P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_18P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1 MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_22P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1        MH_SIG    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_22P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_22P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1 MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_21P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1        MH_SIG    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_21P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_21P@OCAD_PARTS_LIB.MT_HOLE(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1 MH_SIG MH_SIG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I159@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I159@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_ANODE
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_R_I154_1
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I159@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_ANODE
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_R_I154_1

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I154@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I154@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_R_I154_1
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VP12_EN
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I154@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_R_I154_1
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VP12_EN

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_336P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_336P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TCK
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TCK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_336P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TCK
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TCK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_306P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_306P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDO
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDO
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_306P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDO
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDO

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_332P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_332P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDI
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDI
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_332P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDI
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDI

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_305P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_305P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TMS
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TMS
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_305P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TMS
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TMS

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_296P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_296P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I367_B
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_296P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I367_B
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_299P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_299P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I366_B
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_299P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I366_B
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_26P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_26P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT1
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_26P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT1
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_24P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_24P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT2
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_24P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):SEGMENT2
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I177@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I177@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_LEDGREEN06030_I176_A
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I177@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_4_LEDGREEN06030_I176_A
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_183P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_183P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00505
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):GREEN_LED
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_183P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00505
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):GREEN_LED

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_111P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_111P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LEDRED06030_121P_A
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_111P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_LEDRED06030_121P_A
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I798@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I798@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(1)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I798@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(1)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I799@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I799@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(1)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I799@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(1)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I800@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I800@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(0)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I800@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(0)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I801@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I801@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(0)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I801@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(0)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I796@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I796@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_P
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I796@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_P
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_P(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I797@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I797@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_N
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I797@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SFPTD2_N
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TD_N(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I567@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I567@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(1)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I567_2
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I567@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(1)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I567_2

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I574@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I574@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(2)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I574_2
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I574@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(2)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I574_2

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I568@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I568@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(1)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I568_2
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I568@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(1)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I568_2

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I575@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I575@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(2)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I575_2
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I575@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(2)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I575_2

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I558@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I558@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(0)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I558_2
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I558@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_N(0)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I558_2

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I559@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I559@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(0)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I559_2
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I559@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RD_P(0)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_1_R_I559_2

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_299P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_299P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A0
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_299P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A0
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_352P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_352P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A1
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_352P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A1
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_300P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_300P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A2
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_300P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A2
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_168P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_168P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PRESENCE_12V
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_168P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PRESENCE_12V

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I804@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I804@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_P
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I804@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_P
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):MXCK_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I810@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I810@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_P
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I810@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_P
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DCT_DAT2_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I656@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I656@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I656@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_N(2)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UDATA_IN_P(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I319@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I319@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_P
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I319@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_P
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I350@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I350@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XB
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XA
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_I350@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XB
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XA

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_302P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_302P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_P
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_302P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_P
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_301P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_301P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_P
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_301P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_P
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_298P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_298P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_P
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_298P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_P
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I660@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I660@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE1_I660@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_N(2)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_CLK_P(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_138P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_138P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00904
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_138P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00904

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_191P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_191P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TCK
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_191P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TCK

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_175P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_175P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TMS
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_175P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TMS

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_162P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_162P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDO
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_162P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDO

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_185P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_185P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDI
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_185P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):TDI

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I141@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I141@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_COLLECTOR
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I141@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):UNNAMED_1_OPTOCOUPLERACEC_I139_COLLECTOR

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_187P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_187P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PRESENCE_12V
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_187P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PRESENCE_12V
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP12

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_172P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_172P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SDA
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_172P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SDA

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_164P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_164P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SCL
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_164P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SCL

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I399@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I399@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SCL
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I399@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SCL

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I397@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I397@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SDA
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I397@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SDA

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I398@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I398@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I398@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I396@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I396@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I396@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I403@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I403@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I403@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I401@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I401@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I401@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I402@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I402@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I402@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I400@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I400@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_I400@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_180P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_180P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RTM_PS
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_180P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RTM_PS

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_199P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_199P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00481
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_199P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00481
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_189P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_189P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00481
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_189P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00481
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_182P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_182P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00481
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_182P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00481
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_GA(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_186P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_186P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SCL
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_186P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SCL

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_167P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_167P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):HANDLE_SW_CLOSE_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_167P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):HANDLE_SW_CLOSE_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_196P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_196P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SDA
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_196P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SDA

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_188P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_188P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(1)
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00497
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_188P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):AMC_N_PS(1)
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00497

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_201P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_201P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_ATMGA128_I235_PE2
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_201P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_ATMGA128_I235_PE2
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_170P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_170P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00473
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_170P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00473

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_184P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_184P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RESET*
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_184P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):RESET*

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_288P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_288P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I367_B
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_N
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_288P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I367_B
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_N

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_269P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_269P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I366_B
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_P
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_269P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):UNNAMED_2_CAPCERSMDCL2_I366_B
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):SCOPE_P

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I182@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I182@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_2V5_PG
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I182@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_2V5_PG
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_322P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_322P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):FPGA_PG
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_322P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):FPGA_PG

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_279P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_279P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):I2C_SEL
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_279P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):I2C_SEL

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_145P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_145P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):LDO_1V8_PG
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_145P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):LDO_1V8_PG

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_190P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_190P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N003941
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_190P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N003941

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_117P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_117P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_3V3_PG
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_117P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_3V3_PG
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(0)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(0)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(1)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(1)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_278P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_278P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_RST
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_278P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_RST
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_52P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_270P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_270P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):N02371
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_270P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):N02371

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_56P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_RATE_SELECT(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_51P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):N00183

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_58P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(2)
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_50P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(2)

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_203P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_203P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00469
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SCL
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_203P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00469
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):IMPB_SCL

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_174P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_174P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00471
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SCL
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_174P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00471
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SENSE_I2C_SCL

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_20P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_20P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PWR_ON
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_6P@MTCA_INTERFACE_BOARD_REOCC.07_ BACKPLANE INTERFACE(SCH_1):PAGE2_20P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PWR_ON
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_169P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_169P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00473
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_169P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):N00473
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_168P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_168P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00904
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_168P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):N00904
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_108P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_108P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_3V3_PG
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_108P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DCDC_3V3_PG

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_193P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_193P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_A
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):PAGE1_193P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):MP3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_5P@MTCA_INTERFACE_BOARD_REOCC.01_ MODULE MANAGEMENT CTRL(SCH_1):UNNAMED_1_INV1CHOD_171P_A

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_342P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_342P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00775
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_342P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00775

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_340P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_340P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00771
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_340P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00771
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_298P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_298P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A0
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_298P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A0

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_330P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_330P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A1
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_330P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A1

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_345P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1             1    -   1    1 FALSE FALSE  -1  -1 
      2             2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_345P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A2
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_345P@DISCRETE.R(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1      1      1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      2      2      2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):A2

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      9            CG    -   1    1 FALSE FALSE  -1  -1 
      1           CG1    -   1    1 FALSE FALSE  -1  -1 
      2           CG2    -   1    1 FALSE FALSE  -1  -1 
      3           CG3    -   1    1 FALSE FALSE  -1  -1 
      4           CG4    -   1    1 FALSE FALSE  -1  -1 
      5           CG5    -   1    1 FALSE FALSE  -1  -1 
      6           CG6    -   1    1 FALSE FALSE  -1  -1 
      7           CG7    -   1    1 FALSE FALSE  -1  -1 
      8           CG8    -   1    1 FALSE FALSE  -1  -1 
     10          CG_0    -   1    1 FALSE FALSE  -1  -1 
     11          CG_1    -   1    1 FALSE FALSE  -1  -1 
     20         CG_10    -   1    1 FALSE FALSE  -1  -1 
     12          CG_2    -   1    1 FALSE FALSE  -1  -1 
     13          CG_3    -   1    1 FALSE FALSE  -1  -1 
     14          CG_4    -   1    1 FALSE FALSE  -1  -1 
     15          CG_5    -   1    1 FALSE FALSE  -1  -1 
     16          CG_6    -   1    1 FALSE FALSE  -1  -1 
     17          CG_7    -   1    1 FALSE FALSE  -1  -1 
     18          CG_8    -   1    1 FALSE FALSE  -1  -1 
     19          CG_9    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     CG     CG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG1    CG1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG2    CG2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG3    CG3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG4    CG4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG5    CG5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG6    CG6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG7    CG7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG8    CG8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_0   CG_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_1   CG_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  CG_10  CG_10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_2   CG_2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_3   CG_3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_4   CG_4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_5   CG_5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_6   CG_6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_7   CG_7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_8   CG_8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_9   CG_9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_3P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      9     CG     CG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      1    CG1    CG1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2    CG2    CG2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      3    CG3    CG3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      4    CG4    CG4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      5    CG5    CG5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      6    CG6    CG6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      7    CG7    CG7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      8    CG8    CG8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     10   CG_0   CG_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     11   CG_1   CG_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     20  CG_10  CG_10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     12   CG_2   CG_2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     13   CG_3   CG_3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     14   CG_4   CG_4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     15   CG_5   CG_5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     16   CG_6   CG_6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     17   CG_7   CG_7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     18   CG_8   CG_8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     19   CG_9   CG_9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      9            CG    -   1    1 FALSE FALSE  -1  -1 
      1           CG1    -   1    1 FALSE FALSE  -1  -1 
      2           CG2    -   1    1 FALSE FALSE  -1  -1 
      3           CG3    -   1    1 FALSE FALSE  -1  -1 
      4           CG4    -   1    1 FALSE FALSE  -1  -1 
      5           CG5    -   1    1 FALSE FALSE  -1  -1 
      6           CG6    -   1    1 FALSE FALSE  -1  -1 
      7           CG7    -   1    1 FALSE FALSE  -1  -1 
      8           CG8    -   1    1 FALSE FALSE  -1  -1 
     10          CG_0    -   1    1 FALSE FALSE  -1  -1 
     11          CG_1    -   1    1 FALSE FALSE  -1  -1 
     20         CG_10    -   1    1 FALSE FALSE  -1  -1 
     12          CG_2    -   1    1 FALSE FALSE  -1  -1 
     13          CG_3    -   1    1 FALSE FALSE  -1  -1 
     14          CG_4    -   1    1 FALSE FALSE  -1  -1 
     15          CG_5    -   1    1 FALSE FALSE  -1  -1 
     16          CG_6    -   1    1 FALSE FALSE  -1  -1 
     17          CG_7    -   1    1 FALSE FALSE  -1  -1 
     18          CG_8    -   1    1 FALSE FALSE  -1  -1 
     19          CG_9    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     CG     CG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG1    CG1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG2    CG2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG3    CG3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG4    CG4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG5    CG5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG6    CG6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG7    CG7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG8    CG8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_0   CG_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_1   CG_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  CG_10  CG_10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_2   CG_2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_3   CG_3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_4   CG_4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_5   CG_5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_6   CG_6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_7   CG_7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_8   CG_8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_9   CG_9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_4P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      9     CG     CG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      1    CG1    CG1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2    CG2    CG2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      3    CG3    CG3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      4    CG4    CG4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      5    CG5    CG5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      6    CG6    CG6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      7    CG7    CG7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      8    CG8    CG8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     10   CG_0   CG_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     11   CG_1   CG_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     20  CG_10  CG_10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     12   CG_2   CG_2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     13   CG_3   CG_3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     14   CG_4   CG_4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     15   CG_5   CG_5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     16   CG_6   CG_6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     17   CG_7   CG_7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     18   CG_8   CG_8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     19   CG_9   CG_9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      9            CG    -   1    1 FALSE FALSE  -1  -1 
      1           CG1    -   1    1 FALSE FALSE  -1  -1 
      2           CG2    -   1    1 FALSE FALSE  -1  -1 
      3           CG3    -   1    1 FALSE FALSE  -1  -1 
      4           CG4    -   1    1 FALSE FALSE  -1  -1 
      5           CG5    -   1    1 FALSE FALSE  -1  -1 
      6           CG6    -   1    1 FALSE FALSE  -1  -1 
      7           CG7    -   1    1 FALSE FALSE  -1  -1 
      8           CG8    -   1    1 FALSE FALSE  -1  -1 
     10          CG_0    -   1    1 FALSE FALSE  -1  -1 
     11          CG_1    -   1    1 FALSE FALSE  -1  -1 
     20         CG_10    -   1    1 FALSE FALSE  -1  -1 
     12          CG_2    -   1    1 FALSE FALSE  -1  -1 
     13          CG_3    -   1    1 FALSE FALSE  -1  -1 
     14          CG_4    -   1    1 FALSE FALSE  -1  -1 
     15          CG_5    -   1    1 FALSE FALSE  -1  -1 
     16          CG_6    -   1    1 FALSE FALSE  -1  -1 
     17          CG_7    -   1    1 FALSE FALSE  -1  -1 
     18          CG_8    -   1    1 FALSE FALSE  -1  -1 
     19          CG_9    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     CG     CG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG1    CG1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG2    CG2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG3    CG3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG4    CG4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG5    CG5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG6    CG6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG7    CG7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    CG8    CG8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_0   CG_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_1   CG_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  CG_10  CG_10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_2   CG_2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_3   CG_3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_4   CG_4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_5   CG_5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_6   CG_6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_7   CG_7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_8   CG_8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   CG_9   CG_9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_3P@MTCA_INTERFACE_BOARD_REOCC.03_ SFP(SCH_1):PAGE1_2P@MTCA_INTERFACE_BOARD_REOCC.04_ SFP_MODULE(SCH_1):PAGE1_60P@OCAD_PARTS_LIB.SFP_CAGE-2227023-1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      9     CG     CG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      1    CG1    CG1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      2    CG2    CG2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      3    CG3    CG3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      4    CG4    CG4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      5    CG5    CG5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      6    CG6    CG6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      7    CG7    CG7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      8    CG8    CG8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     10   CG_0   CG_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     11   CG_1   CG_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     20  CG_10  CG_10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     12   CG_2   CG_2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     13   CG_3   CG_3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     14   CG_4   CG_4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     15   CG_5   CG_5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     16   CG_6   CG_6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     17   CG_7   CG_7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     18   CG_8   CG_8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     19   CG_9   CG_9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
     19        A0/CSB    -   1    1 FALSE FALSE  -1  -1 
     17        A1/SDO    -   1    1 FALSE FALSE  -1  -1 
     25          FDEC    -   1    1 FALSE FALSE  -1  -1 
     48          FINC    -   1    1 FALSE FALSE  -1  -1 
     65        GND_PAD    -   1    1 FALSE FALSE  -1  -1 
     39        I2C_SEL    -   1    1 FALSE FALSE  -1  -1 
     63           IN0    -   1    1 FALSE FALSE  -1  -1 
     64          IN0B    -   1    1 FALSE FALSE  -1  -1 
      1           IN1    -   1    1 FALSE FALSE  -1  -1 
      2          IN1B    -   1    1 FALSE FALSE  -1  -1 
     14           IN2    -   1    1 FALSE FALSE  -1  -1 
     15          IN2B    -   1    1 FALSE FALSE  -1  -1 
     61        IN3/FB_IN    -   1    1 FALSE FALSE  -1  -1 
     62        IN3B/FB_INB    -   1    1 FALSE FALSE  -1  -1 
     12         INTRB    -   1    1 FALSE FALSE  -1  -1 
      3        IN_SEL0    -   1    1 FALSE FALSE  -1  -1 
      4        IN_SEL1    -   1    1 FALSE FALSE  -1  -1 
     47          LOLB    -   1    1 FALSE FALSE  -1  -1 
     11           OEB    -   1    1 FALSE FALSE  -1  -1 
     24          OUT0    -   1    1 FALSE FALSE  -1  -1 
     21         OUT0A    -   1    1 FALSE FALSE  -1  -1 
     20        OUT0AB    -   1    1 FALSE FALSE  -1  -1 
     23         OUT0B    -   1    1 FALSE FALSE  -1  -1 
     28          OUT1    -   1    1 FALSE FALSE  -1  -1 
     27         OUT1B    -   1    1 FALSE FALSE  -1  -1 
     31          OUT2    -   1    1 FALSE FALSE  -1  -1 
     30         OUT2B    -   1    1 FALSE FALSE  -1  -1 
     35          OUT3    -   1    1 FALSE FALSE  -1  -1 
     34         OUT3B    -   1    1 FALSE FALSE  -1  -1 
     38          OUT4    -   1    1 FALSE FALSE  -1  -1 
     37         OUT4B    -   1    1 FALSE FALSE  -1  -1 
     42          OUT5    -   1    1 FALSE FALSE  -1  -1 
     41         OUT5B    -   1    1 FALSE FALSE  -1  -1 
     45          OUT6    -   1    1 FALSE FALSE  -1  -1 
     44         OUT6B    -   1    1 FALSE FALSE  -1  -1 
     51          OUT7    -   1    1 FALSE FALSE  -1  -1 
     50         OUT7B    -   1    1 FALSE FALSE  -1  -1 
     54          OUT8    -   1    1 FALSE FALSE  -1  -1 
     53         OUT8B    -   1    1 FALSE FALSE  -1  -1 
     56          OUT9    -   1    1 FALSE FALSE  -1  -1 
     59         OUT9A    -   1    1 FALSE FALSE  -1  -1 
     58        OUT9AB    -   1    1 FALSE FALSE  -1  -1 
     55         OUT9B    -   1    1 FALSE FALSE  -1  -1 
      6          RSTB    -   1    1 FALSE FALSE  -1  -1 
      5          RSVD    -   1    1 FALSE FALSE  -1  -1 
     16          SCLK    -   1    1 FALSE FALSE  -1  -1 
     18        SDA/SDIO    -   1    1 FALSE FALSE  -1  -1 
     32          VDD0    -   1    1 FALSE FALSE  -1  -1 
     46          VDD1    -   1    1 FALSE FALSE  -1  -1 
     60          VDD2    -   1    1 FALSE FALSE  -1  -1 
     13          VDDA    -   1    1 FALSE FALSE  -1  -1 
     22         VDDO0    -   1    1 FALSE FALSE  -1  -1 
     26         VDDO1    -   1    1 FALSE FALSE  -1  -1 
     29         VDDO2    -   1    1 FALSE FALSE  -1  -1 
     33         VDDO3    -   1    1 FALSE FALSE  -1  -1 
     36         VDDO4    -   1    1 FALSE FALSE  -1  -1 
     40         VDDO5    -   1    1 FALSE FALSE  -1  -1 
     43         VDDO6    -   1    1 FALSE FALSE  -1  -1 
     49         VDDO7    -   1    1 FALSE FALSE  -1  -1 
     52         VDDO8    -   1    1 FALSE FALSE  -1  -1 
     57         VDDO9    -   1    1 FALSE FALSE  -1  -1 
      7         X1/NC    -   1    1 FALSE FALSE  -1  -1 
     10         X2/NC    -   1    1 FALSE FALSE  -1  -1 
      8         XA/NC    -   1    1 FALSE FALSE  -1  -1 
      9         XB/NC    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - A0/CSB A0/CSB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      - A1/SDO A1/SDO    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   FDEC   FDEC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   FINC   FINC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      - GND_PAD GND_PAD    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      - I2C_SEL I2C_SEL    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):I2C_SEL
      -    IN0    IN0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_P
      -   IN0B   IN0B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_N
      -    IN1    IN1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_P
      -   IN1B   IN1B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_N
      -    IN2    IN2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_P
      -   IN2B   IN2B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_N
      - IN3/FB_IN IN3/FB_IN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_P
      - IN3B/FB_INB IN3B/FB_INB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_N
      -  INTRB  INTRB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_INTR
      - IN_SEL0 IN_SEL0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL0
      - IN_SEL1 IN_SEL1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL1
      -   LOLB   LOLB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_LOL
      -    OEB    OEB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):N02371
      -   OUT0   OUT0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_P
      -  OUT0A  OUT0A    -   1    1 FALSE FALSE  -1  -1 
      - OUT0AB OUT0AB    -   1    1 FALSE FALSE  -1  -1 
      -  OUT0B  OUT0B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_N
      -   OUT1   OUT1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_P
      -  OUT1B  OUT1B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_N
      -   OUT2   OUT2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(0)
      -  OUT2B  OUT2B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(0)
      -   OUT3   OUT3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(1)
      -  OUT3B  OUT3B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(1)
      -   OUT4   OUT4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(2)
      -  OUT4B  OUT4B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(2)
      -   OUT5   OUT5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_P
      -  OUT5B  OUT5B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_N
      -   OUT6   OUT6    -   1    1 FALSE FALSE  -1  -1 
      -  OUT6B  OUT6B    -   1    1 FALSE FALSE  -1  -1 
      -   OUT7   OUT7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(0)
      -  OUT7B  OUT7B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(0)
      -   OUT8   OUT8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(1)
      -  OUT8B  OUT8B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(1)
      -   OUT9   OUT9    -   1    1 FALSE FALSE  -1  -1 
      -  OUT9A  OUT9A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_P
      - OUT9AB OUT9AB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_N
      -  OUT9B  OUT9B    -   1    1 FALSE FALSE  -1  -1 
      -   RSTB   RSTB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_RST
      -   RSVD   RSVD    -   1    1 FALSE FALSE  -1  -1 
      -   SCLK   SCLK    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SCL
      - SDA/SDIO SDA/SDIO    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SDA
      -   VDD0   VDD0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
      -   VDD1   VDD1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
      -   VDD2   VDD2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
      -   VDDA   VDDA    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK
      -  VDDO0  VDDO0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
      -  VDDO1  VDDO1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
      -  VDDO2  VDDO2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
      -  VDDO3  VDDO3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
      -  VDDO4  VDDO4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
      -  VDDO5  VDDO5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
      -  VDDO6  VDDO6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
      -  VDDO7  VDDO7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
      -  VDDO8  VDDO8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
      -  VDDO9  VDDO9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
      -  X1/NC  X1/NC    -   1    1 FALSE FALSE  -1  -1 
      -  X2/NC  X2/NC    -   1    1 FALSE FALSE  -1  -1 
      -  XA/NC  XA/NC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XA
      -  XB/NC  XB/NC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XB
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):PAGE2_285P@OCAD_PARTS_LIB.SI5395A-A-GM(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
     19 A0/CSB A0/CSB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     17 A1/SDO A1/SDO    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     25   FDEC   FDEC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     48   FINC   FINC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     65 GND_PAD GND_PAD    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     39 I2C_SEL I2C_SEL    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):I2C_SEL
     63    IN0    IN0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_P
     64   IN0B   IN0B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN0_N
      1    IN1    IN1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_P
      2   IN1B   IN1B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN1_N
     14    IN2    IN2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_P
     15   IN2B   IN2B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN2_N
     61 IN3/FB_IN IN3/FB_IN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_P
     62 IN3B/FB_INB IN3B/FB_INB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLKIN3_N
     12  INTRB  INTRB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_INTR
      3 IN_SEL0 IN_SEL0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL0
      4 IN_SEL1 IN_SEL1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL1
     47   LOLB   LOLB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_LOL
     11    OEB    OEB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):N02371
     24   OUT0   OUT0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_P
     21  OUT0A  OUT0A    -   1    1 FALSE FALSE  -1  -1 
     20 OUT0AB OUT0AB    -   1    1 FALSE FALSE  -1  -1 
     23  OUT0B  OUT0B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT0_N
     28   OUT1   OUT1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_P
     27  OUT1B  OUT1B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):REFCLK_OUT1_N
     31   OUT2   OUT2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(0)
     30  OUT2B  OUT2B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(0)
     35   OUT3   OUT3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(1)
     34  OUT3B  OUT3B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(1)
     38   OUT4   OUT4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_P(2)
     37  OUT4B  OUT4B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):DFF_REF_CLK_N(2)
     42   OUT5   OUT5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_P
     41  OUT5B  OUT5B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):CLK_TST_N
     45   OUT6   OUT6    -   1    1 FALSE FALSE  -1  -1 
     44  OUT6B  OUT6B    -   1    1 FALSE FALSE  -1  -1 
     51   OUT7   OUT7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(0)
     50  OUT7B  OUT7B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(0)
     54   OUT8   OUT8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(1)
     53  OUT8B  OUT8B    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(1)
     56   OUT9   OUT9    -   1    1 FALSE FALSE  -1  -1 
     59  OUT9A  OUT9A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_P
     58 OUT9AB OUT9AB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):FBCLK_N
     55  OUT9B  OUT9B    -   1    1 FALSE FALSE  -1  -1 
      6   RSTB   RSTB    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_RST
      5   RSVD   RSVD    -   1    1 FALSE FALSE  -1  -1 
     16   SCLK   SCLK    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SCL
     18 SDA/SDIO SDA/SDIO    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SDA
     32   VDD0   VDD0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
     46   VDD1   VDD1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
     60   VDD2   VDD2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDD_CLK
     13   VDDA   VDDA    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDA_CLK
     22  VDDO0  VDDO0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
     26  VDDO1  VDDO1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
     29  VDDO2  VDDO2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
     33  VDDO3  VDDO3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
     36  VDDO4  VDDO4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
     40  VDDO5  VDDO5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
     43  VDDO6  VDDO6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
     49  VDDO7  VDDO7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
     52  VDDO8  VDDO8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
     57  VDDO9  VDDO9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):VDDO_CLK
      7  X1/NC  X1/NC    -   1    1 FALSE FALSE  -1  -1 
     10  X2/NC  X2/NC    -   1    1 FALSE FALSE  -1  -1 
      8  XA/NC  XA/NC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XA
      9  XB/NC  XB/NC    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_2P@MTCA_INTERFACE_BOARD_REOCC.08_ TIMING(SCH_1):XB

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
     14        3V3VIN0    -   1    1 FALSE FALSE  -1  -1 
     16        3V3VIN1    -   1    1 FALSE FALSE  -1  -1 
     22        B13_L_11_N    -   1    1 FALSE FALSE  -1  -1 
     24        B13_L_11__P    -   1    1 FALSE FALSE  -1  -1 
     20        B13_L_3_N    -   1    1 FALSE FALSE  -1  -1 
     18        B13_L_3__P    -   1    1 FALSE FALSE  -1  -1 
     21        B13_L_5_N    -   1    1 FALSE FALSE  -1  -1 
     23        B13_L_5__P    -   1    1 FALSE FALSE  -1  -1 
     15        B13_L_6_N    -   1    1 FALSE FALSE  -1  -1 
     17        B13_L_6__P    -   1    1 FALSE FALSE  -1  -1 
     26        B13_L_9_N    -   1    1 FALSE FALSE  -1  -1 
     28        B13_L_9__P    -   1    1 FALSE FALSE  -1  -1 
     86        B14_L_18__N    -   1    1 FALSE FALSE  -1  -1 
     88        B14_L_18__P    -   1    1 FALSE FALSE  -1  -1 
    100        B14_L_24_N    -   1    1 FALSE FALSE  -1  -1 
     91        B14_L_24__P    -   1    1 FALSE FALSE  -1  -1 
     98        B14_L_4_N    -   1    1 FALSE FALSE  -1  -1 
     96        B14_L_4__P    -   1    1 FALSE FALSE  -1  -1 
     94        B14_L_9_N    -   1    1 FALSE FALSE  -1  -1 
     92        B14_L_9__P    -   1    1 FALSE FALSE  -1  -1 
     52        B16_L20_N    -   1    1 FALSE FALSE  -1  -1 
     50        B16_L20_P    -   1    1 FALSE FALSE  -1  -1 
     69        B16_L_10_N    -   1    1 FALSE FALSE  -1  -1 
     71        B16_L_10__P    -   1    1 FALSE FALSE  -1  -1 
     67        B16_L_11_N    -   1    1 FALSE FALSE  -1  -1 
     65        B16_L_11__P    -   1    1 FALSE FALSE  -1  -1 
     78        B16_L_12_N    -   1    1 FALSE FALSE  -1  -1 
     76        B16_L_12__P    -   1    1 FALSE FALSE  -1  -1 
     62        B16_L_13_N    -   1    1 FALSE FALSE  -1  -1 
     60        B16_L_13__P    -   1    1 FALSE FALSE  -1  -1 
     68        B16_L_14_N    -   1    1 FALSE FALSE  -1  -1 
     66        B16_L_14__P    -   1    1 FALSE FALSE  -1  -1 
     48        B16_L_15_N    -   1    1 FALSE FALSE  -1  -1 
     46        B16_L_15__P    -   1    1 FALSE FALSE  -1  -1 
     37        B16_L_16_N    -   1    1 FALSE FALSE  -1  -1 
     35        B16_L_16_P    -   1    1 FALSE FALSE  -1  -1 
     45        B16_L_17_N    -   1    1 FALSE FALSE  -1  -1 
     47        B16_L_17_P    -   1    1 FALSE FALSE  -1  -1 
     49        B16_L_18_N    -   1    1 FALSE FALSE  -1  -1 
     51        B16_L_18_P    -   1    1 FALSE FALSE  -1  -1 
     39        B16_L_19_N    -   1    1 FALSE FALSE  -1  -1 
     41        B16_L_19_P    -   1    1 FALSE FALSE  -1  -1 
     97        B16_L_1_N    -   1    1 FALSE FALSE  -1  -1 
     99        B16_L_1__P    -   1    1 FALSE FALSE  -1  -1 
     58        B16_L_21_N    -   1    1 FALSE FALSE  -1  -1 
     56        B16_L_21__P    -   1    1 FALSE FALSE  -1  -1 
     34        B16_L_22_N    -   1    1 FALSE FALSE  -1  -1 
     32        B16_L_22__P    -   1    1 FALSE FALSE  -1  -1 
     44        B16_L_23_N    -   1    1 FALSE FALSE  -1  -1 
     42        B16_L_23__P    -   1    1 FALSE FALSE  -1  -1 
     36        B16_L_24_N    -   1    1 FALSE FALSE  -1  -1 
     38        B16_L_24__P    -   1    1 FALSE FALSE  -1  -1 
     79        B16_L_2_N    -   1    1 FALSE FALSE  -1  -1 
     81        B16_L_2__P    -   1    1 FALSE FALSE  -1  -1 
     70        B16_L_3_N    -   1    1 FALSE FALSE  -1  -1 
     72        B16_L_3__P    -   1    1 FALSE FALSE  -1  -1 
     93        B16_L_4_N    -   1    1 FALSE FALSE  -1  -1 
     95        B16_L_4__P    -   1    1 FALSE FALSE  -1  -1 
     75        B16_L_5_N    -   1    1 FALSE FALSE  -1  -1 
     77        B16_L_5__P    -   1    1 FALSE FALSE  -1  -1 
     85        B16_L_6_N    -   1    1 FALSE FALSE  -1  -1 
     87        B16_L_6__P    -   1    1 FALSE FALSE  -1  -1 
     59        B16_L_7_N    -   1    1 FALSE FALSE  -1  -1 
     61        B16_L_7__P    -   1    1 FALSE FALSE  -1  -1 
     82        B16_L_8_N    -   1    1 FALSE FALSE  -1  -1 
     84        B16_L_8__P    -   1    1 FALSE FALSE  -1  -1 
     55        B16_L_9_N    -   1    1 FALSE FALSE  -1  -1 
     57        B16_L_9__P    -   1    1 FALSE FALSE  -1  -1 
     27           EN1    -   1    1 FALSE FALSE  -1  -1 
     11        ETH_RD_N    -   1    1 FALSE FALSE  -1  -1 
      9        ETH_RD_P    -   1    1 FALSE FALSE  -1  -1 
      5        ETH_TD_N    -   1    1 FALSE FALSE  -1  -1 
      3        ETH_TD_P    -   1    1 FALSE FALSE  -1  -1 
    102            F1    -   1    1 FALSE FALSE  -1  -1 
    101            F2    -   1    1 FALSE FALSE  -1  -1 
      1          GND0    -   1    1 FALSE FALSE  -1  -1 
      7          GND1    -   1    1 FALSE FALSE  -1  -1 
     64         GND10    -   1    1 FALSE FALSE  -1  -1 
     73         GND11    -   1    1 FALSE FALSE  -1  -1 
     74         GND12    -   1    1 FALSE FALSE  -1  -1 
     83         GND13    -   1    1 FALSE FALSE  -1  -1 
     89         GND14    -   1    1 FALSE FALSE  -1  -1 
     19          GND2    -   1    1 FALSE FALSE  -1  -1 
     25          GND3    -   1    1 FALSE FALSE  -1  -1 
     30          GND4    -   1    1 FALSE FALSE  -1  -1 
     33          GND5    -   1    1 FALSE FALSE  -1  -1 
     43          GND6    -   1    1 FALSE FALSE  -1  -1 
     53          GND7    -   1    1 FALSE FALSE  -1  -1 
     54          GND8    -   1    1 FALSE FALSE  -1  -1 
     63          GND9    -   1    1 FALSE FALSE  -1  -1 
     90        JTAGEN    -   1    1 FALSE FALSE  -1  -1 
     31          MODE    -   1    1 FALSE FALSE  -1  -1 
      8        NOSSEQ    -   1    1 FALSE FALSE  -1  -1 
     29         PGOOD    -   1    1 FALSE FALSE  -1  -1 
     80        VBAT_IN    -   1    1 FALSE FALSE  -1  -1 
     40        VCC1V8    -   1    1 FALSE FALSE  -1  -1 
     13        VCC3V3_0    -   1    1 FALSE FALSE  -1  -1 
     10        VCCIO16_0    -   1    1 FALSE FALSE  -1  -1 
     12        VCCIO16_1    -   1    1 FALSE FALSE  -1  -1 
      2          VIN1    -   1    1 FALSE FALSE  -1  -1 
      4          VIN2    -   1    1 FALSE FALSE  -1  -1 
      6          VIN3    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - 3V3VIN0 3V3VIN0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      - 3V3VIN1 3V3VIN1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      - B13_L_11_N B13_L_11_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(5)
      - B13_L_11__P B13_L_11__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(5)
      - B13_L_3_N B13_L_3_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(0)
      - B13_L_3__P B13_L_3__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(0)
      - B13_L_5_N B13_L_5_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(10)
      - B13_L_5__P B13_L_5__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(10)
      - B13_L_6_N B13_L_6_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(0)
      - B13_L_6__P B13_L_6__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(0)
      - B13_L_9_N B13_L_9_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(1)
      - B13_L_9__P B13_L_9__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(1)
      - B14_L_18__N B14_L_18__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SDA
      - B14_L_18__P B14_L_18__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SCL
      - B14_L_24_N B14_L_24_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(1)
      - B14_L_24__P B14_L_24__P    -   1    1 FALSE FALSE  -1  -1 
      - B14_L_4_N B14_L_4_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N6
      - B14_L_4__P B14_L_4__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P6
      - B14_L_9_N B14_L_9_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N5
      - B14_L_9__P B14_L_9__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P5
      - B16_L20_N B16_L20_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(5)
      - B16_L20_P B16_L20_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(5)
      - B16_L_10_N B16_L_10_N    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_10__P B16_L_10__P    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_11_N B16_L_11_N    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_11__P B16_L_11__P    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_12_N B16_L_12_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(2)
      - B16_L_12__P B16_L_12__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(2)
      - B16_L_13_N B16_L_13_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(0)
      - B16_L_13__P B16_L_13__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(0)
      - B16_L_14_N B16_L_14_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_N
      - B16_L_14__P B16_L_14__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_P
      - B16_L_15_N B16_L_15_N    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_15__P B16_L_15__P    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_16_N B16_L_16_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(9)
      - B16_L_16_P B16_L_16_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(9)
      - B16_L_17_N B16_L_17_N    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_17_P B16_L_17_P    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_18_N B16_L_18_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(7)
      - B16_L_18_P B16_L_18_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(7)
      - B16_L_19_N B16_L_19_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(8)
      - B16_L_19_P B16_L_19_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(8)
      - B16_L_1_N B16_L_1_N    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_1__P B16_L_1__P    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_21_N B16_L_21_N    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_21__P B16_L_21__P    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_22_N B16_L_22_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(2)
      - B16_L_22__P B16_L_22__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(2)
      - B16_L_23_N B16_L_23_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(4)
      - B16_L_23__P B16_L_23__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(4)
      - B16_L_24_N B16_L_24_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(3)
      - B16_L_24__P B16_L_24__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(3)
      - B16_L_2_N B16_L_2_N    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_2__P B16_L_2__P    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_3_N B16_L_3_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_SELECT_P2V5
      - B16_L_3__P B16_L_3__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P1
      - B16_L_4_N B16_L_4_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N7
      - B16_L_4__P B16_L_4__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P7
      - B16_L_5_N B16_L_5_N    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_5__P B16_L_5__P    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_6_N B16_L_6_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N4
      - B16_L_6__P B16_L_6__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P4
      - B16_L_7_N B16_L_7_N    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_7__P B16_L_7__P    -   1    1 FALSE FALSE  -1  -1 
      - B16_L_8_N B16_L_8_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(2)
      - B16_L_8__P B16_L_8__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(2)
      - B16_L_9_N B16_L_9_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(6)
      - B16_L_9__P B16_L_9__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(6)
      -    EN1    EN1    -   1    1 FALSE FALSE  -1  -1 
      - ETH_RD_N ETH_RD_N    -   1    1 FALSE FALSE  -1  -1 
      - ETH_RD_P ETH_RD_P    -   1    1 FALSE FALSE  -1  -1 
      - ETH_TD_N ETH_TD_N    -   1    1 FALSE FALSE  -1  -1 
      - ETH_TD_P ETH_TD_P    -   1    1 FALSE FALSE  -1  -1 
      -     F1     F1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     F2     F2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND0   GND0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND1   GND1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND10  GND10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND11  GND11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND12  GND12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND13  GND13    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND14  GND14    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND2   GND2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND3   GND3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND4   GND4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND5   GND5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND6   GND6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND7   GND7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND8   GND8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND9   GND9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      - JTAGEN JTAGEN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00771
      -   MODE   MODE    -   1    1 FALSE FALSE  -1  -1 
      - NOSSEQ NOSSEQ    -   1    1 FALSE FALSE  -1  -1 
      -  PGOOD  PGOOD    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):FPGA_PG
      - VBAT_IN VBAT_IN    -   1    1 FALSE FALSE  -1  -1 
      - VCC1V8 VCC1V8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V8_OUT
      - VCC3V3_0 VCC3V3_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT0
      - VCCIO16_0 VCCIO16_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      - VCCIO16_1 VCCIO16_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -   VIN1   VIN1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B
      -   VIN2   VIN2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B
      -   VIN3   VIN3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_350P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB1(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
     14 3V3VIN0 3V3VIN0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
     16 3V3VIN1 3V3VIN1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
     22 B13_L_11_N B13_L_11_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(5)
     24 B13_L_11__P B13_L_11__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(5)
     20 B13_L_3_N B13_L_3_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(0)
     18 B13_L_3__P B13_L_3__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(0)
     21 B13_L_5_N B13_L_5_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(10)
     23 B13_L_5__P B13_L_5__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(10)
     15 B13_L_6_N B13_L_6_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(0)
     17 B13_L_6__P B13_L_6__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(0)
     26 B13_L_9_N B13_L_9_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(1)
     28 B13_L_9__P B13_L_9__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(1)
     86 B14_L_18__N B14_L_18__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SDA
     88 B14_L_18__P B14_L_18__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SCL
    100 B14_L_24_N B14_L_24_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(1)
     91 B14_L_24__P B14_L_24__P    -   1    1 FALSE FALSE  -1  -1 
     98 B14_L_4_N B14_L_4_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N6
     96 B14_L_4__P B14_L_4__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P6
     94 B14_L_9_N B14_L_9_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N5
     92 B14_L_9__P B14_L_9__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P5
     52 B16_L20_N B16_L20_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(5)
     50 B16_L20_P B16_L20_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(5)
     69 B16_L_10_N B16_L_10_N    -   1    1 FALSE FALSE  -1  -1 
     71 B16_L_10__P B16_L_10__P    -   1    1 FALSE FALSE  -1  -1 
     67 B16_L_11_N B16_L_11_N    -   1    1 FALSE FALSE  -1  -1 
     65 B16_L_11__P B16_L_11__P    -   1    1 FALSE FALSE  -1  -1 
     78 B16_L_12_N B16_L_12_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(2)
     76 B16_L_12__P B16_L_12__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(2)
     62 B16_L_13_N B16_L_13_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(0)
     60 B16_L_13__P B16_L_13__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(0)
     68 B16_L_14_N B16_L_14_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_N
     66 B16_L_14__P B16_L_14__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DIRECT_US_DATA_2_P
     48 B16_L_15_N B16_L_15_N    -   1    1 FALSE FALSE  -1  -1 
     46 B16_L_15__P B16_L_15__P    -   1    1 FALSE FALSE  -1  -1 
     37 B16_L_16_N B16_L_16_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(9)
     35 B16_L_16_P B16_L_16_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(9)
     45 B16_L_17_N B16_L_17_N    -   1    1 FALSE FALSE  -1  -1 
     47 B16_L_17_P B16_L_17_P    -   1    1 FALSE FALSE  -1  -1 
     49 B16_L_18_N B16_L_18_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(7)
     51 B16_L_18_P B16_L_18_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(7)
     39 B16_L_19_N B16_L_19_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(8)
     41 B16_L_19_P B16_L_19_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(8)
     97 B16_L_1_N B16_L_1_N    -   1    1 FALSE FALSE  -1  -1 
     99 B16_L_1__P B16_L_1__P    -   1    1 FALSE FALSE  -1  -1 
     58 B16_L_21_N B16_L_21_N    -   1    1 FALSE FALSE  -1  -1 
     56 B16_L_21__P B16_L_21__P    -   1    1 FALSE FALSE  -1  -1 
     34 B16_L_22_N B16_L_22_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(2)
     32 B16_L_22__P B16_L_22__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(2)
     44 B16_L_23_N B16_L_23_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(4)
     42 B16_L_23__P B16_L_23__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(4)
     36 B16_L_24_N B16_L_24_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(3)
     38 B16_L_24__P B16_L_24__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(3)
     79 B16_L_2_N B16_L_2_N    -   1    1 FALSE FALSE  -1  -1 
     81 B16_L_2__P B16_L_2__P    -   1    1 FALSE FALSE  -1  -1 
     70 B16_L_3_N B16_L_3_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_SELECT_P2V5
     72 B16_L_3__P B16_L_3__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P1
     93 B16_L_4_N B16_L_4_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N7
     95 B16_L_4__P B16_L_4__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P7
     75 B16_L_5_N B16_L_5_N    -   1    1 FALSE FALSE  -1  -1 
     77 B16_L_5__P B16_L_5__P    -   1    1 FALSE FALSE  -1  -1 
     85 B16_L_6_N B16_L_6_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N4
     87 B16_L_6__P B16_L_6__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P4
     59 B16_L_7_N B16_L_7_N    -   1    1 FALSE FALSE  -1  -1 
     61 B16_L_7__P B16_L_7__P    -   1    1 FALSE FALSE  -1  -1 
     82 B16_L_8_N B16_L_8_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(2)
     84 B16_L_8__P B16_L_8__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(2)
     55 B16_L_9_N B16_L_9_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(6)
     57 B16_L_9__P B16_L_9__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(6)
     27    EN1    EN1    -   1    1 FALSE FALSE  -1  -1 
     11 ETH_RD_N ETH_RD_N    -   1    1 FALSE FALSE  -1  -1 
      9 ETH_RD_P ETH_RD_P    -   1    1 FALSE FALSE  -1  -1 
      5 ETH_TD_N ETH_TD_N    -   1    1 FALSE FALSE  -1  -1 
      3 ETH_TD_P ETH_TD_P    -   1    1 FALSE FALSE  -1  -1 
    102     F1     F1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    101     F2     F2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      1   GND0   GND0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      7   GND1   GND1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     64  GND10  GND10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     73  GND11  GND11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     74  GND12  GND12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     83  GND13  GND13    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     89  GND14  GND14    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     19   GND2   GND2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     25   GND3   GND3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     30   GND4   GND4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     33   GND5   GND5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     43   GND6   GND6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     53   GND7   GND7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     54   GND8   GND8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     63   GND9   GND9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     90 JTAGEN JTAGEN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00771
     31   MODE   MODE    -   1    1 FALSE FALSE  -1  -1 
      8 NOSSEQ NOSSEQ    -   1    1 FALSE FALSE  -1  -1 
     29  PGOOD  PGOOD    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):FPGA_PG
     80 VBAT_IN VBAT_IN    -   1    1 FALSE FALSE  -1  -1 
     40 VCC1V8 VCC1V8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V8_OUT
     13 VCC3V3_0 VCC3V3_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT0
     10 VCCIO16_0 VCCIO16_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
     12 VCCIO16_1 VCCIO16_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      2   VIN1   VIN1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B
      4   VIN2   VIN2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B
      6   VIN3   VIN3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UNNAMED_2_CAPCERSMDCL2_I418_B

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
     15        B14_L_10_P    -   1    1 FALSE FALSE  -1  -1 
     13        B14_L_10__N    -   1    1 FALSE FALSE  -1  -1 
     27        B14_L_11__N    -   1    1 FALSE FALSE  -1  -1 
     25        B14_L_11__P    -   1    1 FALSE FALSE  -1  -1 
     23        B14_L_12__N    -   1    1 FALSE FALSE  -1  -1 
     21        B14_L_12__P    -   1    1 FALSE FALSE  -1  -1 
     28        B14_L_13__N    -   1    1 FALSE FALSE  -1  -1 
     26        B14_L_13__P    -   1    1 FALSE FALSE  -1  -1 
     24        B14_L_14__N    -   1    1 FALSE FALSE  -1  -1 
     22        B14_L_14__P    -   1    1 FALSE FALSE  -1  -1 
     38        B14_L_15__N    -   1    1 FALSE FALSE  -1  -1 
     36        B14_L_15__P    -   1    1 FALSE FALSE  -1  -1 
     34        B14_L_16__N    -   1    1 FALSE FALSE  -1  -1 
     32        B14_L_16__P    -   1    1 FALSE FALSE  -1  -1 
     16        B14_L_17__N    -   1    1 FALSE FALSE  -1  -1 
     18        B14_L_17__P    -   1    1 FALSE FALSE  -1  -1 
     12        B14_L_8__N    -   1    1 FALSE FALSE  -1  -1 
     14        B14_L_8__P    -   1    1 FALSE FALSE  -1  -1 
     90        B15_IO0    -   1    1 FALSE FALSE  -1  -1 
     99        B15_IO25    -   1    1 FALSE FALSE  -1  -1 
     61        B15_L_10__N    -   1    1 FALSE FALSE  -1  -1 
     63        B15_L_10__P    -   1    1 FALSE FALSE  -1  -1 
     54        B15_L_11__N    -   1    1 FALSE FALSE  -1  -1 
     52        B15_L_11__P    -   1    1 FALSE FALSE  -1  -1 
     57        B15_L_12__N    -   1    1 FALSE FALSE  -1  -1 
     55        B15_L_12__P    -   1    1 FALSE FALSE  -1  -1 
     47        B15_L_13__N    -   1    1 FALSE FALSE  -1  -1 
     45        B15_L_13__P    -   1    1 FALSE FALSE  -1  -1 
     53        B15_L_14__N    -   1    1 FALSE FALSE  -1  -1 
     51        B15_L_14__P    -   1    1 FALSE FALSE  -1  -1 
     77        B15_L_15__N    -   1    1 FALSE FALSE  -1  -1 
     75        B15_L_15__P    -   1    1 FALSE FALSE  -1  -1 
     68        B15_L_16__N    -   1    1 FALSE FALSE  -1  -1 
     66        B15_L_16__P    -   1    1 FALSE FALSE  -1  -1 
     62        B15_L_17__N    -   1    1 FALSE FALSE  -1  -1 
     64        B15_L_17__P    -   1    1 FALSE FALSE  -1  -1 
     67        B15_L_18__N    -   1    1 FALSE FALSE  -1  -1 
     65        B15_L_18__P    -   1    1 FALSE FALSE  -1  -1 
     48        B15_L_19__N    -   1    1 FALSE FALSE  -1  -1 
     46        B15_L_19__P    -   1    1 FALSE FALSE  -1  -1 
     74        B15_L_1__N    -   1    1 FALSE FALSE  -1  -1 
     72        B15_L_1__P    -   1    1 FALSE FALSE  -1  -1 
     73        B15_L_20__N    -   1    1 FALSE FALSE  -1  -1 
     71        B15_L_20__P    -   1    1 FALSE FALSE  -1  -1 
     87        B15_L_21__N    -   1    1 FALSE FALSE  -1  -1 
     85        B15_L_21__P    -   1    1 FALSE FALSE  -1  -1 
     97        B15_L_22__N    -   1    1 FALSE FALSE  -1  -1 
     95        B15_L_22__P    -   1    1 FALSE FALSE  -1  -1 
     44        B15_L_23__N    -   1    1 FALSE FALSE  -1  -1 
     42        B15_L_23__P    -   1    1 FALSE FALSE  -1  -1 
     91        B15_L_24__N    -   1    1 FALSE FALSE  -1  -1 
     93        B15_L_24__P    -   1    1 FALSE FALSE  -1  -1 
     76        B15_L_2__N    -   1    1 FALSE FALSE  -1  -1 
     78        B15_L_2__P    -   1    1 FALSE FALSE  -1  -1 
     58        B15_L_3__N    -   1    1 FALSE FALSE  -1  -1 
     56        B15_L_3__P    -   1    1 FALSE FALSE  -1  -1 
     84        B15_L_4__N    -   1    1 FALSE FALSE  -1  -1 
     82        B15_L_4__P    -   1    1 FALSE FALSE  -1  -1 
     86        B15_L_5__N    -   1    1 FALSE FALSE  -1  -1 
     88        B15_L_5__P    -   1    1 FALSE FALSE  -1  -1 
     81        B15_L_6__N    -   1    1 FALSE FALSE  -1  -1 
     83        B15_L_6__P    -   1    1 FALSE FALSE  -1  -1 
     41        B15_L_7__N    -   1    1 FALSE FALSE  -1  -1 
     43        B15_L_7__P    -   1    1 FALSE FALSE  -1  -1 
     35        B15_L_8__N    -   1    1 FALSE FALSE  -1  -1 
     37        B15_L_8__P    -   1    1 FALSE FALSE  -1  -1 
     31        B15_L_9__N    -   1    1 FALSE FALSE  -1  -1 
     33        B15_L_9__P    -   1    1 FALSE FALSE  -1  -1 
    102            F1    -   1    1 FALSE FALSE  -1  -1 
    101            F2    -   1    1 FALSE FALSE  -1  -1 
     19          GND0    -   1    1 FALSE FALSE  -1  -1 
     29          GND1    -   1    1 FALSE FALSE  -1  -1 
     79         GND10    -   1    1 FALSE FALSE  -1  -1 
     80         GND11    -   1    1 FALSE FALSE  -1  -1 
     89         GND12    -   1    1 FALSE FALSE  -1  -1 
     39          GND2    -   1    1 FALSE FALSE  -1  -1 
     40          GND3    -   1    1 FALSE FALSE  -1  -1 
     49          GND4    -   1    1 FALSE FALSE  -1  -1 
     50          GND5    -   1    1 FALSE FALSE  -1  -1 
     59          GND6    -   1    1 FALSE FALSE  -1  -1 
     60          GND7    -   1    1 FALSE FALSE  -1  -1 
     69          GND8    -   1    1 FALSE FALSE  -1  -1 
     70          GND9    -   1    1 FALSE FALSE  -1  -1 
      6           NC0    -   1    1 FALSE FALSE  -1  -1 
     30           NC1    -   1    1 FALSE FALSE  -1  -1 
     17         RESIN    -   1    1 FALSE FALSE  -1  -1 
    100           TCK    -   1    1 FALSE FALSE  -1  -1 
     96           TDI    -   1    1 FALSE FALSE  -1  -1 
     98           TDO    -   1    1 FALSE FALSE  -1  -1 
     94           TMS    -   1    1 FALSE FALSE  -1  -1 
     20        VCC1V5    -   1    1 FALSE FALSE  -1  -1 
      9        VCC3V3_1    -   1    1 FALSE FALSE  -1  -1 
     11        VCC3V3_2    -   1    1 FALSE FALSE  -1  -1 
     92        VCC3V3_3    -   1    1 FALSE FALSE  -1  -1 
      2        VCCIO13_0    -   1    1 FALSE FALSE  -1  -1 
      4        VCCIO13_1    -   1    1 FALSE FALSE  -1  -1 
      8        VCCIO15_0    -   1    1 FALSE FALSE  -1  -1 
     10        VCCIO15_1    -   1    1 FALSE FALSE  -1  -1 
      1          VIN4    -   1    1 FALSE FALSE  -1  -1 
      3          VIN5    -   1    1 FALSE FALSE  -1  -1 
      5          VIN6    -   1    1 FALSE FALSE  -1  -1 
      7          VIN7    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - B14_L_10_P B14_L_10_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL1
      - B14_L_10__N B14_L_10__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL0
      - B14_L_11__N B14_L_11__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(2)
      - B14_L_11__P B14_L_11__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(2)
      - B14_L_12__N B14_L_12__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_LOL
      - B14_L_12__P B14_L_12__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_INTR
      - B14_L_13__N B14_L_13__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(0)
      - B14_L_13__P B14_L_13__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(0)
      - B14_L_14__N B14_L_14__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(2)
      - B14_L_14__P B14_L_14__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(1)
      - B14_L_15__N B14_L_15__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(2)
      - B14_L_15__P B14_L_15__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(2)
      - B14_L_16__N B14_L_16__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(1)
      - B14_L_16__P B14_L_16__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(1)
      - B14_L_17__N B14_L_17__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(0)
      - B14_L_17__P B14_L_17__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(1)
      - B14_L_8__N B14_L_8__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(0)
      - B14_L_8__P B14_L_8__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(0)
      - B15_IO0 B15_IO0    -   1    1 FALSE FALSE  -1  -1 
      - B15_IO25 B15_IO25    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_10__N B15_L_10__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(6)
      - B15_L_10__P B15_L_10__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(6)
      - B15_L_11__N B15_L_11__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(4)
      - B15_L_11__P B15_L_11__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(4)
      - B15_L_12__N B15_L_12__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(1)
      - B15_L_12__P B15_L_12__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(1)
      - B15_L_13__N B15_L_13__N    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_13__P B15_L_13__P    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_14__N B15_L_14__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(1)
      - B15_L_14__P B15_L_14__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(1)
      - B15_L_15__N B15_L_15__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(9)
      - B15_L_15__P B15_L_15__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(9)
      - B15_L_16__N B15_L_16__N    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_16__P B15_L_16__P    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_17__N B15_L_17__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(7)
      - B15_L_17__P B15_L_17__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(7)
      - B15_L_18__N B15_L_18__N    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_18__P B15_L_18__P    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_19__N B15_L_19__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(3)
      - B15_L_19__P B15_L_19__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(3)
      - B15_L_1__N B15_L_1__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(11)
      - B15_L_1__P B15_L_1__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(11)
      - B15_L_20__N B15_L_20__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(8)
      - B15_L_20__P B15_L_20__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(8)
      - B15_L_21__N B15_L_21__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(10)
      - B15_L_21__P B15_L_21__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(10)
      - B15_L_22__N B15_L_22__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(11)
      - B15_L_22__P B15_L_22__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(11)
      - B15_L_23__N B15_L_23__N    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_23__P B15_L_23__P    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_24__N B15_L_24__N    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_24__P B15_L_24__P    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_2__N B15_L_2__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(1)
      - B15_L_2__P B15_L_2__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(1)
      - B15_L_3__N B15_L_3__N    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_3__P B15_L_3__P    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_4__N B15_L_4__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N3
      - B15_L_4__P B15_L_4__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P3
      - B15_L_5__N B15_L_5__N    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_5__P B15_L_5__P    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_6__N B15_L_6__N    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_6__P B15_L_6__P    -   1    1 FALSE FALSE  -1  -1 
      - B15_L_7__N B15_L_7__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(2)
      - B15_L_7__P B15_L_7__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(2)
      - B15_L_8__N B15_L_8__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(1)
      - B15_L_8__P B15_L_8__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(1)
      - B15_L_9__N B15_L_9__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(0)
      - B15_L_9__P B15_L_9__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(0)
      -     F1     F1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     F2     F2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND0   GND0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND1   GND1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND10  GND10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND11  GND11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND12  GND12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND2   GND2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND3   GND3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND4   GND4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND5   GND5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND6   GND6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND7   GND7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND8   GND8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND9   GND9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    NC0    NC0    -   1    1 FALSE FALSE  -1  -1 
      -    NC1    NC1    -   1    1 FALSE FALSE  -1  -1 
      -  RESIN  RESIN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00775
      -    TCK    TCK    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TCK
      -    TDI    TDI    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDI
      -    TDO    TDO    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDO
      -    TMS    TMS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TMS
      - VCC1V5 VCC1V5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V5_OUT
      - VCC3V3_1 VCC3V3_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT1
      - VCC3V3_2 VCC3V3_2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT1
      - VCC3V3_3 VCC3V3_3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VREF_JTAG
      - VCCIO13_0 VCCIO13_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      - VCCIO13_1 VCCIO13_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      - VCCIO15_0 VCCIO15_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      - VCCIO15_1 VCCIO15_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      -   VIN4   VIN4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -   VIN5   VIN5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -   VIN6   VIN6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      -   VIN7   VIN7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_307P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB2(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
     15 B14_L_10_P B14_L_10_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL1
     13 B14_L_10__N B14_L_10__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_SEL0
     27 B14_L_11__N B14_L_11__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(2)
     25 B14_L_11__P B14_L_11__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(2)
     23 B14_L_12__N B14_L_12__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_LOL
     21 B14_L_12__P B14_L_12__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_INTR
     28 B14_L_13__N B14_L_13__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(0)
     26 B14_L_13__P B14_L_13__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(0)
     24 B14_L_14__N B14_L_14__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(2)
     22 B14_L_14__P B14_L_14__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(1)
     38 B14_L_15__N B14_L_15__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(2)
     36 B14_L_15__P B14_L_15__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(2)
     34 B14_L_16__N B14_L_16__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SCL(1)
     32 B14_L_16__P B14_L_16__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_SDA(1)
     16 B14_L_17__N B14_L_17__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_LOS(0)
     18 B14_L_17__P B14_L_17__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(1)
     12 B14_L_8__N B14_L_8__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_DISABLE(0)
     14 B14_L_8__P B14_L_8__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):SFP_TX_FAULT(0)
     90 B15_IO0 B15_IO0    -   1    1 FALSE FALSE  -1  -1 
     99 B15_IO25 B15_IO25    -   1    1 FALSE FALSE  -1  -1 
     61 B15_L_10__N B15_L_10__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(6)
     63 B15_L_10__P B15_L_10__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(6)
     54 B15_L_11__N B15_L_11__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(4)
     52 B15_L_11__P B15_L_11__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(4)
     57 B15_L_12__N B15_L_12__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_N(1)
     55 B15_L_12__P B15_L_12__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):CLK_P(1)
     47 B15_L_13__N B15_L_13__N    -   1    1 FALSE FALSE  -1  -1 
     45 B15_L_13__P B15_L_13__P    -   1    1 FALSE FALSE  -1  -1 
     53 B15_L_14__N B15_L_14__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(1)
     51 B15_L_14__P B15_L_14__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(1)
     77 B15_L_15__N B15_L_15__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(9)
     75 B15_L_15__P B15_L_15__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(9)
     68 B15_L_16__N B15_L_16__N    -   1    1 FALSE FALSE  -1  -1 
     66 B15_L_16__P B15_L_16__P    -   1    1 FALSE FALSE  -1  -1 
     62 B15_L_17__N B15_L_17__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(7)
     64 B15_L_17__P B15_L_17__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(7)
     67 B15_L_18__N B15_L_18__N    -   1    1 FALSE FALSE  -1  -1 
     65 B15_L_18__P B15_L_18__P    -   1    1 FALSE FALSE  -1  -1 
     48 B15_L_19__N B15_L_19__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(3)
     46 B15_L_19__P B15_L_19__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(3)
     74 B15_L_1__N B15_L_1__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_N(11)
     72 B15_L_1__P B15_L_1__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_IN_P(11)
     73 B15_L_20__N B15_L_20__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(8)
     71 B15_L_20__P B15_L_20__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(8)
     87 B15_L_21__N B15_L_21__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(10)
     85 B15_L_21__P B15_L_21__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(10)
     97 B15_L_22__N B15_L_22__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(11)
     95 B15_L_22__P B15_L_22__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(11)
     44 B15_L_23__N B15_L_23__N    -   1    1 FALSE FALSE  -1  -1 
     42 B15_L_23__P B15_L_23__P    -   1    1 FALSE FALSE  -1  -1 
     91 B15_L_24__N B15_L_24__N    -   1    1 FALSE FALSE  -1  -1 
     93 B15_L_24__P B15_L_24__P    -   1    1 FALSE FALSE  -1  -1 
     76 B15_L_2__N B15_L_2__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_N_(1)
     78 B15_L_2__P B15_L_2__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):UPSTREAM_DATA_P(1)
     58 B15_L_3__N B15_L_3__N    -   1    1 FALSE FALSE  -1  -1 
     56 B15_L_3__P B15_L_3__P    -   1    1 FALSE FALSE  -1  -1 
     84 B15_L_4__N B15_L_4__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N3
     82 B15_L_4__P B15_L_4__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P3
     86 B15_L_5__N B15_L_5__N    -   1    1 FALSE FALSE  -1  -1 
     88 B15_L_5__P B15_L_5__P    -   1    1 FALSE FALSE  -1  -1 
     81 B15_L_6__N B15_L_6__N    -   1    1 FALSE FALSE  -1  -1 
     83 B15_L_6__P B15_L_6__P    -   1    1 FALSE FALSE  -1  -1 
     41 B15_L_7__N B15_L_7__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(2)
     43 B15_L_7__P B15_L_7__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(2)
     35 B15_L_8__N B15_L_8__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(1)
     37 B15_L_8__P B15_L_8__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(1)
     31 B15_L_9__N B15_L_9__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_N(0)
     33 B15_L_9__P B15_L_9__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):DATA_OUT_P(0)
    102     F1     F1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
    101     F2     F2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     19   GND0   GND0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     29   GND1   GND1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     79  GND10  GND10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     80  GND11  GND11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     89  GND12  GND12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     39   GND2   GND2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     40   GND3   GND3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     49   GND4   GND4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     50   GND5   GND5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     59   GND6   GND6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     60   GND7   GND7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     69   GND8   GND8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     70   GND9   GND9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      6    NC0    NC0    -   1    1 FALSE FALSE  -1  -1 
     30    NC1    NC1    -   1    1 FALSE FALSE  -1  -1 
     17  RESIN  RESIN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):N00775
    100    TCK    TCK    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TCK
     96    TDI    TDI    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDI
     98    TDO    TDO    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TDO
     94    TMS    TMS    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):FPGA_TMS
     20 VCC1V5 VCC1V5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P1V5_OUT
      9 VCC3V3_1 VCC3V3_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT1
     11 VCC3V3_2 VCC3V3_2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):P3V3_OUT1
     92 VCC3V3_3 VCC3V3_3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VREF_JTAG
      2 VCCIO13_0 VCCIO13_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      4 VCCIO13_1 VCCIO13_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      8 VCCIO15_0 VCCIO15_0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
     10 VCCIO15_1 VCCIO15_1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):P2V5
      1   VIN4   VIN4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      3   VIN5   VIN5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      5   VIN6   VIN6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
      7   VIN7   VIN7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3        13_L_14_N    -   1    1 FALSE FALSE  -1  -1 
      1        13_L_14_P    -   1    1 FALSE FALSE  -1  -1 
     40        B13_L_10_N    -   1    1 FALSE FALSE  -1  -1 
     38        B13_L_10__P    -   1    1 FALSE FALSE  -1  -1 
     59        B13_L_12_N    -   1    1 FALSE FALSE  -1  -1 
     57        B13_L_12_P    -   1    1 FALSE FALSE  -1  -1 
     60        B13_L_13__N    -   1    1 FALSE FALSE  -1  -1 
     58        B13_L_13__P    -   1    1 FALSE FALSE  -1  -1 
     44        B13_L_15_N    -   1    1 FALSE FALSE  -1  -1 
     42        B13_L_15__P    -   1    1 FALSE FALSE  -1  -1 
     39        B13_L_16_N    -   1    1 FALSE FALSE  -1  -1 
     37        B13_L_16_P    -   1    1 FALSE FALSE  -1  -1 
      4        B13_L_17__N    -   1    1 FALSE FALSE  -1  -1 
      2        B13_L_17__P    -   1    1 FALSE FALSE  -1  -1 
     43        B13_L_1_N    -   1    1 FALSE FALSE  -1  -1 
     41        B13_L_1_P    -   1    1 FALSE FALSE  -1  -1 
     51        B13_L_2_N    -   1    1 FALSE FALSE  -1  -1 
     53        B13_L_2_P    -   1    1 FALSE FALSE  -1  -1 
     49        B13_L_4_N    -   1    1 FALSE FALSE  -1  -1 
     47        B13_L_4_P    -   1    1 FALSE FALSE  -1  -1 
     54        B14_L_20_N    -   1    1 FALSE FALSE  -1  -1 
     52        B14_L_20__P    -   1    1 FALSE FALSE  -1  -1 
     50        B14_L_5__N    -   1    1 FALSE FALSE  -1  -1 
     48        B14_L_5__P    -   1    1 FALSE FALSE  -1  -1 
     31        CLKIN2_N    -   1    1 FALSE FALSE  -1  -1 
     33        CLKIN2_P    -   1    1 FALSE FALSE  -1  -1 
     61            F1    -   1    1 FALSE FALSE  -1  -1 
     62            F2    -   1    1 FALSE FALSE  -1  -1 
      6          GND0    -   1    1 FALSE FALSE  -1  -1 
      5          GND1    -   1    1 FALSE FALSE  -1  -1 
     36         GND10    -   1    1 FALSE FALSE  -1  -1 
     35         GND11    -   1    1 FALSE FALSE  -1  -1 
     46         GND12    -   1    1 FALSE FALSE  -1  -1 
     45         GND13    -   1    1 FALSE FALSE  -1  -1 
     12          GND2    -   1    1 FALSE FALSE  -1  -1 
     11          GND3    -   1    1 FALSE FALSE  -1  -1 
     18          GND4    -   1    1 FALSE FALSE  -1  -1 
     17          GND5    -   1    1 FALSE FALSE  -1  -1 
     24          GND6    -   1    1 FALSE FALSE  -1  -1 
     23          GND7    -   1    1 FALSE FALSE  -1  -1 
     30          GND8    -   1    1 FALSE FALSE  -1  -1 
     29          GND9    -   1    1 FALSE FALSE  -1  -1 
     32        MGT_CLK1_N    -   1    1 FALSE FALSE  -1  -1 
     34        MGT_CLK1_P    -   1    1 FALSE FALSE  -1  -1 
      7        MGT_RX0_N    -   1    1 FALSE FALSE  -1  -1 
      9        MGT_RX0_P    -   1    1 FALSE FALSE  -1  -1 
     13        MGT_RX1_N    -   1    1 FALSE FALSE  -1  -1 
     15        MGT_RX1_P    -   1    1 FALSE FALSE  -1  -1 
     19        MGT_RX2_N    -   1    1 FALSE FALSE  -1  -1 
     21        MGT_RX2_P    -   1    1 FALSE FALSE  -1  -1 
     25        MGT_RX3_N    -   1    1 FALSE FALSE  -1  -1 
     27        MGT_RX3_P    -   1    1 FALSE FALSE  -1  -1 
      8        MGT_TX0_N    -   1    1 FALSE FALSE  -1  -1 
     10        MGT_TX0_P    -   1    1 FALSE FALSE  -1  -1 
     14        MGT_TX1_N    -   1    1 FALSE FALSE  -1  -1 
     16        MGT_TX1_P    -   1    1 FALSE FALSE  -1  -1 
     20        MGT_TX2_N    -   1    1 FALSE FALSE  -1  -1 
     22        MGT_TX2_P    -   1    1 FALSE FALSE  -1  -1 
     26        MGT_TX3_N    -   1    1 FALSE FALSE  -1  -1 
     28        MGT_TX3_P    -   1    1 FALSE FALSE  -1  -1 
     56           NC1    -   1    1 FALSE FALSE  -1  -1 
     55           NC2    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      - 13_L_14_N 13_L_14_N    -   1    1 FALSE FALSE  -1  -1 
      - 13_L_14_P 13_L_14_P    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_10_N B13_L_10_N    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_10__P B13_L_10__P    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_12_N B13_L_12_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N2
      - B13_L_12_P B13_L_12_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P2
      - B13_L_13__N B13_L_13__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(0)
      - B13_L_13__P B13_L_13__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(0)
      - B13_L_15_N B13_L_15_N    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_15__P B13_L_15__P    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_16_N B13_L_16_N    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_16_P B13_L_16_P    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_17__N B13_L_17__N    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_17__P B13_L_17__P    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_1_N B13_L_1_N    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_1_P B13_L_1_P    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_2_N B13_L_2_N    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_2_P B13_L_2_P    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_4_N B13_L_4_N    -   1    1 FALSE FALSE  -1  -1 
      - B13_L_4_P B13_L_4_P    -   1    1 FALSE FALSE  -1  -1 
      - B14_L_20_N B14_L_20_N    -   1    1 FALSE FALSE  -1  -1 
      - B14_L_20__P B14_L_20__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_RX_TO_FPGA_3V3
      - B14_L_5__N B14_L_5__N    -   1    1 FALSE FALSE  -1  -1 
      - B14_L_5__P B14_L_5__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_TX_FROM_FPGA_3V3
      - CLKIN2_N CLKIN2_N    -   1    1 FALSE FALSE  -1  -1 
      - CLKIN2_P CLKIN2_P    -   1    1 FALSE FALSE  -1  -1 
      -     F1     F1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     F2     F2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND0   GND0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND1   GND1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND10  GND10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND11  GND11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND12  GND12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -  GND13  GND13    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND2   GND2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND3   GND3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND4   GND4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND5   GND5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND6   GND6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND7   GND7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND8   GND8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -   GND9   GND9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      - MGT_CLK1_N MGT_CLK1_N    -   1    1 FALSE FALSE  -1  -1 
      - MGT_CLK1_P MGT_CLK1_P    -   1    1 FALSE FALSE  -1  -1 
      - MGT_RX0_N MGT_RX0_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_N
      - MGT_RX0_P MGT_RX0_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_P
      - MGT_RX1_N MGT_RX1_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_N
      - MGT_RX1_P MGT_RX1_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_P
      - MGT_RX2_N MGT_RX2_N    -   1    1 FALSE FALSE  -1  -1 
      - MGT_RX2_P MGT_RX2_P    -   1    1 FALSE FALSE  -1  -1 
      - MGT_RX3_N MGT_RX3_N    -   1    1 FALSE FALSE  -1  -1 
      - MGT_RX3_P MGT_RX3_P    -   1    1 FALSE FALSE  -1  -1 
      - MGT_TX0_N MGT_TX0_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_N
      - MGT_TX0_P MGT_TX0_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_P
      - MGT_TX1_N MGT_TX1_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_N
      - MGT_TX1_P MGT_TX1_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_P
      - MGT_TX2_N MGT_TX2_N    -   1    1 FALSE FALSE  -1  -1 
      - MGT_TX2_P MGT_TX2_P    -   1    1 FALSE FALSE  -1  -1 
      - MGT_TX3_N MGT_TX3_N    -   1    1 FALSE FALSE  -1  -1 
      - MGT_TX3_P MGT_TX3_P    -   1    1 FALSE FALSE  -1  -1 
      -    NC1    NC1    -   1    1 FALSE FALSE  -1  -1 
      -    NC2    NC2    -   1    1 FALSE FALSE  -1  -1 
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE2_333P@OCAD_PARTS_LIB.TE0712 CONNECTOR-JB3(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      3 13_L_14_N 13_L_14_N    -   1    1 FALSE FALSE  -1  -1 
      1 13_L_14_P 13_L_14_P    -   1    1 FALSE FALSE  -1  -1 
     40 B13_L_10_N B13_L_10_N    -   1    1 FALSE FALSE  -1  -1 
     38 B13_L_10__P B13_L_10__P    -   1    1 FALSE FALSE  -1  -1 
     59 B13_L_12_N B13_L_12_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_N2
     57 B13_L_12_P B13_L_12_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUXIO_P2
     60 B13_L_13__N B13_L_13__N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_N(0)
     58 B13_L_13__P B13_L_13__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):DATA_FROM_UPSTREAM_P(0)
     44 B13_L_15_N B13_L_15_N    -   1    1 FALSE FALSE  -1  -1 
     42 B13_L_15__P B13_L_15__P    -   1    1 FALSE FALSE  -1  -1 
     39 B13_L_16_N B13_L_16_N    -   1    1 FALSE FALSE  -1  -1 
     37 B13_L_16_P B13_L_16_P    -   1    1 FALSE FALSE  -1  -1 
      4 B13_L_17__N B13_L_17__N    -   1    1 FALSE FALSE  -1  -1 
      2 B13_L_17__P B13_L_17__P    -   1    1 FALSE FALSE  -1  -1 
     43 B13_L_1_N B13_L_1_N    -   1    1 FALSE FALSE  -1  -1 
     41 B13_L_1_P B13_L_1_P    -   1    1 FALSE FALSE  -1  -1 
     51 B13_L_2_N B13_L_2_N    -   1    1 FALSE FALSE  -1  -1 
     53 B13_L_2_P B13_L_2_P    -   1    1 FALSE FALSE  -1  -1 
     49 B13_L_4_N B13_L_4_N    -   1    1 FALSE FALSE  -1  -1 
     47 B13_L_4_P B13_L_4_P    -   1    1 FALSE FALSE  -1  -1 
     54 B14_L_20_N B14_L_20_N    -   1    1 FALSE FALSE  -1  -1 
     52 B14_L_20__P B14_L_20__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_RX_TO_FPGA_3V3
     50 B14_L_5__N B14_L_5__N    -   1    1 FALSE FALSE  -1  -1 
     48 B14_L_5__P B14_L_5__P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):UART_TX_FROM_FPGA_3V3
     31 CLKIN2_N CLKIN2_N    -   1    1 FALSE FALSE  -1  -1 
     33 CLKIN2_P CLKIN2_P    -   1    1 FALSE FALSE  -1  -1 
     61     F1     F1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     62     F2     F2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      6   GND0   GND0    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      5   GND1   GND1    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     36  GND10  GND10    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     35  GND11  GND11    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     46  GND12  GND12    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     45  GND13  GND13    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     12   GND2   GND2    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     11   GND3   GND3    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     18   GND4   GND4    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     17   GND5   GND5    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     24   GND6   GND6    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     23   GND7   GND7    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     30   GND8   GND8    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     29   GND9   GND9    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
     32 MGT_CLK1_N MGT_CLK1_N    -   1    1 FALSE FALSE  -1  -1 
     34 MGT_CLK1_P MGT_CLK1_P    -   1    1 FALSE FALSE  -1  -1 
      7 MGT_RX0_N MGT_RX0_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_N
      9 MGT_RX0_P MGT_RX0_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_RX_P
     13 MGT_RX1_N MGT_RX1_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_N
     15 MGT_RX1_P MGT_RX1_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_RX_P
     19 MGT_RX2_N MGT_RX2_N    -   1    1 FALSE FALSE  -1  -1 
     21 MGT_RX2_P MGT_RX2_P    -   1    1 FALSE FALSE  -1  -1 
     25 MGT_RX3_N MGT_RX3_N    -   1    1 FALSE FALSE  -1  -1 
     27 MGT_RX3_P MGT_RX3_P    -   1    1 FALSE FALSE  -1  -1 
      8 MGT_TX0_N MGT_TX0_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_N
     10 MGT_TX0_P MGT_TX0_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):AUX_GBE_TX_P
     14 MGT_TX1_N MGT_TX1_N    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_N
     16 MGT_TX1_P MGT_TX1_P    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GBE_TX_P
     20 MGT_TX2_N MGT_TX2_N    -   1    1 FALSE FALSE  -1  -1 
     22 MGT_TX2_P MGT_TX2_P    -   1    1 FALSE FALSE  -1  -1 
     26 MGT_TX3_N MGT_TX3_N    -   1    1 FALSE FALSE  -1  -1 
     28 MGT_TX3_P MGT_TX3_P    -   1    1 FALSE FALSE  -1  -1 
     56    NC1    NC1    -   1    1 FALSE FALSE  -1  -1 
     55    NC2    NC2    -   1    1 FALSE FALSE  -1  -1 

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I176@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1            TP    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I176@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I176@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VCC3V3

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I178@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1            TP    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I178@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_I178@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I177@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1            TP    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I177@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_I177@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_130P@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1            TP    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_130P@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE4_130P@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC2V5_PRE_RSHUNT

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_130P@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1            TP    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_130P@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE1_130P@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):VCC3V3_PRE_RSHUNT

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_174P@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1            TP    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_174P@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_174P@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_140P@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1            TP    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_140P@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_140P@TESTPOINT.TESTPOINT(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      1     TP     TP    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_159P@OCAD_PARTS_LIB.TPS74618P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      4            EN    -   1    1 FALSE FALSE  -1  -1 
      7          EPAD    -   1    1 FALSE FALSE  -1  -1 
      3           GND    -   1    1 FALSE FALSE  -1  -1 
      6            IN    -   1    1 FALSE FALSE  -1  -1 
      1           OUT    -   1    1 FALSE FALSE  -1  -1 
      5            PG    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_159P@OCAD_PARTS_LIB.TPS74618P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -     EN     EN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):1V8_POST_RSHUNT
      -   EPAD   EPAD    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -    GND    GND    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      -     IN     IN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):1V8_POST_RSHUNT
      -    OUT    OUT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      -     PG     PG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):LDO_1V8_PG
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):PAGE2_159P@OCAD_PARTS_LIB.TPS74618P(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      4     EN     EN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):1V8_POST_RSHUNT
      7   EPAD   EPAD    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      3    GND    GND    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
      6     IN     IN    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_1P@MTCA_INTERFACE_BOARD_REOCC.02_ POWER(SCH_1):1V8_POST_RSHUNT
      1    OUT    OUT    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):VP1V8
      5     PG     PG    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):LDO_1V8_PG

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_301P@OCAD_PARTS_LIB.TVS_2X(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2             A    -   1    1 FALSE FALSE  -1  -1 
      1             K    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_301P@OCAD_PARTS_LIB.TVS_2X(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDI
      -      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_301P@OCAD_PARTS_LIB.TVS_2X(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDI
      1      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_314P@OCAD_PARTS_LIB.TVS_2X(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2             A    -   1    1 FALSE FALSE  -1  -1 
      1             K    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_314P@OCAD_PARTS_LIB.TVS_2X(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDO
      -      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_314P@OCAD_PARTS_LIB.TVS_2X(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TDO
      1      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_326P@OCAD_PARTS_LIB.TVS_2X(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2             A    -   1    1 FALSE FALSE  -1  -1 
      1             K    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_326P@OCAD_PARTS_LIB.TVS_2X(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TCK
      -      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_326P@OCAD_PARTS_LIB.TVS_2X(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TCK
      1      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND

chipsPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_338P@OCAD_PARTS_LIB.TVS_2X(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2             A    -   1    1 FALSE FALSE  -1  -1 
      1             K    -   1    1 FALSE FALSE  -1  -1 
desPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_338P@OCAD_PARTS_LIB.TVS_2X(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      -      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TMS
      -      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
fdbkPinArray for @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):PAGE1_338P@OCAD_PARTS_LIB.TVS_2X(CHIPS).
     pn   name   base pGrp sec ofst  hardP hardS mtchOff mtchInd netName
      2      A      A    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):PAGE2_4P@MTCA_INTERFACE_BOARD_REOCC.05 TRENZ TE0712 FPGA MODULE(SCH_1):TMS
      1      K      K    -   1    1 FALSE FALSE  -1  -1 @MTCA_INTERFACE_BOARD_REOCC.TOP_MIB_V3(SCH_1):GND
Elapsed time since start = (00:00:21)

 *******************************
 *  End feedback.  (00:00:15)  *
 *******************************


 ****************************************
 *  Starting to assign physical parts.  *
 ****************************************

Elapsed time since start = (00:00:21)

 ***********************************************
 *  End assigning physical parts.  (00:00:00)  *
 ***********************************************


 ***************
 *  Packaging  *
 ***************

Elapsed time since start = (00:00:21)

 *******************************
 *  End packaging  (00:00:00)  *
 *******************************

DDB_INFO: State file for design TOP_MIB_V3 successfully written.
DDB_INFO: Pst files for design TOP_MIB_V3 successfully written.
