{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725457618177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725457618177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  4 08:46:58 2024 " "Processing started: Wed Sep  4 08:46:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725457618177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725457618177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_pet -c FSM_pet " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_pet -c FSM_pet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725457618178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725457618288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725457618289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725457622625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725457622625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_pet.v 1 1 " "Found 1 design units, including 1 entities, in source file FSM_pet.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_pet " "Found entity 1: FSM_pet" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725457622626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725457622626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_pet " "Elaborating entity \"FSM_pet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725457622659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(98) " "Verilog HDL assignment warning at FSM_pet.v(98): truncated value with size 32 to match size of target (6)" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725457622661 "|FSM_pet"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_pet.v(91) " "Verilog HDL Case Statement information at FSM_pet.v(91): all case item expressions in this case statement are onehot" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 91 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1725457622661 "|FSM_pet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FSM_pet.v(122) " "Verilog HDL assignment warning at FSM_pet.v(122): truncated value with size 32 to match size of target (9)" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725457622661 "|FSM_pet"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_pet.v(115) " "Verilog HDL Case Statement information at FSM_pet.v(115): all case item expressions in this case statement are onehot" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 115 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1725457622661 "|FSM_pet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(153) " "Verilog HDL assignment warning at FSM_pet.v(153): truncated value with size 32 to match size of target (6)" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725457622661 "|FSM_pet"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_pet.v(141) " "Verilog HDL Case Statement information at FSM_pet.v(141): all case item expressions in this case statement are onehot" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1725457622662 "|FSM_pet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(188) " "Verilog HDL assignment warning at FSM_pet.v(188): truncated value with size 32 to match size of target (6)" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725457622662 "|FSM_pet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FSM_pet.v(189) " "Verilog HDL assignment warning at FSM_pet.v(189): truncated value with size 32 to match size of target (9)" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725457622662 "|FSM_pet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(199) " "Verilog HDL assignment warning at FSM_pet.v(199): truncated value with size 32 to match size of target (6)" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725457622662 "|FSM_pet"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_pet.v(177) " "Verilog HDL Case Statement information at FSM_pet.v(177): all case item expressions in this case statement are onehot" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 177 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1725457622662 "|FSM_pet"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory4CommandSend.data_a 0 FSM_pet.v(36) " "Net \"memory4CommandSend.data_a\" at FSM_pet.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725457622663 "|FSM_pet"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory4CommandSend.waddr_a 0 FSM_pet.v(36) " "Net \"memory4CommandSend.waddr_a\" at FSM_pet.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725457622663 "|FSM_pet"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory4CommandSend.we_a 0 FSM_pet.v(36) " "Net \"memory4CommandSend.we_a\" at FSM_pet.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725457622663 "|FSM_pet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:spi " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:spi\"" {  } { { "FSM_pet.v" "spi" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725457622672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_master.v(45) " "Verilog HDL assignment warning at spi_master.v(45): truncated value with size 32 to match size of target (16)" {  } { { "spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/spi_master.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725457622672 "|FSM_pet|spi_master:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(54) " "Verilog HDL assignment warning at spi_master.v(54): truncated value with size 32 to match size of target (4)" {  } { { "spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/spi_master.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725457622672 "|FSM_pet|spi_master:spi"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory4CommandSend " "RAM logic \"memory4CommandSend\" is uninferred due to inappropriate RAM size" {  } { { "FSM_pet.v" "memory4CommandSend" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/FSM_pet.v" 36 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1725457622871 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1725457622871 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 41 /home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/db/FSM_pet.ram0_FSM_pet_e46e8356.hdl.mif " "Memory depth (64) in the design file differs from memory depth (41) in the Memory Initialization File \"/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/db/FSM_pet.ram0_FSM_pet_e46e8356.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1725457622872 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/db/FSM_pet.ram0_FSM_pet_e46e8356.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/db/FSM_pet.ram0_FSM_pet_e46e8356.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1725457622872 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1725457623127 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/Visualización/spi_master.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1725457623131 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1725457623131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725457623270 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725457623885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725457623945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725457623945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725457623966 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725457623966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725457623966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725457623966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725457623969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  4 08:47:03 2024 " "Processing ended: Wed Sep  4 08:47:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725457623969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725457623969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725457623969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725457623969 ""}
