
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.50000000000000000000;
1.50000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_16_1";
mvm_32_32_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_16_1' with
	the parameters "32,32,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "1,32,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "16,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE32_LOGSIZE5/105 |   32   |   16    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1213 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b16_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b16_g1'
  Processing 'mvm_32_32_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b16_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b16_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b16_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b16_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b16_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b16_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b16_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b16_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b16_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b16_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b16_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b16_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_20_DW_mult_tc_0'
  Mapping 'mac_b16_g1_21_DW_mult_tc_0'
  Mapping 'mac_b16_g1_22_DW_mult_tc_0'
  Mapping 'mac_b16_g1_23_DW_mult_tc_0'
  Mapping 'mac_b16_g1_24_DW_mult_tc_0'
  Mapping 'mac_b16_g1_25_DW_mult_tc_0'
  Mapping 'mac_b16_g1_26_DW_mult_tc_0'
  Mapping 'mac_b16_g1_27_DW_mult_tc_0'
  Mapping 'mac_b16_g1_28_DW_mult_tc_0'
  Mapping 'mac_b16_g1_29_DW_mult_tc_0'
  Mapping 'mac_b16_g1_30_DW_mult_tc_0'
  Mapping 'mac_b16_g1_31_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:19  411362.3      1.20   33918.3   88236.9                          
    0:01:19  411362.3      1.20   33918.3   88236.9                          
    0:01:20  411964.0      1.20   33915.3   87817.4                          
    0:01:20  412557.7      1.20   33912.2   87397.9                          
    0:01:21  413151.5      1.20   33909.1   86978.5                          
    0:01:21  413745.2      1.20   33906.0   86559.0                          
    0:01:21  414338.9      1.20   33902.9   86139.5                          
    0:01:22  414932.6      1.20   33899.8   85720.0                          
    0:01:22  415526.3      1.20   33896.8   85300.5                          
    0:01:23  416120.0      1.20   33893.7   84881.0                          
    0:01:24  416847.3      1.20   26094.3   66727.5                          
    0:01:25  417595.8      1.20   17767.1   47794.3                          
    0:01:26  418344.8      1.20    9439.9   28748.3                          
    0:01:27  419072.4      1.20    1634.5   10350.0                          
    0:02:01  410804.0      0.48     220.1       0.0                          
    0:02:02  410804.0      0.48     220.1       0.0                          
    0:02:02  410804.0      0.48     220.1       0.0                          
    0:02:03  410804.3      0.48     220.1       0.0                          
    0:02:04  410804.3      0.48     220.1       0.0                          
    0:02:36  350220.4      0.46      98.7       0.0                          
    0:02:40  350128.3      0.43      97.8       0.0                          
    0:02:44  350129.4      0.43      97.5       0.0                          
    0:02:46  350127.0      0.43      97.4       0.0                          
    0:02:57  350124.6      0.43      97.3       0.0                          
    0:02:59  350122.2      0.43      97.1       0.0                          
    0:03:01  350132.1      0.43      96.8       0.0                          
    0:03:03  350143.2      0.43      96.5       0.0                          
    0:03:05  350150.2      0.43      96.0       0.0                          
    0:03:07  350155.2      0.43      95.8       0.0                          
    0:03:08  350168.8      0.42      95.0       0.0                          
    0:03:09  350177.6      0.42      94.9       0.0                          
    0:03:10  350188.7      0.42      94.6       0.0                          
    0:03:11  350192.7      0.42      94.2       0.0                          
    0:03:12  350207.1      0.42      94.0       0.0                          
    0:03:13  350216.7      0.41      93.5       0.0                          
    0:03:14  350218.3      0.41      93.3       0.0                          
    0:03:15  350221.2      0.41      90.8       0.0                          
    0:03:16  350237.1      0.41      88.9       0.0                          
    0:03:17  350236.9      0.41      88.9       0.0                          
    0:03:18  350236.9      0.41      88.9       0.0                          
    0:03:18  350236.9      0.41      88.9       0.0                          
    0:03:18  350236.9      0.41      88.9       0.0                          
    0:03:18  350236.9      0.41      88.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:18  350236.9      0.41      88.9       0.0                          
    0:03:19  350246.7      0.40      88.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350253.6      0.40      87.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350277.0      0.39      84.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350286.9      0.38      84.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350301.2      0.38      84.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350304.4      0.38      83.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350315.6      0.37      83.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350322.5      0.37      83.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350335.6      0.37      82.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350338.2      0.37      81.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350339.8      0.37      79.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350344.1      0.35      78.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350355.5      0.35      77.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350357.9      0.35      77.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350367.5      0.34      77.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350375.7      0.34      76.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350390.1      0.34      76.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350394.1      0.33      76.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350430.3      0.33      75.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350457.4      0.33      74.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350460.3      0.33      74.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350465.4      0.32      73.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350480.5      0.32      73.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350490.9      0.31      73.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350504.7      0.31      72.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350523.4      0.30      71.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350532.4      0.30      71.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350543.3      0.30      70.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:22  350565.1      0.29      69.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350590.4      0.29      69.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350598.4      0.29      69.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:22  350605.0      0.29      68.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:22  350613.8      0.29      68.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:22  350624.7      0.29      68.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:22  350649.4      0.29      68.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:22  350669.1      0.29      68.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:23  350683.8      0.28      67.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:23  350695.7      0.28      67.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:23  350710.1      0.28      67.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:23  350725.8      0.28      67.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:23  350758.0      0.27      66.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:23  350767.8      0.27      66.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:23  350774.2      0.27      65.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:23  350778.5      0.27      65.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:23  350786.7      0.27      65.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:24  350800.3      0.26      65.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:24  350814.9      0.26      65.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:24  350827.1      0.26      64.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:24  350837.0      0.26      64.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:24  350852.4      0.26      64.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:24  350857.7      0.26      64.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:24  350869.4      0.25      63.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:24  350894.2      0.25      63.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:25  350911.7      0.25      62.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  350925.3      0.25      61.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  350938.8      0.25      60.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  350952.4      0.25      59.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  350966.0      0.25      58.7       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  350979.5      0.25      57.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  350993.1      0.25      57.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:25  350997.1      0.25      57.2       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:25  351014.4      0.25      56.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351033.5      0.25      54.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351051.4      0.25      53.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351058.8      0.25      53.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351067.6      0.24      53.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351072.6      0.24      53.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351088.1      0.24      53.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351097.4      0.24      53.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351103.5      0.24      53.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351115.7      0.24      53.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351126.1      0.24      52.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351135.2      0.24      52.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351151.6      0.24      52.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351167.3      0.24      52.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351178.8      0.23      52.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351192.1      0.23      52.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351211.8      0.23      52.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351227.5      0.23      52.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351230.4      0.23      51.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351241.3      0.23      51.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351260.7      0.23      50.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351266.6      0.23      50.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351282.0      0.23      50.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351293.2      0.23      49.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351303.3      0.23      49.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351310.5      0.23      49.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351317.1      0.23      49.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351323.2      0.22      49.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351342.1      0.22      49.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351355.1      0.22      48.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351363.9      0.22      48.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351370.3      0.22      48.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351376.4      0.22      48.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351381.5      0.22      48.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351385.5      0.22      48.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351400.1      0.22      48.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351407.8      0.21      48.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351417.9      0.21      48.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351437.1      0.21      47.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351454.9      0.21      47.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351460.7      0.21      47.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351475.4      0.21      47.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351490.0      0.21      47.0      15.7 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351494.3      0.21      46.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351497.7      0.21      46.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351513.4      0.21      46.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351532.8      0.21      45.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351544.5      0.21      45.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351558.1      0.21      45.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351570.3      0.21      44.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351594.5      0.21      43.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351626.5      0.21      43.5      47.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351629.4      0.21      43.3      31.3 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351650.7      0.20      43.1      31.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351658.6      0.20      43.0      31.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351663.7      0.20      42.8      31.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351673.8      0.20      42.7      31.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351682.1      0.20      42.5      31.3 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351686.0      0.20      42.5      31.3 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351694.6      0.20      42.4      31.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351702.8      0.20      42.2      31.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351710.5      0.20      42.1      31.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351717.7      0.20      41.8      31.3 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351726.5      0.20      41.7      31.3 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351732.9      0.20      41.6      31.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351745.4      0.20      41.6      31.3 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351756.8      0.20      41.4      31.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351765.8      0.20      41.3      31.3 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351774.1      0.20      41.2      31.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351775.2      0.19      41.2      31.3 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351783.7      0.19      40.7      31.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  351793.2      0.19      40.1      31.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  351798.0      0.19      40.0      31.3 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351805.5      0.19      40.0      31.3 path/genblk1[25].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351809.7      0.19      39.7      31.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  351812.7      0.19      39.7      31.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351826.2      0.19      38.8      31.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  351832.9      0.19      38.6      31.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351836.1      0.19      38.6      31.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351855.5      0.19      38.2      47.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:33  351864.5      0.19      38.1      47.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351875.7      0.19      37.6      47.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  351892.7      0.19      37.2      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351902.6      0.19      37.0      47.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351922.5      0.19      36.5      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351931.8      0.19      36.2      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351936.3      0.19      36.0      47.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  351942.7      0.19      35.9      47.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351951.8      0.19      35.6      47.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351959.2      0.19      35.6      47.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351961.9      0.19      35.4      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:34  351972.3      0.19      35.3      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351982.4      0.18      34.9      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:34  351987.2      0.18      34.9      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:34  351992.2      0.18      34.8      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:34  351999.7      0.18      34.8      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352012.4      0.18      34.8      47.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352024.1      0.18      34.7      47.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:34  352029.2      0.18      34.5      47.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352034.0      0.18      34.5      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352041.4      0.18      34.2      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352056.0      0.18      34.1      47.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352062.2      0.18      34.1      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352060.6      0.18      34.0      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352064.3      0.18      34.0      47.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352065.9      0.18      33.8      47.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352072.5      0.18      33.8      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352080.8      0.18      33.7      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352089.6      0.18      33.6      47.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352093.0      0.18      33.5      47.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352098.9      0.18      33.4      47.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352101.3      0.18      33.4      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352113.0      0.18      33.1      47.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352117.2      0.17      33.1      47.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352122.0      0.17      33.0      47.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352134.3      0.17      33.0      47.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352143.3      0.17      32.9      47.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352148.9      0.17      32.7      47.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352154.2      0.17      32.7      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352155.3      0.17      32.6      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352161.7      0.17      32.6      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352181.6      0.17      32.4      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352191.7      0.17      32.4      47.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352199.7      0.17      32.2      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352209.3      0.17      31.8      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352213.0      0.17      31.8      47.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352219.9      0.17      31.7      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352224.4      0.17      31.6      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352230.5      0.17      31.4      47.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352244.4      0.17      31.4      62.6 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352240.7      0.17      31.3      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352242.5      0.17      31.3      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352245.4      0.17      31.3      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352258.2      0.17      31.2      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352262.7      0.17      31.2      47.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352270.7      0.17      31.1      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352298.9      0.16      31.1      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352304.2      0.16      31.1      47.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352315.7      0.16      30.9      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352327.1      0.16      30.8      47.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352329.0      0.16      30.8      47.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352367.0      0.16      30.8     109.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352357.7      0.16      30.6      78.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352344.4      0.16      30.6      47.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352351.0      0.16      30.5      47.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352358.2      0.16      30.5      47.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352367.3      0.16      30.4      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352372.1      0.16      30.2      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352388.5      0.16      30.2      62.6 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352387.5      0.16      30.1      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352393.9      0.16      30.1      47.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352397.1      0.16      30.1      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352400.3      0.16      30.0      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352403.2      0.16      29.9      47.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352405.8      0.16      29.9      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352410.4      0.16      29.8      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352414.6      0.16      29.8      47.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352418.9      0.16      29.7      47.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352422.3      0.16      29.7      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352431.4      0.16      29.6      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352438.0      0.16      29.5      47.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352451.1      0.16      29.1      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352459.0      0.16      29.1      47.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352462.5      0.15      29.1      47.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352469.7      0.15      28.9      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352474.7      0.15      28.8      47.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352479.8      0.15      28.6      47.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352492.8      0.15      28.5      47.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352507.7      0.15      28.4      62.6 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352506.9      0.15      28.4      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352510.1      0.15      28.4      47.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352512.5      0.15      28.3      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352519.4      0.15      28.1      47.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352520.0      0.15      28.0      47.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352521.8      0.15      28.0      47.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352523.9      0.15      28.0      47.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352529.8      0.15      27.9      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352530.6      0.15      28.0      47.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352532.7      0.15      28.0      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352539.6      0.15      27.7      47.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352549.5      0.15      27.2      47.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352562.5      0.15      26.9      47.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352568.1      0.15      26.9      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352573.7      0.15      26.8      47.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352577.4      0.15      26.8      47.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352579.5      0.15      26.8      47.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352585.7      0.15      26.8      47.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352589.9      0.15      26.7      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:42  352592.0      0.15      26.7      47.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352599.2      0.15      26.7      47.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352607.5      0.15      26.7      47.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352608.8      0.15      26.7      47.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352608.8      0.15      26.6      47.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352618.4      0.15      26.4      47.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352625.3      0.15      26.3      47.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352629.0      0.15      26.3      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352630.3      0.15      26.3      47.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352635.4      0.15      26.3      47.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352642.6      0.15      26.1      47.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352648.4      0.15      26.1      47.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352652.4      0.14      26.0      47.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352655.3      0.14      26.0      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352667.1      0.14      25.9      47.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352675.6      0.14      25.8      47.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352676.6      0.14      25.8      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352680.6      0.14      25.8      47.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352690.5      0.14      25.7      47.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  352692.1      0.14      25.7      47.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352700.0      0.14      25.6      47.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  352703.5      0.14      25.6      47.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  352713.3      0.14      25.4      47.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352721.8      0.14      25.4      47.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352733.0      0.14      25.4      47.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352739.1      0.14      25.3      47.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352746.3      0.14      25.1      47.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352747.6      0.14      25.0      47.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352750.6      0.14      24.8      47.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  352755.9      0.14      24.8      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352763.6      0.14      24.7      47.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352769.7      0.14      24.7      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352770.8      0.14      24.7      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352774.5      0.14      24.7      47.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352778.5      0.14      24.7      47.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352782.2      0.14      24.7      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352786.5      0.14      24.7      47.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352791.5      0.14      24.6      47.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352803.8      0.14      24.3      47.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  352806.7      0.14      24.3      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352809.1      0.14      24.2      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352812.3      0.14      24.2      47.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352820.0      0.14      24.2      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352831.4      0.14      24.1      47.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352837.6      0.14      24.1      47.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352839.7      0.14      24.1      47.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352847.9      0.14      24.0      47.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352855.4      0.14      24.0      47.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352859.9      0.14      24.0      47.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352863.6      0.14      24.0      47.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352864.7      0.14      23.9      47.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352865.5      0.14      23.9      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352870.8      0.14      23.9      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352876.9      0.14      23.8      47.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352880.9      0.14      23.8      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352885.2      0.14      23.7      47.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352888.4      0.14      23.7      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352899.0      0.14      23.7      47.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352904.1      0.14      23.6      47.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352907.0      0.14      23.6      47.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352908.8      0.14      23.6      47.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352912.6      0.14      23.6      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352924.8      0.14      23.5      47.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  352926.7      0.14      23.5      47.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352920.5      0.14      23.5      31.3 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352925.6      0.13      23.4      31.3 path/path/path/genblk1.add_in_reg[30]/D
    0:03:47  352929.9      0.13      23.4      31.3 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352940.2      0.13      23.4      47.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352946.1      0.13      23.3      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:48  352953.8      0.13      23.3      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:48  352956.7      0.13      23.3      47.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352961.2      0.13      23.2      47.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  352966.0      0.13      23.2      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352968.2      0.13      23.2      47.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352973.0      0.13      23.1      47.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  352980.7      0.13      23.0      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:48  352983.9      0.13      23.0      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:48  352988.1      0.13      23.0      47.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352987.6      0.13      22.9      31.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  352999.3      0.13      22.9      31.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:49  353003.8      0.13      22.8      31.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353011.3      0.13      22.8      31.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353016.3      0.13      22.7      31.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353021.4      0.13      22.6      31.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  353027.5      0.13      22.6      31.3 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:49  353034.1      0.13      22.5      31.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:49  353040.2      0.13      22.5      31.3 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353041.3      0.13      22.4      31.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:49  353047.2      0.13      22.4      31.3 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353049.6      0.13      22.4      31.3 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:49  353052.8      0.13      22.4      31.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:49  353060.2      0.13      22.3      31.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353073.5      0.13      21.9      31.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  353078.8      0.13      21.9      31.3 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353083.1      0.13      21.9      31.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353087.1      0.13      21.8      31.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:50  353091.3      0.13      21.8      31.3 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:50  353093.2      0.13      21.8      31.3 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353095.8      0.13      21.8      31.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:50  353104.6      0.13      21.7      31.3 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:50  353110.2      0.13      21.7      31.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:50  353112.1      0.13      21.7      31.3 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:50  353117.1      0.13      21.7      31.3 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353120.3      0.13      21.7      31.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353127.8      0.13      21.6      31.3 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353129.1      0.13      21.6      31.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353133.6      0.13      21.6      31.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353135.5      0.13      21.6      31.3 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353138.7      0.13      21.6      31.3 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353144.3      0.13      21.5      31.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353152.8      0.13      21.5      31.3 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:51  353153.6      0.13      21.5      31.3 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353159.7      0.13      21.5      31.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353163.7      0.12      21.5      31.3 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:51  353168.7      0.12      21.4      31.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  353173.5      0.12      21.4      31.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353178.0      0.12      21.3      31.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353187.9      0.12      21.3      31.3 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353191.1      0.12      21.3      31.3 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353201.4      0.12      21.3      31.3 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353202.0      0.12      21.3      31.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353204.4      0.12      21.3      31.3 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353207.0      0.12      21.3      31.3 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:52  353210.8      0.12      21.3      31.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353216.3      0.12      21.2      31.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353221.1      0.12      21.2      31.3 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353229.6      0.12      21.0      31.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:52  353234.7      0.12      21.0      31.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353241.1      0.12      21.0      31.3 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353248.3      0.12      20.9      31.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353254.6      0.12      20.8      31.3 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353260.8      0.12      20.8      31.3 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353263.4      0.12      20.7      31.3 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353271.7      0.12      20.6      31.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353276.2      0.12      20.6      31.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353282.8      0.12      20.5      31.3 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353285.8      0.12      20.5      31.3 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:53  353293.5      0.12      20.5      31.3 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353295.9      0.12      20.4      31.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  353300.9      0.12      20.4      31.3 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:53  353303.6      0.12      20.3      31.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  353308.1      0.12      20.3      31.3 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353310.2      0.12      20.3      31.3 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353311.0      0.12      20.2      31.3 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353330.5      0.12      20.1      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353335.5      0.12      20.1      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353344.8      0.12      19.9      47.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353350.7      0.12      19.9      47.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353353.6      0.12      19.8      47.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  353359.2      0.12      19.7      47.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353365.0      0.12      19.7      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353373.0      0.12      19.7      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353377.5      0.12      19.7      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353384.7      0.12      19.6      47.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353395.9      0.12      19.6      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353400.1      0.12      19.6      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353402.0      0.12      19.5      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353405.5      0.12      19.5      47.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353412.1      0.12      19.5      47.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353414.0      0.12      19.5      47.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:55  353422.8      0.12      19.4      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353428.3      0.12      19.4      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353434.5      0.12      19.3      47.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353438.2      0.11      19.2      47.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353445.6      0.11      19.1      47.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353451.8      0.11      19.1      47.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:56  353456.5      0.11      19.1      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:56  353465.1      0.11      19.0      47.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353471.2      0.11      19.0      47.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353475.2      0.11      19.0      47.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:56  353480.7      0.11      19.0      47.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353482.1      0.11      18.9      47.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353487.9      0.11      18.9      47.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353492.2      0.11      18.9      47.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:56  353496.4      0.11      18.9      47.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353503.1      0.11      18.9      47.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353512.7      0.11      18.8      47.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353515.3      0.11      18.7      47.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353519.6      0.11      18.7      47.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353527.0      0.11      18.7      47.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353533.7      0.11      18.6      47.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:57  353553.6      0.11      18.6      71.2 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:57  353559.5      0.11      18.5      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353566.4      0.11      18.5      71.2 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353573.0      0.11      18.4      71.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:57  353580.0      0.11      18.4      71.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353588.2      0.11      18.4      71.2 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:57  353592.5      0.11      18.4      71.2 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:57  353597.8      0.11      18.4      71.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353604.2      0.11      18.2      71.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:57  353610.8      0.11      18.2      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353614.3      0.11      18.2      71.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:57  353618.0      0.11      18.2      71.2 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:58  353622.3      0.11      18.1      71.2 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353629.2      0.11      18.1      71.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353633.4      0.11      18.1      71.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353637.4      0.11      18.1      71.2 path/path/path/genblk1.add_in_reg[31]/D
    0:03:58  353638.2      0.11      18.1      71.2 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:58  353640.9      0.11      18.1      71.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353647.5      0.11      18.1      71.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353653.6      0.11      18.0      71.2 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:58  353655.8      0.11      18.0      71.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353661.4      0.11      17.9      71.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:58  353666.1      0.11      17.9      71.2 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353668.5      0.11      17.8      71.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353672.0      0.11      17.8      71.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:58  353675.7      0.11      17.7      71.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353681.0      0.11      17.7      71.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353688.2      0.11      17.7      71.2 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353693.8      0.11      17.7      71.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353699.1      0.11      17.7      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353707.1      0.11      17.6      71.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353711.1      0.11      17.6      71.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353714.8      0.11      17.6      71.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353720.7      0.11      17.5      71.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353724.7      0.10      17.5      71.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353726.0      0.10      17.5      71.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353729.5      0.10      17.5      71.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353736.1      0.10      17.4      71.2 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353743.6      0.10      17.4      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353752.1      0.10      17.3      71.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353756.3      0.10      17.3      71.2 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353760.3      0.10      17.2      71.2 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353763.5      0.10      17.2      71.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353768.8      0.10      17.2      71.2 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353769.9      0.10      17.2      71.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353772.3      0.10      17.1      71.2 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353777.6      0.10      17.1      71.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353782.4      0.10      17.1      71.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353786.6      0.10      17.1      71.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353787.7      0.10      17.1      71.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353788.8      0.10      17.1      71.2 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353793.3      0.10      17.0      71.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353799.4      0.10      16.9      71.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:00  353801.3      0.10      16.9      71.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353805.5      0.10      16.8      71.2                          
    0:04:03  353776.8      0.10      16.8      71.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:03  353776.8      0.10      16.8      71.2                          
    0:04:03  353745.7      0.10      16.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353759.2      0.10      16.7      15.7 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:03  353765.9      0.10      16.7      15.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:03  353768.8      0.10      16.7      15.7 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:03  353770.4      0.10      16.7      15.7 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353773.6      0.10      16.6      15.7 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353776.5      0.10      16.6      15.7 path/path/path/genblk1.add_in_reg[31]/D
    0:04:04  353779.7      0.10      16.6      15.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353789.6      0.10      16.5      15.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353792.2      0.10      16.5      15.7 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353796.2      0.10      16.4      15.7 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353803.4      0.10      16.3      15.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353806.9      0.10      16.4      15.7 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353808.5      0.10      16.4      15.7 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:04  353814.8      0.10      16.3      15.7 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:04  353818.0      0.10      16.3      15.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353827.6      0.10      16.3      15.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353833.7      0.10      16.3      15.7 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353836.9      0.10      16.3      15.7 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:04  353838.8      0.10      16.3      15.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353843.8      0.10      16.2      15.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353851.5      0.10      16.2      15.7 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353852.6      0.10      16.2      15.7 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353857.9      0.10      16.2      15.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353873.6      0.10      16.1      15.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353877.1      0.10      16.1      15.7 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353880.5      0.10      16.0      15.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353883.7      0.10      16.0      15.7 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353892.5      0.10      16.0      15.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353896.5      0.10      16.0      15.7 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353898.4      0.10      15.9      15.7 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353905.0      0.10      15.9      15.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353912.7      0.10      15.9      15.7 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353917.3      0.10      15.8      15.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353922.0      0.10      15.8      15.7 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  353930.3      0.10      15.8      15.7 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353934.8      0.10      15.7      15.7 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353936.7      0.10      15.6      15.7 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353939.6      0.10      15.6      15.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353945.4      0.10      15.6      15.7 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353950.2      0.10      15.6      15.7 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353959.3      0.10      15.6      15.7 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353967.8      0.10      15.6      15.7 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353972.8      0.10      15.6      15.7 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353980.8      0.10      15.5      15.7 path/path/path/genblk1.add_in_reg[31]/D
    0:04:06  353981.9      0.10      15.5      15.7 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:07  353986.7      0.10      15.5      15.7 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:07  353998.9      0.10      15.4      15.7 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354002.4      0.10      15.4      15.7 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:07  354013.3      0.10      15.4      15.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  354022.6      0.10      15.4      15.7 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354027.1      0.10      15.3      15.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354027.4      0.10      15.3      15.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354028.7      0.10      15.3      15.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  354029.5      0.10      15.3      15.7 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354033.2      0.09      15.2      15.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354034.0      0.09      15.2      15.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354037.0      0.09      15.2      15.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354039.6      0.09      15.2      15.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:07  354042.3      0.09      15.2      15.7 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:08  354043.3      0.09      15.2      15.7 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354046.8      0.09      15.2      15.7 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354052.6      0.09      15.2      15.7 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354054.5      0.09      15.2      15.7 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:08  354054.8      0.09      15.2      15.7 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:08  354058.5      0.09      15.1      15.7 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354061.7      0.09      15.1      15.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354062.8      0.09      15.1      15.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354067.0      0.09      15.1      15.7 path/path/path/genblk1.add_in_reg[31]/D
    0:04:08  354069.4      0.09      15.1      15.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354072.3      0.09      15.0      15.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354075.3      0.09      15.0      15.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354084.8      0.09      15.0      15.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:08  354088.6      0.09      15.0      15.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354089.9      0.09      15.0      15.7 path/path/path/genblk1.add_in_reg[31]/D
    0:04:09  354107.7      0.09      14.8      15.7 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354112.8      0.09      14.8      15.7 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354123.9      0.09      14.7      31.3 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354127.7      0.09      14.7      31.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354135.4      0.09      14.7      31.3 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:09  354142.6      0.09      14.6      31.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354145.7      0.09      14.6      31.3 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354151.9      0.09      14.6      31.3 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:09  354156.4      0.09      14.6      31.3 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:09  354161.7      0.09      14.5      31.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:09  354164.4      0.09      14.5      31.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:09  354165.2      0.09      14.5      31.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:10  354166.2      0.09      14.5      31.3 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354177.4      0.09      14.5      47.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354180.6      0.09      14.5      47.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354174.7      0.09      14.5      31.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:10  354176.6      0.09      14.5      31.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354178.7      0.09      14.4      31.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354183.5      0.09      14.4      31.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:10  354184.8      0.09      14.4      31.3 path/path/path/genblk1.add_in_reg[31]/D
    0:04:10  354190.7      0.09      14.4      31.3 path/path/path/genblk1.add_in_reg[31]/D
    0:04:10  354196.8      0.09      14.4      31.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354198.9      0.09      14.3      31.3 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354201.6      0.09      14.3      31.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354204.5      0.09      14.3      31.3 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:10  354207.2      0.09      14.3      31.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354210.1      0.09      14.3      31.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:11  354213.0      0.09      14.3      31.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354220.0      0.09      14.3      31.3 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:11  354227.4      0.09      14.2      31.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:11  354237.5      0.09      14.2      31.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354239.6      0.09      14.2      31.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354247.9      0.09      14.1      31.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:11  354250.3      0.09      14.1      31.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:11  354253.7      0.09      14.0      31.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:11  354260.1      0.09      14.0      31.3 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354267.0      0.09      14.0      31.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354268.4      0.09      14.0      31.3 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:11  354273.2      0.09      14.0      31.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:12  354277.1      0.09      14.0      31.3 path/path/path/genblk1.add_in_reg[31]/D
    0:04:12  354279.8      0.09      14.0      31.3 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354284.1      0.09      13.9      31.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:12  354287.8      0.09      13.9      31.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:12  354290.7      0.09      13.9      31.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354292.8      0.09      13.9      31.3 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354301.1      0.09      13.9      31.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354303.0      0.09      13.9      31.3 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354306.1      0.09      13.9      31.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354309.3      0.09      13.8      31.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354316.8      0.09      13.8      31.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354317.6      0.09      13.8      31.3 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:12  354320.0      0.09      13.8      31.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354331.1      0.09      13.8      31.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  354331.9      0.09      13.7      31.3 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354333.8      0.09      13.7      31.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354335.4      0.09      13.7      31.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:13  354334.9      0.09      13.7      31.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354335.1      0.09      13.7      31.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354337.8      0.09      13.7      31.3 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354340.5      0.09      13.7      31.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  354341.3      0.09      13.6      31.3 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354349.5      0.09      13.6      31.3 path/path/path/genblk1.add_in_reg[31]/D
    0:04:13  354353.2      0.09      13.6      31.3 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354354.3      0.09      13.5      31.3 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:13  354356.4      0.09      13.5      31.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354358.3      0.09      13.6      31.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354358.3      0.09      13.6      31.3 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354361.7      0.09      13.6      31.3 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354366.3      0.09      13.5      31.3 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354367.6      0.09      13.5      31.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:14  354368.1      0.09      13.5      31.3 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354367.6      0.09      13.5      31.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354367.6      0.09      13.5      31.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354368.1      0.09      13.5      31.3 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:14  354372.1      0.09      13.5      31.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:14  354376.1      0.09      13.4      31.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:14  354379.6      0.09      13.4      31.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:14  354380.9      0.09      13.4      31.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354385.1      0.09      13.4      31.3 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354387.3      0.08      13.4      31.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354388.1      0.08      13.4      31.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:15  354393.7      0.08      13.4      31.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  354400.6      0.08      13.4      31.3 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354407.5      0.08      13.4      31.3 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354412.3      0.08      13.4      31.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354418.7      0.08      13.3      31.3 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354422.1      0.08      13.3      31.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354426.4      0.08      13.3      31.3 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354432.8      0.08      13.2      31.3 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:15  354434.1      0.08      13.2      31.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:15  354438.9      0.08      13.2      31.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:16  354434.4      0.08      13.2      15.7 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:16  354437.5      0.08      13.2      15.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354441.8      0.08      13.1      15.7 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:16  354447.7      0.08      13.1      15.7 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:16  354448.7      0.08      13.0      15.7 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:16  354451.4      0.08      13.0      15.7 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354451.9      0.08      13.0      15.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354466.0      0.08      13.0      31.3 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:16  354470.0      0.08      13.0      31.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:16  354472.4      0.08      13.0      31.3 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:16  354476.4      0.08      13.0      31.3 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354469.7      0.08      13.0      15.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/net242673
    0:04:17  354461.5      0.08      13.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354466.5      0.08      12.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  354474.3      0.08      12.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:17  354478.0      0.08      12.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354482.8      0.08      12.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354487.8      0.08      12.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354493.9      0.08      12.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354496.9      0.08      12.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:18  354501.1      0.08      12.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354504.8      0.08      12.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354508.0      0.08      12.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354516.5      0.08      12.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:18  354521.6      0.08      12.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354525.3      0.08      12.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354529.8      0.08      12.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:18  354536.2      0.08      12.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354541.6      0.08      12.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:18  354544.2      0.08      12.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:19  354547.9      0.08      12.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354553.5      0.08      12.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  354560.4      0.08      12.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354567.9      0.08      12.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:19  354573.5      0.08      12.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354578.3      0.08      12.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:19  354581.7      0.08      12.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354585.4      0.08      12.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354591.8      0.08      12.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:19  354597.4      0.08      12.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354603.5      0.08      12.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354607.0      0.08      12.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354612.0      0.08      12.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:19  354615.0      0.08      12.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:20  354618.2      0.08      12.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354621.6      0.08      12.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:20  354625.1      0.08      11.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:20  354631.2      0.08      11.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354632.3      0.08      11.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:20  354635.5      0.08      11.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354640.2      0.08      11.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354644.8      0.08      11.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:20  354645.6      0.08      11.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354648.8      0.08      11.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:20  354653.0      0.08      11.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354657.3      0.08      11.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354657.3      0.08      11.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354659.4      0.08      11.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:20  354667.4      0.08      11.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354670.0      0.08      11.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:21  354675.1      0.08      11.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354678.8      0.08      11.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354684.1      0.08      11.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354688.9      0.08      11.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:21  354695.0      0.08      11.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354699.8      0.08      11.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354702.2      0.08      11.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354708.1      0.08      11.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354710.7      0.08      11.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354713.1      0.08      11.6       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:21  354716.6      0.08      11.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:21  354718.7      0.08      11.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:21  354720.3      0.08      11.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354721.6      0.07      11.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354723.8      0.07      11.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:22  354732.3      0.07      11.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354736.0      0.07      11.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354743.7      0.07      11.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354748.5      0.07      11.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354754.1      0.07      11.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:22  354756.7      0.07      11.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354761.5      0.07      11.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:22  354765.8      0.07      11.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354770.8      0.07      11.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354777.8      0.07      11.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:22  354784.7      0.07      11.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:22  354789.7      0.07      11.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:22  354791.1      0.07      11.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  354793.5      0.07      11.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:23  354798.8      0.07      11.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:23  354800.9      0.07      11.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354804.1      0.07      11.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354807.0      0.07      11.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354810.5      0.07      11.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  354814.5      0.07      11.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  354819.3      0.07      11.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354822.7      0.07      10.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354827.2      0.07      10.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354831.0      0.07      10.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354833.6      0.07      10.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:23  354841.1      0.07      10.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:23  354845.6      0.07      10.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354852.0      0.07      10.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354856.2      0.07      10.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354860.8      0.07      10.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:24  354866.6      0.07      10.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354867.9      0.07      10.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354871.4      0.07      10.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354877.2      0.07      10.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354878.6      0.07      10.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354883.4      0.07      10.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354888.7      0.07      10.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:24  354893.7      0.07      10.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  354895.6      0.07      10.6       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  354902.2      0.07      10.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354904.6      0.07      10.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:24  354907.0      0.07      10.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:25  354910.2      0.07      10.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354912.9      0.07      10.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354917.1      0.07      10.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  354923.3      0.07      10.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354927.3      0.07      10.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:25  354931.2      0.07      10.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354932.6      0.07      10.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:25  354939.8      0.07      10.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354943.7      0.07      10.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354946.7      0.07      10.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354948.0      0.07      10.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:25  354951.5      0.07      10.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354954.9      0.07      10.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354954.9      0.07      10.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:25  354961.0      0.07      10.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:25  354964.5      0.07      10.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354969.0      0.07      10.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354972.7      0.07      10.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354975.9      0.07      10.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:26  354976.2      0.07      10.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354978.1      0.07      10.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354982.3      0.07      10.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354983.9      0.07      10.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354987.4      0.07      10.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:26  354990.3      0.07      10.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:26  354993.8      0.07      10.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354994.8      0.07      10.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:26  354997.2      0.07      10.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354997.5      0.07      10.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:26  354997.5      0.07      10.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:26  355002.0      0.07      10.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355003.9      0.07      10.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355006.5      0.07      10.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355007.3      0.07      10.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355009.2      0.07      10.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355010.0      0.07       9.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355013.2      0.07       9.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355018.8      0.07       9.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355019.8      0.07       9.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:27  355024.6      0.07       9.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355025.9      0.07       9.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355029.7      0.07       9.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:27  355033.1      0.07       9.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:27  355033.7      0.07       9.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:27  355040.3      0.07       9.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:27  355046.2      0.07       9.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355048.0      0.07       9.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355049.6      0.07       9.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355051.2      0.07       9.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355056.8      0.07       9.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355058.9      0.07       9.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355060.8      0.07       9.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:28  355062.1      0.07       9.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355065.8      0.07       9.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355065.8      0.07       9.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355067.2      0.07       9.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355071.4      0.06       9.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355072.5      0.06       9.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355073.0      0.06       9.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355074.1      0.06       9.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:28  355074.9      0.06       9.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355079.4      0.06       9.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355081.8      0.06       9.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:29  355084.2      0.06       9.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355087.1      0.06       9.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355087.1      0.06       9.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:29  355087.9      0.06       9.6       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:29  355087.9      0.06       9.6       0.0                          
    0:04:30  355087.9      0.06       9.6       0.0                          
    0:04:39  354220.5      0.12       9.8       0.0                          
    0:04:41  354136.2      0.12       9.8       0.0                          
    0:04:45  354080.8      0.12       9.8       0.0                          
    0:04:45  354063.8      0.12       9.8       0.0                          
    0:04:46  354051.6      0.12       9.8       0.0                          
    0:04:46  354051.6      0.12       9.8       0.0                          
    0:04:47  354056.9      0.07       9.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:47  354092.8      0.06       9.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:49  354115.2      0.06       9.4       0.0                          
    0:04:50  353915.4      0.07       9.9       0.0                          
    0:04:50  353890.9      0.07       9.9       0.0                          
    0:04:50  353890.9      0.07       9.9       0.0                          
    0:04:50  353890.9      0.07       9.9       0.0                          
    0:04:50  353890.9      0.07       9.9       0.0                          
    0:04:50  353890.9      0.07       9.9       0.0                          
    0:04:50  353890.9      0.07       9.9       0.0                          
    0:04:51  353893.8      0.07       9.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:04:51  353894.4      0.07       9.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:51  353900.0      0.07       9.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:51  353954.5      0.06       9.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:52  353986.4      0.06       9.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:52  353991.5      0.06       9.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:52  353992.8      0.06       9.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:52  354000.2      0.06       9.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354001.8      0.06       9.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:52  354004.0      0.06       9.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354006.4      0.06       9.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354010.6      0.06       9.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:52  354013.8      0.06       9.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:53  354018.1      0.06       9.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:53  354022.1      0.06       9.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  354029.2      0.06       9.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  354033.5      0.06       9.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:53  354034.8      0.06       9.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:53  354043.9      0.06       9.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  354052.1      0.06       9.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:53  354057.2      0.06       8.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  354059.6      0.06       8.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:53  354064.6      0.06       8.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  354068.6      0.06       8.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:53  354072.1      0.06       8.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:53  354078.2      0.06       8.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:53  354080.0      0.06       8.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:54  354081.9      0.06       8.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:54  354085.4      0.06       8.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:54  354086.4      0.06       8.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:54  354087.5      0.06       8.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:54  354088.6      0.06       8.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:54  354090.2      0.06       8.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:54  354095.7      0.06       8.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:54  354098.7      0.06       8.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:54  354104.5      0.06       8.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:54  354106.4      0.06       8.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:54  354106.9      0.06       8.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:54  354106.9      0.06       8.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:54  354113.8      0.06       8.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:54  354116.8      0.06       8.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:55  354122.6      0.06       8.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  354123.9      0.06       8.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:55  354127.7      0.06       8.5       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  354127.7      0.06       8.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:55  354131.6      0.06       8.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:55  354134.6      0.06       8.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:55  354138.8      0.06       8.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:55  354139.1      0.06       8.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:55  354141.5      0.06       8.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:55  354142.3      0.06       8.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:55  354150.5      0.06       8.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  354156.9      0.06       8.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:55  354158.5      0.06       8.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:55  354160.4      0.06       8.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354167.6      0.06       8.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354172.1      0.06       8.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354173.4      0.06       8.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:56  354173.4      0.06       8.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354178.5      0.06       8.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:56  354181.9      0.06       8.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354183.8      0.06       8.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354184.0      0.06       8.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354185.9      0.06       8.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354191.5      0.06       8.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354193.1      0.06       8.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:56  354195.5      0.06       8.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:58  354196.0      0.06       8.0       0.0                          
    0:05:06  354166.0      0.06       8.0       0.0                          
    0:05:07  354136.4      0.06       8.0       0.0                          
    0:05:07  354108.8      0.06       8.0       0.0                          
    0:05:07  354072.3      0.06       8.0       0.0                          
    0:05:07  354026.3      0.06       8.0       0.0                          
    0:05:08  353996.0      0.06       8.0       0.0                          
    0:05:08  353952.4      0.06       8.0       0.0                          
    0:05:08  353916.2      0.06       8.0       0.0                          
    0:05:09  353887.5      0.06       8.0       0.0                          
    0:05:09  353838.2      0.06       8.0       0.0                          
    0:05:09  353809.3      0.06       8.0       0.0                          
    0:05:09  353758.7      0.06       8.0       0.0                          
    0:05:10  353726.5      0.06       8.0       0.0                          
    0:05:10  353677.3      0.06       8.0       0.0                          
    0:05:10  353620.4      0.06       8.0       0.0                          
    0:05:11  353539.5      0.06       8.0       0.0                          
    0:05:11  353441.4      0.06       8.0       0.0                          
    0:05:12  353331.3      0.06       8.0       0.0                          
    0:05:12  353219.5      0.06       8.0       0.0                          
    0:05:13  353109.4      0.06       8.0       0.0                          
    0:05:13  352997.7      0.06       8.0       0.0                          
    0:05:14  352941.8      0.06       8.0       0.0                          
    0:05:14  352830.9      0.06       8.0       0.0                          
    0:05:14  352720.0      0.06       8.0       0.0                          
    0:05:15  352609.1      0.06       8.0       0.0                          
    0:05:15  352498.1      0.06       8.0       0.0                          
    0:05:16  352387.2      0.06       8.0       0.0                          
    0:05:16  352275.5      0.06       8.0       0.0                          
    0:05:17  352165.4      0.06       8.0       0.0                          
    0:05:17  352053.7      0.06       8.0       0.0                          
    0:05:18  351943.5      0.06       8.0       0.0                          
    0:05:18  351881.8      0.06       8.0       0.0                          
    0:05:18  351831.3      0.06       8.0       0.0                          
    0:05:19  351799.9      0.06       8.0       0.0                          
    0:05:19  351761.6      0.06       8.0       0.0                          
    0:05:19  351720.6      0.06       8.0       0.0                          
    0:05:19  351694.3      0.06       8.0       0.0                          
    0:05:20  351646.4      0.06       8.0       0.0                          
    0:05:20  351615.3      0.06       8.0       0.0                          
    0:05:20  351520.3      0.06       8.0       0.0                          
    0:05:21  351424.6      0.06       8.0       0.0                          
    0:05:22  351328.8      0.06       8.0       0.0                          
    0:05:22  351233.0      0.06       8.0       0.0                          
    0:05:23  351137.3      0.06       8.0       0.0                          
    0:05:24  351041.5      0.06       8.0       0.0                          
    0:05:24  350945.8      0.06       8.0       0.0                          
    0:05:25  350850.0      0.06       8.0       0.0                          
    0:05:26  350765.7      0.06       8.0       0.0                          
    0:05:26  350762.5      0.06       8.0       0.0                          
    0:05:26  350736.2      0.06       8.0       0.0                          
    0:05:27  350723.7      0.06       8.0       0.0                          
    0:05:28  350722.9      0.06       8.0       0.0                          
    0:05:28  350721.3      0.06       8.0       0.0                          
    0:05:28  350718.9      0.06       8.0       0.0                          
    0:05:29  350716.5      0.06       8.0       0.0                          
    0:05:29  350714.9      0.06       8.0       0.0                          
    0:05:29  350714.1      0.06       8.0       0.0                          
    0:05:30  350712.7      0.06       8.0       0.0                          
    0:05:30  350712.2      0.06       8.0       0.0                          
    0:05:30  350710.4      0.06       8.0       0.0                          
    0:05:34  350708.8      0.06       8.0       0.0                          
    0:05:37  350704.8      0.06       8.0       0.0                          
    0:05:37  350702.9      0.06       8.0       0.0                          
    0:05:37  350701.6      0.06       8.0       0.0                          
    0:05:39  350694.9      0.06       8.0       0.0                          
    0:05:39  350654.8      0.07       8.2       0.0                          
    0:05:39  350653.7      0.07       8.2       0.0                          
    0:05:40  350653.7      0.07       8.2       0.0                          
    0:05:40  350653.7      0.07       8.2       0.0                          
    0:05:40  350653.7      0.07       8.2       0.0                          
    0:05:40  350653.7      0.07       8.2       0.0                          
    0:05:40  350653.7      0.07       8.2       0.0                          
    0:05:40  350656.4      0.07       8.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:40  350659.8      0.06       8.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:41  350663.5      0.06       8.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:05:41  350665.4      0.06       8.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:41  350670.2      0.06       8.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:41  350675.5      0.06       8.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:41  350677.6      0.06       8.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:05:41  350681.1      0.06       8.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:41  350683.5      0.06       8.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:41  350688.5      0.06       8.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:41  350692.0      0.06       7.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:41  350694.1      0.06       7.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:41  350693.1      0.06       7.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:05:42  350693.3      0.06       7.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:42  350694.9      0.06       7.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:42  350696.0      0.06       7.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:42  350701.6      0.06       7.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:05:42  350701.3      0.06       7.9       0.0                          
    0:05:44  350699.7      0.06       7.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1578 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 40713 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 01:57:43 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             161863.660894
Buf/Inv area:                     8543.919965
Noncombinational area:          188836.053420
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                350699.714313
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 01:57:58 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 141.0026 mW   (89%)
  Net Switching Power  =  17.4048 mW   (11%)
                         ---------
Total Dynamic Power    = 158.4074 mW  (100%)

Cell Leakage Power     =   7.2637 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.3387e+05        1.7221e+03        3.2077e+06        1.3880e+05  (  83.78%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  7.1308e+03        1.5683e+04        4.0560e+06        2.6868e+04  (  16.22%)
--------------------------------------------------------------------------------------------------
Total          1.4100e+05 uW     1.7405e+04 uW     7.2637e+06 nW     1.6567e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 01:57:58 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[7].path/path/genblk1.add_in_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri[13]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out[13] (memory_b16_SIZE32_LOGSIZE5_50)
                                                          0.00       0.22 f
  path/genblk1[7].path/Mat_a_Mem/data_out[13] (seqMemory_b16_SIZE32_50)
                                                          0.00       0.22 f
  path/genblk1[7].path/path/in0[13] (mac_b16_g1_25)       0.00       0.22 f
  path/genblk1[7].path/path/mult_21/a[13] (mac_b16_g1_25_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[7].path/path/mult_21/U942/ZN (XNOR2_X1)
                                                          0.07       0.29 r
  path/genblk1[7].path/path/mult_21/U835/ZN (AND2_X2)     0.06       0.35 r
  path/genblk1[7].path/path/mult_21/U1000/ZN (INV_X1)     0.03       0.38 f
  path/genblk1[7].path/path/mult_21/U1293/ZN (OAI22_X1)
                                                          0.05       0.43 r
  path/genblk1[7].path/path/mult_21/U289/S (FA_X1)        0.12       0.55 f
  path/genblk1[7].path/path/mult_21/U287/S (FA_X1)        0.14       0.69 r
  path/genblk1[7].path/path/mult_21/U286/S (FA_X1)        0.11       0.80 f
  path/genblk1[7].path/path/mult_21/U889/ZN (OR2_X1)      0.06       0.86 f
  path/genblk1[7].path/path/mult_21/U1368/ZN (NAND2_X1)
                                                          0.03       0.90 r
  path/genblk1[7].path/path/mult_21/U1405/ZN (OAI21_X1)
                                                          0.03       0.93 f
  path/genblk1[7].path/path/mult_21/U1404/ZN (AOI21_X1)
                                                          0.06       0.98 r
  path/genblk1[7].path/path/mult_21/U1447/ZN (OAI21_X1)
                                                          0.03       1.02 f
  path/genblk1[7].path/path/mult_21/U1329/ZN (AOI21_X1)
                                                          0.06       1.07 r
  path/genblk1[7].path/path/mult_21/U1490/ZN (OAI21_X1)
                                                          0.03       1.11 f
  path/genblk1[7].path/path/mult_21/U1489/ZN (AOI21_X1)
                                                          0.04       1.15 r
  path/genblk1[7].path/path/mult_21/U1144/ZN (INV_X1)     0.03       1.18 f
  path/genblk1[7].path/path/mult_21/U997/ZN (NAND2_X1)
                                                          0.04       1.21 r
  path/genblk1[7].path/path/mult_21/U980/ZN (NAND3_X1)
                                                          0.04       1.25 f
  path/genblk1[7].path/path/mult_21/U1006/ZN (NAND2_X1)
                                                          0.04       1.29 r
  path/genblk1[7].path/path/mult_21/U1008/ZN (NAND3_X1)
                                                          0.04       1.33 f
  path/genblk1[7].path/path/mult_21/U1013/ZN (NAND2_X1)
                                                          0.03       1.35 r
  path/genblk1[7].path/path/mult_21/U1014/ZN (NAND3_X1)
                                                          0.04       1.39 f
  path/genblk1[7].path/path/mult_21/U52/S (FA_X1)         0.13       1.52 r
  path/genblk1[7].path/path/mult_21/product[30] (mac_b16_g1_25_DW_mult_tc_1)
                                                          0.00       1.52 r
  path/genblk1[7].path/path/genblk1.add_in_reg[30]/D (DFF_X2)
                                                          0.01       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  path/genblk1[7].path/path/genblk1.add_in_reg[30]/CK (DFF_X2)
                                                          0.00       1.50 r
  library setup time                                     -0.03       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
