// Seed: 3887342681
module module_0 (
    output tri1  id_0,
    input  wor   id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    output uwire id_5
);
  tri1 id_7 = 1;
  wire id_8;
  tri1 id_9;
  wire id_10 = id_8;
  assign id_9 = id_1;
  supply1 id_11 = 1'h0;
  wire id_12;
  assign id_11 = (1);
  assign id_11 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wor id_6,
    input uwire id_7,
    input wor id_8,
    output tri1 id_9,
    input wor id_10,
    input supply1 id_11,
    input wor id_12,
    output tri1 id_13
);
  wire id_15, id_16;
  wire id_17;
  assign id_13 = 1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_1,
      id_13
  );
endmodule
