#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Nov 10 12:32:10 2021
# Process ID: 24452
# Current directory: C:/College/2021 Fall/Embedded Systems 2/lab4/vivado_zynq_interrupts
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2792 C:\College\2021 Fall\Embedded Systems 2\lab4\vivado_zynq_interrupts\zynq_interrupts.xpr
# Log file: C:/College/2021 Fall/Embedded Systems 2/lab4/vivado_zynq_interrupts/vivado.log
# Journal file: C:/College/2021 Fall/Embedded Systems 2/lab4/vivado_zynq_interrupts\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/College/2021 Fall/Embedded Systems 2/lab4/vivado_zynq_interrupts/zynq_interrupts.xpr}
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/College/2021 Fall/Embedded Systems 2/.Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.820 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/College/2021 Fall/Embedded Systems 2/lab4/vivado_zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/zynq_interrupt_system.bd}
Reading block design file <C:/College/2021 Fall/Embedded Systems 2/lab4/vivado_zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/zynq_interrupt_system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <zynq_interrupt_system> from block design file <C:/College/2021 Fall/Embedded Systems 2/lab4/vivado_zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/zynq_interrupt_system.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.820 ; gain = 0.000
