
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.36+42 (git sha1 a4ad7cb81, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read -define SYNTH' --

-- Parsing `calculator/top.sv' using frontend ` -sv' --

1. Executing Verilog-2005 frontend: calculator/top.sv
Parsing SystemVerilog input from `calculator/top.sv' to AST representation.
Storing AST representation for module `$abstract\s7_decode'.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json build/top.json' --

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.
calculator/top.sv:602: Warning: Identifier `\top.cyc_cnt' is implicitly declared.

2.3.1. Analyzing design hierarchy..
Top module:  \top

2.3.2. Analyzing design hierarchy..
Top module:  \top
Removing unused module `$abstract\top'.
Removing unused module `$abstract\s7_decode'.
Removed 2 unused modules.

2.4. Executing PROC pass (convert processes to netlists).

2.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173 in module SB_DFFSR.
Removed a total of 0 dead cases.

2.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 43 assignments to connections.

2.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$244'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$219'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$206'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$202'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$178'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$175'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$172'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$170'.
  Set init value: \Q = 1'0

2.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
Found async reset \R in `\SB_DFFNER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
Found async reset \S in `\SB_DFFNS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
Found async reset \R in `\SB_DFFNR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
Found async reset \S in `\SB_DFFES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
Found async reset \R in `\SB_DFFER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
Found async reset \S in `\SB_DFFS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
Found async reset \R in `\SB_DFFR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.

2.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~18 debug messages>

2.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$244'.
Creating decoders for process `\SB_DFFNES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$240'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$233'.
Creating decoders for process `\SB_DFFNER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$229'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$222'.
Creating decoders for process `\SB_DFFNS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$219'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$216'.
Creating decoders for process `\SB_DFFNR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$213'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$210'.
Creating decoders for process `\SB_DFFNE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$208'.
Creating decoders for process `\SB_DFFN.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$207'.
Creating decoders for process `\SB_DFFES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$206'.
Creating decoders for process `\SB_DFFES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$202'.
Creating decoders for process `\SB_DFFESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$195'.
Creating decoders for process `\SB_DFFER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$191'.
Creating decoders for process `\SB_DFFESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$184'.
Creating decoders for process `\SB_DFFS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$181'.
Creating decoders for process `\SB_DFFSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$178'.
Creating decoders for process `\SB_DFFR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$175'.
Creating decoders for process `\SB_DFFSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$172'.
Creating decoders for process `\SB_DFFE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$170'.
Creating decoders for process `\SB_DFF.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$169'.
Creating decoders for process `\top.$proc$calculator/top.sv:598$494'.
Creating decoders for process `\top.$proc$calculator/top.sv:304$401'.
Creating decoders for process `\top.$proc$calculator/top.sv:290$400'.
Creating decoders for process `\top.$proc$calculator/top.sv:289$399'.
Creating decoders for process `\top.$proc$calculator/top.sv:286$398'.
Creating decoders for process `\top.$proc$calculator/top.sv:285$397'.
Creating decoders for process `\top.$proc$calculator/top.sv:282$396'.
Creating decoders for process `\top.$proc$calculator/top.sv:281$395'.
Creating decoders for process `\top.$proc$calculator/top.sv:278$394'.
Creating decoders for process `\top.$proc$calculator/top.sv:275$393'.
Creating decoders for process `\top.$proc$calculator/top.sv:272$392'.
Creating decoders for process `\top.$proc$calculator/top.sv:269$391'.
Creating decoders for process `\top.$proc$calculator/top.sv:266$390'.
Creating decoders for process `\top.$proc$calculator/top.sv:263$389'.
Creating decoders for process `\top.$proc$calculator/top.sv:260$388'.
Creating decoders for process `\top.$proc$calculator/top.sv:259$387'.
Creating decoders for process `\top.$proc$calculator/top.sv:256$386'.
Creating decoders for process `\top.$proc$calculator/top.sv:255$385'.
Creating decoders for process `\top.$proc$calculator/top.sv:252$384'.
Creating decoders for process `\top.$proc$calculator/top.sv:249$383'.
Creating decoders for process `\top.$proc$calculator/top.sv:246$382'.

2.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
  created $adff cell `$procdff$566' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
  created $dff cell `$procdff$567' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
  created $adff cell `$procdff$568' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
  created $dff cell `$procdff$569' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
  created $adff cell `$procdff$570' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
  created $dff cell `$procdff$571' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
  created $adff cell `$procdff$572' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
  created $dff cell `$procdff$573' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
  created $dff cell `$procdff$574' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$207'.
  created $dff cell `$procdff$575' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
  created $adff cell `$procdff$576' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
  created $dff cell `$procdff$577' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
  created $adff cell `$procdff$578' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
  created $dff cell `$procdff$579' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
  created $adff cell `$procdff$580' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
  created $dff cell `$procdff$581' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.
  created $adff cell `$procdff$582' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
  created $dff cell `$procdff$583' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
  created $dff cell `$procdff$584' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$169'.
  created $dff cell `$procdff$585' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_TB_Default_rand_a0' using process `\top.$proc$calculator/top.sv:598$494'.
  created $dff cell `$procdff$586' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_TB_Default_op_a1' using process `\top.$proc$calculator/top.sv:304$401'.
  created $dff cell `$procdff$587' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_valid_a2' using process `\top.$proc$calculator/top.sv:290$400'.
  created $dff cell `$procdff$588' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_valid_a1' using process `\top.$proc$calculator/top.sv:289$399'.
  created $dff cell `$procdff$589' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_val2_a2' using process `\top.$proc$calculator/top.sv:286$398'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_val2_a1' using process `\top.$proc$calculator/top.sv:285$397'.
  created $dff cell `$procdff$591' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_val1_a2' using process `\top.$proc$calculator/top.sv:282$396'.
  created $dff cell `$procdff$592' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_val1_a1' using process `\top.$proc$calculator/top.sv:281$395'.
  created $dff cell `$procdff$593' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_sum_a1' using process `\top.$proc$calculator/top.sv:278$394'.
  created $dff cell `$procdff$594' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_reset_a1' using process `\top.$proc$calculator/top.sv:275$393'.
  created $dff cell `$procdff$595' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_quot_a1' using process `\top.$proc$calculator/top.sv:272$392'.
  created $dff cell `$procdff$596' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_prod_a1' using process `\top.$proc$calculator/top.sv:269$391'.
  created $dff cell `$procdff$597' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_out_a2' using process `\top.$proc$calculator/top.sv:266$390'.
  created $dff cell `$procdff$598' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_op_code_a1' using process `\top.$proc$calculator/top.sv:263$389'.
  created $dff cell `$procdff$599' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_op_a2' using process `\top.$proc$calculator/top.sv:260$388'.
  created $dff cell `$procdff$600' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_op_a1' using process `\top.$proc$calculator/top.sv:259$387'.
  created $dff cell `$procdff$601' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_mem_a3' using process `\top.$proc$calculator/top.sv:256$386'.
  created $dff cell `$procdff$602' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_mem_a2' using process `\top.$proc$calculator/top.sv:255$385'.
  created $dff cell `$procdff$603' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_equals_in_a1' using process `\top.$proc$calculator/top.sv:252$384'.
  created $dff cell `$procdff$604' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_diff_a1' using process `\top.$proc$calculator/top.sv:249$383'.
  created $dff cell `$procdff$605' with positive edge clock.
Creating register for signal `\top.\FpgaPins_Fpga_CALC_cnt_a1' using process `\top.$proc$calculator/top.sv:246$382'.
  created $dff cell `$procdff$606' with positive edge clock.

2.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$244'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$240'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$233'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$229'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$222'.
Removing empty process `SB_DFFNS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
Removing empty process `SB_DFFNSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$216'.
Removing empty process `SB_DFFNR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
Removing empty process `SB_DFFNSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$210'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFNE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFN.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$208'.
Removing empty process `SB_DFFN.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$207'.
Removing empty process `SB_DFFES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$206'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFES.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$202'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFESS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$195'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFER.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFESR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$184'.
Removing empty process `SB_DFFS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
Removing empty process `SB_DFFSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$181'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFSS.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$178'.
Removing empty process `SB_DFFR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.
Removing empty process `SB_DFFSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$175'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFSR.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$172'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFFE.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFF.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$170'.
Removing empty process `SB_DFF.$proc$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$169'.
Removing empty process `top.$proc$calculator/top.sv:598$494'.
Removing empty process `top.$proc$calculator/top.sv:304$401'.
Removing empty process `top.$proc$calculator/top.sv:290$400'.
Removing empty process `top.$proc$calculator/top.sv:289$399'.
Removing empty process `top.$proc$calculator/top.sv:286$398'.
Removing empty process `top.$proc$calculator/top.sv:285$397'.
Removing empty process `top.$proc$calculator/top.sv:282$396'.
Removing empty process `top.$proc$calculator/top.sv:281$395'.
Removing empty process `top.$proc$calculator/top.sv:278$394'.
Removing empty process `top.$proc$calculator/top.sv:275$393'.
Removing empty process `top.$proc$calculator/top.sv:272$392'.
Removing empty process `top.$proc$calculator/top.sv:269$391'.
Removing empty process `top.$proc$calculator/top.sv:266$390'.
Removing empty process `top.$proc$calculator/top.sv:263$389'.
Removing empty process `top.$proc$calculator/top.sv:260$388'.
Removing empty process `top.$proc$calculator/top.sv:259$387'.
Removing empty process `top.$proc$calculator/top.sv:256$386'.
Removing empty process `top.$proc$calculator/top.sv:255$385'.
Removing empty process `top.$proc$calculator/top.sv:252$384'.
Removing empty process `top.$proc$calculator/top.sv:249$383'.
Removing empty process `top.$proc$calculator/top.sv:246$382'.
Cleaned up 18 empty switches.

2.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~41 debug messages>

2.5. Executing FLATTEN pass (flatten design).

2.6. Executing TRIBUF pass.

2.7. Executing DEMINOUT pass (demote inout ports to input or output).

2.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 22 unused cells and 107 unused wires.
<suppressed ~51 debug messages>

2.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

2.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.6. Executing OPT_DFF pass (perform DFF optimizations).

2.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 30 unused wires.
<suppressed ~27 debug messages>

2.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.9. Rerunning OPT passes. (Maybe there is more to do..)

2.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.13. Executing OPT_DFF pass (perform DFF optimizations).

2.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.16. Finished OPT passes. (There is nothing left to do.)

2.12. Executing FSM pass (extract and optimize FSM).

2.12.1. Executing FSM_DETECT pass (finding FSMs in design).

2.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.13. Executing OPT pass (performing simple optimizations).

2.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$603 ($dff) from module top (D = $ternary$calculator/top.sv:530$444_Y, Q = \FpgaPins_Fpga_CALC_mem_a2, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$607 ($sdff) from module top (D = \FpgaPins_Fpga_CALC_out_a2, Q = \FpgaPins_Fpga_CALC_mem_a2).
Adding SRST signal on $procdff$598 ($dff) from module top (D = $ternary$calculator/top.sv:513$440_Y, Q = \FpgaPins_Fpga_CALC_out_a2, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$609 ($sdff) from module top (D = $ternary$calculator/top.sv:515$439_Y, Q = \FpgaPins_Fpga_CALC_out_a2).
Adding SRST signal on $procdff$589 ($dff) from module top (D = $and$calculator/top.sv:496$411_Y [0], Q = \FpgaPins_Fpga_CALC_valid_a1, rval = 1'0).

2.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 5 unused cells and 9 unused wires.
<suppressed ~12 debug messages>

2.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.13.9. Rerunning OPT passes. (Maybe there is more to do..)

2.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

2.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.13.13. Executing OPT_DFF pass (perform DFF optimizations).

2.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.13.16. Finished OPT passes. (There is nothing left to do.)

2.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 8) from port B of cell top.$div$calculator/top.sv:506$418 ($div).
Removed top 24 bits (of 32) from mux cell top.$ternary$calculator/top.sv:493$405 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$add$calculator/top.sv:496$408 ($add).
Removed top 30 bits (of 32) from port Y of cell top.$add$calculator/top.sv:496$408 ($add).
Removed top 31 bits (of 32) from port B of cell top.$and$calculator/top.sv:496$410 ($and).
Removed top 31 bits (of 32) from port Y of cell top.$and$calculator/top.sv:496$410 ($and).
Removed top 30 bits (of 32) from port A of cell top.$and$calculator/top.sv:496$411 ($and).
Removed top 31 bits (of 32) from port B of cell top.$and$calculator/top.sv:496$411 ($and).
Removed top 31 bits (of 32) from port Y of cell top.$and$calculator/top.sv:496$411 ($and).
Removed top 1 bits (of 2) from port A of cell top.$and$calculator/top.sv:496$411 ($and).
Removed top 4 bits (of 8) from port B of cell top.$add$calculator/top.sv:503$415 ($add).
Removed top 4 bits (of 8) from port B of cell top.$sub$calculator/top.sv:504$416 ($sub).
Removed top 4 bits (of 8) from port B of cell top.$mul$calculator/top.sv:505$417 ($mul).
Removed top 2 bits (of 3) from port B of cell top.$eq$calculator/top.sv:517$423 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$eq$calculator/top.sv:519$426 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$eq$calculator/top.sv:521$429 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$eq$calculator/top.sv:539$447 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$eq$calculator/top.sv:541$448 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$eq$calculator/top.sv:543$449 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$eq$calculator/top.sv:545$450 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$eq$calculator/top.sv:547$451 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$eq$calculator/top.sv:549$452 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$eq$calculator/top.sv:551$453 ($eq).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:565$464 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:563$466 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:561$468 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:559$470 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:557$472 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:555$474 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:553$476 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:551$478 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:549$480 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:547$482 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:545$484 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:543$486 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:541$488 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:539$490 ($mux).
Removed top 1 bits (of 8) from mux cell top.$ternary$calculator/top.sv:537$492 ($mux).
Removed top 1 bits (of 2) from port Y of cell top.$add$calculator/top.sv:496$408 ($add).
Removed top 31 bits (of 32) from wire top.$add$calculator/top.sv:496$408_Y.
Removed top 31 bits (of 32) from wire top.$and$calculator/top.sv:496$410_Y.
Removed top 31 bits (of 32) from wire top.$and$calculator/top.sv:496$411_Y.
Removed top 1 bits (of 8) from wire top.$ternary$calculator/top.sv:539$490_Y.
Removed top 3 bits (of 8) from wire top.$ternary$calculator/top.sv:541$488_Y.
Removed top 1 bits (of 8) from wire top.$ternary$calculator/top.sv:543$486_Y.
Removed top 3 bits (of 8) from wire top.$ternary$calculator/top.sv:545$484_Y.
Removed top 1 bits (of 8) from wire top.$ternary$calculator/top.sv:547$482_Y.
Removed top 3 bits (of 8) from wire top.$ternary$calculator/top.sv:549$480_Y.
Removed top 1 bits (of 8) from wire top.$ternary$calculator/top.sv:551$478_Y.
Removed top 3 bits (of 8) from wire top.$ternary$calculator/top.sv:553$476_Y.
Removed top 1 bits (of 8) from wire top.$ternary$calculator/top.sv:555$474_Y.
Removed top 3 bits (of 8) from wire top.$ternary$calculator/top.sv:557$472_Y.
Removed top 1 bits (of 8) from wire top.$ternary$calculator/top.sv:559$470_Y.
Removed top 3 bits (of 8) from wire top.$ternary$calculator/top.sv:561$468_Y.
Removed top 1 bits (of 8) from wire top.$ternary$calculator/top.sv:563$466_Y.
Removed top 3 bits (of 8) from wire top.$ternary$calculator/top.sv:565$464_Y.

2.15. Executing PEEPOPT pass (run peephole optimizers).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

2.17. Executing SHARE pass (SAT-based resource sharing).

2.18. Executing TECHMAP pass (map to technology primitives).

2.18.1. Executing Verilog-2005 frontend: /home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

2.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.21. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$calculator/top.sv:496$408 ($add).
  creating $macc model for $add$calculator/top.sv:503$415 ($add).
  creating $macc model for $mul$calculator/top.sv:505$417 ($mul).
  creating $macc model for $sub$calculator/top.sv:504$416 ($sub).
  creating $alu model for $macc $sub$calculator/top.sv:504$416.
  creating $alu model for $macc $add$calculator/top.sv:503$415.
  creating $alu model for $macc $add$calculator/top.sv:496$408.
  creating $macc cell for $mul$calculator/top.sv:505$417: $auto$alumacc.cc:365:replace_macc$636
  creating $alu cell for $add$calculator/top.sv:496$408: $auto$alumacc.cc:485:replace_alu$637
  creating $alu cell for $add$calculator/top.sv:503$415: $auto$alumacc.cc:485:replace_alu$640
  creating $alu cell for $sub$calculator/top.sv:504$416: $auto$alumacc.cc:485:replace_alu$643
  created 3 $alu and 1 $macc cells.

2.22. Executing OPT pass (performing simple optimizations).

2.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

2.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.22.6. Executing OPT_DFF pass (perform DFF optimizations).

2.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.22.9. Finished OPT passes. (There is nothing left to do.)

2.23. Executing MEMORY pass.

2.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).

2.26. Executing TECHMAP pass (map to technology primitives).

2.26.1. Executing Verilog-2005 frontend: /home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

2.26.2. Executing Verilog-2005 frontend: /home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

2.26.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.27. Executing ICE40_BRAMINIT pass.

2.28. Executing OPT pass (performing simple optimizations).

2.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.28.3. Executing OPT_DFF pass (perform DFF optimizations).

2.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.28.5. Finished fast OPT passes.

2.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.30. Executing OPT pass (performing simple optimizations).

2.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

2.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $ternary$calculator/top.sv:567$462:
      Old ports: A=7'0000000, B=7'1110001, Y=$ternary$calculator/top.sv:567$462_Y
      New ports: A=1'0, B=1'1, Y=$ternary$calculator/top.sv:567$462_Y [0]
      New connections: $ternary$calculator/top.sv:567$462_Y [6:1] = { $ternary$calculator/top.sv:567$462_Y [0] $ternary$calculator/top.sv:567$462_Y [0] $ternary$calculator/top.sv:567$462_Y [0] 3'000 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $ternary$calculator/top.sv:565$464:
      Old ports: A=$ternary$calculator/top.sv:567$462_Y, B=7'1111001, Y=$auto$wreduce.cc:461:run$634 [6:0]
      New ports: A={ 1'0 $ternary$calculator/top.sv:567$462_Y [0] }, B=2'11, Y={ $auto$wreduce.cc:461:run$634 [3] $auto$wreduce.cc:461:run$634 [0] }
      New connections: { $auto$wreduce.cc:461:run$634 [6:4] $auto$wreduce.cc:461:run$634 [2:1] } = { $auto$wreduce.cc:461:run$634 [0] $auto$wreduce.cc:461:run$634 [0] $auto$wreduce.cc:461:run$634 [0] 2'00 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $ternary$calculator/top.sv:563$466:
      Old ports: A=$auto$wreduce.cc:461:run$634 [6:0], B=7'1011110, Y=$auto$wreduce.cc:461:run$633 [6:0]
      New ports: A={ $auto$wreduce.cc:461:run$634 [0] $auto$wreduce.cc:461:run$634 [3] 1'0 $auto$wreduce.cc:461:run$634 [0] }, B=4'1110, Y={ $auto$wreduce.cc:461:run$633 [4:3] $auto$wreduce.cc:461:run$633 [1:0] }
      New connections: { $auto$wreduce.cc:461:run$633 [6:5] $auto$wreduce.cc:461:run$633 [2] } = { $auto$wreduce.cc:461:run$633 [4] $auto$wreduce.cc:461:run$633 [0] $auto$wreduce.cc:461:run$633 [1] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $ternary$calculator/top.sv:561$468:
      Old ports: A=$auto$wreduce.cc:461:run$633 [6:0], B=7'0111001, Y=$auto$wreduce.cc:461:run$632 [6:0]
      New ports: A={ $auto$wreduce.cc:461:run$633 [4] $auto$wreduce.cc:461:run$633 [4:3] $auto$wreduce.cc:461:run$633 [1:0] }, B=5'01101, Y={ $auto$wreduce.cc:461:run$632 [6] $auto$wreduce.cc:461:run$632 [4:3] $auto$wreduce.cc:461:run$632 [1:0] }
      New connections: { $auto$wreduce.cc:461:run$632 [5] $auto$wreduce.cc:461:run$632 [2] } = { $auto$wreduce.cc:461:run$632 [0] $auto$wreduce.cc:461:run$632 [1] }
  Optimizing cells in module \top.
Performed a total of 4 changes.

2.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.6. Executing OPT_DFF pass (perform DFF optimizations).

2.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.9. Rerunning OPT passes. (Maybe there is more to do..)

2.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

2.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.30.13. Executing OPT_DFF pass (perform DFF optimizations).

2.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.30.16. Finished OPT passes. (There is nothing left to do.)

2.31. Executing ICE40_WRAPCARRY pass (wrap carries).

2.32. Executing TECHMAP pass (map to technology primitives).

2.32.1. Executing Verilog-2005 frontend: /home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.32.2. Executing Verilog-2005 frontend: /home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$b9513f2555ba02118b069422fea717af39120cf7\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$50421b562f8eb1318d93ca56f0d931d9bef85d75\_80_ice40_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$50421b562f8eb1318d93ca56f0d931d9bef85d75\_90_div for cells of type $div.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper maccmap for cells of type $macc.
  add \FpgaPins_Fpga_CALC_val1_a0 * \ui_in [3:0] (8x4 bits, unsigned)
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$50421b562f8eb1318d93ca56f0d931d9bef85d75\$__div_mod_trunc for cells of type $__div_mod_trunc.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000001000 for cells of type $__div_mod_u.
Using extmapper simplemap for cells of type $or.
Using template $paramod$fd7bfb1a4f3a7c2ac1a35670d0fa64ccc7b91841\_80_ice40_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$78464f9f65d57061f7490f3fe5dd257e4a61e2b7\_80_ice40_alu for cells of type $alu.
Using template $paramod$78648aff6d035ceca1e51be5292d8e9748cdc2be\_80_ice40_alu for cells of type $alu.
Using template $paramod$5ece6c5f43fb71f6d288804e401c83703363913e\_80_ice40_alu for cells of type $alu.
Using template $paramod$faa58573f9d1592ccf4bfc12206a71a8d2733e33\_80_ice40_alu for cells of type $alu.
Using template $paramod$7fb440a4f56077cf55596eac05c516869c752d23\_80_ice40_alu for cells of type $alu.
Using template $paramod$33acca59acb78d0be1d2963f30b104550f2b2c75\_80_ice40_alu for cells of type $alu.
Using template $paramod$f7417944f96f261f97a49c7e5ba603b32499b5a9\_80_ice40_alu for cells of type $alu.
No more expansions possible.
<suppressed ~1061 debug messages>

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~872 debug messages>

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~645 debug messages>
Removed a total of 215 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 105 unused cells and 747 unused wires.
<suppressed ~106 debug messages>

2.33.5. Finished fast OPT passes.

2.34. Executing ICE40_OPT pass (performing simple optimizations).

2.34.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$1140.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.$neg$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:363$1299.$auto$alumacc.cc:485:replace_alu$1416.slice[0].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.$neg$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:363$1299.$auto$alumacc.cc:485:replace_alu$1416.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.$neg$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:364$1302.$auto$alumacc.cc:485:replace_alu$1416.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$643.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.$neg$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:364$1302.$auto$alumacc.cc:485:replace_alu$1416.slice[4].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.$neg$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:364$1302.$auto$alumacc.cc:485:replace_alu$1416.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.$neg$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:364$1302.$auto$alumacc.cc:485:replace_alu$1416.slice[5].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.$neg$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:364$1302.$auto$alumacc.cc:485:replace_alu$1416.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.$neg$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:364$1302.$auto$alumacc.cc:485:replace_alu$1416.slice[6].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.$neg$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:364$1302.$auto$alumacc.cc:485:replace_alu$1416.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.$neg$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:364$1302.$auto$alumacc.cc:485:replace_alu$1416.slice[7].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.$neg$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:364$1302.$auto$alumacc.cc:485:replace_alu$1416.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.slice[11].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.slice[12].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.slice[13].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.slice[14].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.slice[10].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.slice[11].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.slice[12].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.slice[13].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1441.$auto$alumacc.cc:485:replace_alu$1815.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1441.$auto$alumacc.cc:485:replace_alu$1815.slice[10].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1441.$auto$alumacc.cc:485:replace_alu$1815.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1441.$auto$alumacc.cc:485:replace_alu$1815.slice[11].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1441.$auto$alumacc.cc:485:replace_alu$1815.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1441.$auto$alumacc.cc:485:replace_alu$1815.slice[12].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1441.$auto$alumacc.cc:485:replace_alu$1815.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1441.$auto$alumacc.cc:485:replace_alu$1815.slice[9].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1441.$auto$alumacc.cc:485:replace_alu$1815.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1445.$auto$alumacc.cc:485:replace_alu$1785.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1445.$auto$alumacc.cc:485:replace_alu$1785.slice[10].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1445.$auto$alumacc.cc:485:replace_alu$1785.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1445.$auto$alumacc.cc:485:replace_alu$1785.slice[11].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1445.$auto$alumacc.cc:485:replace_alu$1785.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1445.$auto$alumacc.cc:485:replace_alu$1785.slice[8].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1445.$auto$alumacc.cc:485:replace_alu$1785.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1445.$auto$alumacc.cc:485:replace_alu$1785.slice[9].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1445.$auto$alumacc.cc:485:replace_alu$1785.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1449.$auto$alumacc.cc:485:replace_alu$1756.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1449.$auto$alumacc.cc:485:replace_alu$1756.slice[10].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1449.$auto$alumacc.cc:485:replace_alu$1756.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1449.$auto$alumacc.cc:485:replace_alu$1756.slice[8].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1449.$auto$alumacc.cc:485:replace_alu$1756.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1449.$auto$alumacc.cc:485:replace_alu$1756.slice[9].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1449.$auto$alumacc.cc:485:replace_alu$1756.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1453.$auto$alumacc.cc:485:replace_alu$1728.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1453.$auto$alumacc.cc:485:replace_alu$1728.slice[8].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1453.$auto$alumacc.cc:485:replace_alu$1728.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1453.$auto$alumacc.cc:485:replace_alu$1728.slice[9].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1453.$auto$alumacc.cc:485:replace_alu$1728.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1457.$auto$alumacc.cc:485:replace_alu$1701.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1457.$auto$alumacc.cc:485:replace_alu$1701.slice[8].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1457.$auto$alumacc.cc:485:replace_alu$1701.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.slice[11].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.slice[12].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.slice[13].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.slice[14].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.slice[10].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.slice[11].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.slice[12].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.slice[13].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1442.$auto$alumacc.cc:485:replace_alu$1811.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1442.$auto$alumacc.cc:485:replace_alu$1811.slice[10].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1442.$auto$alumacc.cc:485:replace_alu$1811.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1442.$auto$alumacc.cc:485:replace_alu$1811.slice[11].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1442.$auto$alumacc.cc:485:replace_alu$1811.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1442.$auto$alumacc.cc:485:replace_alu$1811.slice[12].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1442.$auto$alumacc.cc:485:replace_alu$1811.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1442.$auto$alumacc.cc:485:replace_alu$1811.slice[9].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1442.$auto$alumacc.cc:485:replace_alu$1811.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1446.$auto$alumacc.cc:485:replace_alu$1781.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1446.$auto$alumacc.cc:485:replace_alu$1781.slice[10].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1446.$auto$alumacc.cc:485:replace_alu$1781.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1446.$auto$alumacc.cc:485:replace_alu$1781.slice[11].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1446.$auto$alumacc.cc:485:replace_alu$1781.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1446.$auto$alumacc.cc:485:replace_alu$1781.slice[8].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1446.$auto$alumacc.cc:485:replace_alu$1781.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1446.$auto$alumacc.cc:485:replace_alu$1781.slice[9].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1446.$auto$alumacc.cc:485:replace_alu$1781.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1450.$auto$alumacc.cc:485:replace_alu$1752.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1450.$auto$alumacc.cc:485:replace_alu$1752.slice[10].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1450.$auto$alumacc.cc:485:replace_alu$1752.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1450.$auto$alumacc.cc:485:replace_alu$1752.slice[8].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1450.$auto$alumacc.cc:485:replace_alu$1752.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1450.$auto$alumacc.cc:485:replace_alu$1752.slice[9].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1450.$auto$alumacc.cc:485:replace_alu$1752.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1454.$auto$alumacc.cc:485:replace_alu$1724.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1454.$auto$alumacc.cc:485:replace_alu$1724.slice[8].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1454.$auto$alumacc.cc:485:replace_alu$1724.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1454.$auto$alumacc.cc:485:replace_alu$1724.slice[9].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1454.$auto$alumacc.cc:485:replace_alu$1724.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1458.$auto$alumacc.cc:485:replace_alu$1697.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1458.$auto$alumacc.cc:485:replace_alu$1697.slice[8].carry: CO=$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1458.$auto$alumacc.cc:485:replace_alu$1697.C [8]

2.34.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.34.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~120 debug messages>
Removed a total of 40 cells.

2.34.4. Executing OPT_DFF pass (perform DFF optimizations).

2.34.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 17 unused cells and 15 unused wires.
<suppressed ~18 debug messages>

2.34.6. Rerunning OPT passes. (Removed registers in this run.)

2.34.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$1140.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1441.$auto$alumacc.cc:485:replace_alu$1815.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1445.$auto$alumacc.cc:485:replace_alu$1785.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1449.$auto$alumacc.cc:485:replace_alu$1756.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1453.$auto$alumacc.cc:485:replace_alu$1728.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1442.$auto$alumacc.cc:485:replace_alu$1811.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1446.$auto$alumacc.cc:485:replace_alu$1781.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1450.$auto$alumacc.cc:485:replace_alu$1752.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1454.$auto$alumacc.cc:485:replace_alu$1724.slice[1].carry: CO=1'1

2.34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.34.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

2.34.10. Executing OPT_DFF pass (perform DFF optimizations).

2.34.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.34.12. Rerunning OPT passes. (Removed registers in this run.)

2.34.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$1140.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1441.$auto$alumacc.cc:485:replace_alu$1815.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1445.$auto$alumacc.cc:485:replace_alu$1785.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1449.$auto$alumacc.cc:485:replace_alu$1756.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1442.$auto$alumacc.cc:485:replace_alu$1811.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1446.$auto$alumacc.cc:485:replace_alu$1781.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1450.$auto$alumacc.cc:485:replace_alu$1752.slice[2].carry: CO=1'1

2.34.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.34.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

2.34.16. Executing OPT_DFF pass (perform DFF optimizations).

2.34.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.34.18. Rerunning OPT passes. (Removed registers in this run.)

2.34.19. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1441.$auto$alumacc.cc:485:replace_alu$1815.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1445.$auto$alumacc.cc:485:replace_alu$1785.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1442.$auto$alumacc.cc:485:replace_alu$1811.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1446.$auto$alumacc.cc:485:replace_alu$1781.slice[3].carry: CO=1'1

2.34.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.34.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

2.34.22. Executing OPT_DFF pass (perform DFF optimizations).

2.34.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.34.24. Rerunning OPT passes. (Removed registers in this run.)

2.34.25. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1441.$auto$alumacc.cc:485:replace_alu$1815.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1442.$auto$alumacc.cc:485:replace_alu$1811.slice[4].carry: CO=1'1

2.34.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.34.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

2.34.28. Executing OPT_DFF pass (perform DFF optimizations).

2.34.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.34.30. Rerunning OPT passes. (Removed registers in this run.)

2.34.31. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1437.$auto$alumacc.cc:485:replace_alu$1846.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.slice[5].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1438.$auto$alumacc.cc:485:replace_alu$1842.slice[5].carry: CO=1'1

2.34.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.34.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.34.34. Executing OPT_DFF pass (perform DFF optimizations).

2.34.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.34.36. Rerunning OPT passes. (Removed registers in this run.)

2.34.37. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$ge$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:331$1433.$auto$alumacc.cc:485:replace_alu$1878.slice[6].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$techmap$techmap$div$calculator/top.sv:506$418.div_mod.div_mod_u.$sub$/home/grant/Downloads/oss-cad-suite-linux-x64-20231220/oss-cad-suite/lib/../share/yosys/techmap.v:332$1434.$auto$alumacc.cc:485:replace_alu$1874.slice[6].carry: CO=1'1

2.34.38. Executing OPT_EXPR pass (perform const folding).
